<?xml version="1.0" encoding="UTF-8"?>
<module id="AIF" HW_revision="" XML_version="1" description="High-speed interface for BTS antenna data">
		<register id="LINK0_CFG" acronym="LINK0_CFG" offset="0x4000" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="LINK1_CFG" acronym="LINK1_CFG" offset="0x4800" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="LINK2_CFG" acronym="LINK2_CFG" offset="0x5000" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="LINK3_CFG" acronym="LINK3_CFG" offset="0x5800" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="LINK4_CFG" acronym="LINK4_CFG" offset="0x6000" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="LINK5_CFG" acronym="LINK5_CFG" offset="0x6800" width="32" description="Link Configuration Register">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_TEST_EN" width="1" begin="29" end="29" resetval="0" description="Enables test modes specified via TESTCFG for this transmitter (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TEXT_EN" width="1" begin="28" end="28" resetval="0" description="Enables test modes specified via TESTCFG for this receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_TX_DE" width="4" begin="26" end="23" resetval="0" description="Selects one of 15 output de- emphasis settings from 4.76 to 71.42% (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_SWING" width="3" begin="22" end="20" resetval="0" description="Selects one of 8 output amplitude settings between 125 and 1250mVdfpp (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_INV_TX_PAIR" width="1" begin="19" end="19" resetval="0" description="Inverts polarity of TXPi and TXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_TX_CM" width="1" begin="18" end="18" resetval="0" description="Adjusts the common mode to suit the termination at the attached receiver (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_EQ" width="4" begin="17" end="14" resetval="0" description="Enables and configures the adaptive equalizer to compensate for loss in the transmission media (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_CDR" width="3" begin="13" end="11" resetval="0" description="Configures the clock/data recovery algorithm (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_TERM" width="3" begin="10" end="8" resetval="0" description="Selects input termination options suitable for variety of AC or DC coupled scenarios (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_12" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_RX_INV_RX_PAIR" width="1" begin="6" end="6" resetval="0" description="Inverts polarity of RXPi and RXNi (see SERDES spec)" range="" rwaccess="R/W"/>
			<bitfield id="SD_RX_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable serdes loss of signal: " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="SD_RX_ALIGN_EN" width="1" begin="4" end="4" resetval="0" description="Enables internal or external symbol alignment. " range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description="Comma Alignment disabled"/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description="Comma Alignment enabled"/>
			</bitfield>
			<bitfield id="LINK_RATE" width="2" begin="3" end="2" resetval="0" description="Select both RX and TX line rate per link: " range="0 - 3" rwaccess="R/W">
				<bitenum id="4X" value="0" token="4X" description=""/>
				<bitenum id="2X" value="1" token="2X" description=""/>
				<bitenum id="1X" value="2" token="1X" description=""/>
			</bitfield>
			<bitfield id="TX_LINK_EN" width="1" begin="1" end="1" resetval="0" description="TX link enable:  Affects SERDES, TX MAC, AG and PE." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="RX_LINK_EN" width="1" begin="0" end="0" resetval="0" description="RX link enable.  Affects SERDES, RX MAC, CD and PD." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="EE_LINK0_IRS_A" acronym="EE_LINK0_IRS_A" offset="0x30000" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK0_IRS_B" acronym="EE_LINK0_IRS_B" offset="0x30004" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A0" acronym="EE_EV0_LINK_IMS_A0" offset="0x30008" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B0" acronym="EE_EV0_LINK_IMS_B0" offset="0x3000C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A0" acronym="EE_EV1_LINK_IMS_A0" offset="0x30010" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B0" acronym="EE_EV1_LINK_IMS_B0" offset="0x30014" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A0" acronym="EE_EV0_LINK_MSK_SET_A0" offset="0x30018" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B0" acronym="EE_EV0_LINK_MSK_SET_B0" offset="0x3001C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A0" acronym="EE_EV1_LINK_MSK_SET_A0" offset="0x30020" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B0" acronym="EE_EV1_LINK_MSK_SET_B0" offset="0x30024" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A0" acronym="EE_EV0_LINK_MSK_CLR_A0" offset="0x30028" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B0" acronym="EE_EV0_LINK_MSK_CLR_B0" offset="0x3002C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A0" acronym="EE_EV1_LINK_MSK_CLR_A0" offset="0x30030" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B0" acronym="EE_EV1_LINK_MSK_CLR_B0" offset="0x30034" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_A1" acronym="EE_LINK_IRS_A1" offset="0x30800" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_B1" acronym="EE_LINK_IRS_B1" offset="0x30804" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A1" acronym="EE_EV0_LINK_IMS_A1" offset="0x30808" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B1" acronym="EE_EV0_LINK_IMS_B1" offset="0x3080C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A1" acronym="EE_EV1_LINK_IMS_A1" offset="0x30810" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B1" acronym="EE_EV1_LINK_IMS_B1" offset="0x30814" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A1" acronym="EE_EV0_LINK_MSK_SET_A1" offset="0x30818" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B1" acronym="EE_EV0_LINK_MSK_SET_B1" offset="0x3081C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A1" acronym="EE_EV1_LINK_MSK_SET_A1" offset="0x30820" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B1" acronym="EE_EV1_LINK_MSK_SET_B1" offset="0x30824" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A1" acronym="EE_EV0_LINK_MSK_CLR_A1" offset="0x30828" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B1" acronym="EE_EV0_LINK_MSK_CLR_B1" offset="0x3082C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A1" acronym="EE_EV1_LINK_MSK_CLR_A1" offset="0x30830" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B1" acronym="EE_EV1_LINK_MSK_CLR_B1" offset="0x30834" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_A2" acronym="EE_LINK_IRS_A2" offset="0x31000" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_B2" acronym="EE_LINK_IRS_B2" offset="0x31004" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A2" acronym="EE_EV0_LINK_IMS_A2" offset="0x31008" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B2" acronym="EE_EV0_LINK_IMS_B2" offset="0x3100C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A2" acronym="EE_EV1_LINK_IMS_A2" offset="0x31010" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B2" acronym="EE_EV1_LINK_IMS_B2" offset="0x31014" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A2" acronym="EE_EV0_LINK_MSK_SET_A2" offset="0x31018" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B2" acronym="EE_EV0_LINK_MSK_SET_B2" offset="0x3101C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A2" acronym="EE_EV1_LINK_MSK_SET_A2" offset="0x31020" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B2" acronym="EE_EV1_LINK_MSK_SET_B2" offset="0x31024" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A2" acronym="EE_EV0_LINK_MSK_CLR_A2" offset="0x31028" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B2" acronym="EE_EV0_LINK_MSK_CLR_B2" offset="0x3102C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A2" acronym="EE_EV1_LINK_MSK_CLR_A2" offset="0x31030" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B2" acronym="EE_EV1_LINK_MSK_CLR_B2" offset="0x31034" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_A3" acronym="EE_LINK_IRS_A3" offset="0x31800" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_B3" acronym="EE_LINK_IRS_B3" offset="0x31804" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A3" acronym="EE_EV0_LINK_IMS_A3" offset="0x31808" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B3" acronym="EE_EV0_LINK_IMS_B3" offset="0x3180C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A3" acronym="EE_EV1_LINK_IMS_A3" offset="0x31810" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B3" acronym="EE_EV1_LINK_IMS_B3" offset="0x31814" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A3" acronym="EE_EV0_LINK_MSK_SET_A3" offset="0x31818" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B3" acronym="EE_EV0_LINK_MSK_SET_B3" offset="0x3181C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A3" acronym="EE_EV1_LINK_MSK_SET_A3" offset="0x31820" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B3" acronym="EE_EV1_LINK_MSK_SET_B3" offset="0x31824" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A3" acronym="EE_EV0_LINK_MSK_CLR_A3" offset="0x31828" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B3" acronym="EE_EV0_LINK_MSK_CLR_B3" offset="0x3182C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A3" acronym="EE_EV1_LINK_MSK_CLR_A3" offset="0x31830" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B3" acronym="EE_EV1_LINK_MSK_CLR_B3" offset="0x31834" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_A4" acronym="EE_LINK_IRS_A4" offset="0x32000" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_B4" acronym="EE_LINK_IRS_B4" offset="0x32004" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A4" acronym="EE_EV0_LINK_IMS_A4" offset="0x32008" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B4" acronym="EE_EV0_LINK_IMS_B4" offset="0x3200C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A4" acronym="EE_EV1_LINK_IMS_A4" offset="0x32010" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B4" acronym="EE_EV1_LINK_IMS_B4" offset="0x32014" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A4" acronym="EE_EV0_LINK_MSK_SET_A4" offset="0x32018" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B4" acronym="EE_EV0_LINK_MSK_SET_B4" offset="0x3201C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A4" acronym="EE_EV1_LINK_MSK_SET_A4" offset="0x32020" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B4" acronym="EE_EV1_LINK_MSK_SET_B4" offset="0x32024" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A4" acronym="EE_EV0_LINK_MSK_CLR_A4" offset="0x32028" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B4" acronym="EE_EV0_LINK_MSK_CLR_B4" offset="0x3202C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A4" acronym="EE_EV1_LINK_MSK_CLR_A4" offset="0x32030" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B4" acronym="EE_EV1_LINK_MSK_CLR_B4" offset="0x32034" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_A5" acronym="EE_LINK_IRS_A5" offset="0x32800" width="32" description="Event Enable Link Interrupt Source Raw Status Register A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was received (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) " range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_LINK_IRS_B5" acronym="EE_LINK_IRS_B5" offset="0x32804" width="32" description="Event Enable Link Interrupt Source Raw Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_A5" acronym="EE_EV0_LINK_IMS_A5" offset="0x32808" width="32" description="Event 0 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_IMS_B5" acronym="EE_EV0_LINK_IMS_B5" offset="0x3280C" width="32" description="Event 0 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_A5" acronym="EE_EV1_LINK_IMS_A5" offset="0x32810" width="32" description="Event 1 Link Interrupt Source Masked Status Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_IMS_B5" acronym="EE_EV1_LINK_IMS_B5" offset="0x32814" width="32" description="Event 1 Link Interrupt Source Masked Status Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_A5" acronym="EE_EV0_LINK_MSK_SET_A5" offset="0x32818" width="32" description="Event 0 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_SET_B5" acronym="EE_EV0_LINK_MSK_SET_B5" offset="0x3281C" width="32" description="Event 0 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_A5" acronym="EE_EV1_LINK_MSK_SET_A5" offset="0x32820" width="32" description="Event 1 Link Interrupt Source Mask Set Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_SET_B5" acronym="EE_EV1_LINK_MSK_SET_B5" offset="0x32824" width="32" description="Event 1 Link Interrupt Source Mask Set Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_A5" acronym="EE_EV0_LINK_MSK_CLR_A5" offset="0x32828" width="32" description="Event 0 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV0_LINK_MSK_CLR_B5" acronym="EE_EV0_LINK_MSK_CLR_B5" offset="0x3282C" width="32" description="Event 0 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_A5" acronym="EE_EV1_LINK_MSK_CLR_A5" offset="0x32830" width="32" description="Event 1 Link Interrupt Mask Clear Reg A">
			<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="EE_EV1_LINK_MSK_CLR_B5" acronym="EE_EV1_LINK_MSK_CLR_B5" offset="0x32834" width="32" description="Event 1 Link Interrupt Mask Clear Reg B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
			<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV1_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT0" acronym="PD_ADR_LUT0" offset="0x27800" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT1" acronym="PD_ADR_LUT1" offset="0x27804" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT2" acronym="PD_ADR_LUT2" offset="0x27808" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT3" acronym="PD_ADR_LUT3" offset="0x2780C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT4" acronym="PD_ADR_LUT4" offset="0x27810" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT5" acronym="PD_ADR_LUT5" offset="0x27814" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT6" acronym="PD_ADR_LUT6" offset="0x27818" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT7" acronym="PD_ADR_LUT7" offset="0x2781C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT8" acronym="PD_ADR_LUT8" offset="0x27820" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT9" acronym="PD_ADR_LUT9" offset="0x27824" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT10" acronym="PD_ADR_LUT10" offset="0x27828" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT11" acronym="PD_ADR_LUT11" offset="0x2782C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT12" acronym="PD_ADR_LUT12" offset="0x27830" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT13" acronym="PD_ADR_LUT13" offset="0x27834" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT14" acronym="PD_ADR_LUT14" offset="0x27838" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT15" acronym="PD_ADR_LUT15" offset="0x2783C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT16" acronym="PD_ADR_LUT16" offset="0x27840" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT17" acronym="PD_ADR_LUT17" offset="0x27844" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT18" acronym="PD_ADR_LUT18" offset="0x27848" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT19" acronym="PD_ADR_LUT19" offset="0x2784C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT20" acronym="PD_ADR_LUT20" offset="0x27850" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT21" acronym="PD_ADR_LUT21" offset="0x27854" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT22" acronym="PD_ADR_LUT22" offset="0x27858" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT23" acronym="PD_ADR_LUT23" offset="0x2785C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT24" acronym="PD_ADR_LUT24" offset="0x27860" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT25" acronym="PD_ADR_LUT25" offset="0x27864" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT26" acronym="PD_ADR_LUT26" offset="0x27868" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT27" acronym="PD_ADR_LUT27" offset="0x2786C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT28" acronym="PD_ADR_LUT28" offset="0x27870" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT29" acronym="PD_ADR_LUT29" offset="0x27874" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT30" acronym="PD_ADR_LUT30" offset="0x27878" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT31" acronym="PD_ADR_LUT31" offset="0x2787C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT32" acronym="PD_ADR_LUT32" offset="0x27880" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT33" acronym="PD_ADR_LUT33" offset="0x27884" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT34" acronym="PD_ADR_LUT34" offset="0x27888" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT35" acronym="PD_ADR_LUT35" offset="0x2788C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT36" acronym="PD_ADR_LUT36" offset="0x27890" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT37" acronym="PD_ADR_LUT37" offset="0x27894" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT38" acronym="PD_ADR_LUT38" offset="0x27898" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT39" acronym="PD_ADR_LUT39" offset="0x2789C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT40" acronym="PD_ADR_LUT40" offset="0x278A0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT41" acronym="PD_ADR_LUT41" offset="0x278A4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT42" acronym="PD_ADR_LUT42" offset="0x278A8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT43" acronym="PD_ADR_LUT43" offset="0x278AC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT44" acronym="PD_ADR_LUT44" offset="0x278B0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT45" acronym="PD_ADR_LUT45" offset="0x278B4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT46" acronym="PD_ADR_LUT46" offset="0x278B8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT47" acronym="PD_ADR_LUT47" offset="0x278BC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT48" acronym="PD_ADR_LUT48" offset="0x278C0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT49" acronym="PD_ADR_LUT49" offset="0x278C4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT50" acronym="PD_ADR_LUT50" offset="0x278C8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT51" acronym="PD_ADR_LUT51" offset="0x278CC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT52" acronym="PD_ADR_LUT52" offset="0x278D0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT53" acronym="PD_ADR_LUT53" offset="0x278D4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT54" acronym="PD_ADR_LUT54" offset="0x278D8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT55" acronym="PD_ADR_LUT55" offset="0x278DC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT56" acronym="PD_ADR_LUT56" offset="0x278E0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT57" acronym="PD_ADR_LUT57" offset="0x278E4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT58" acronym="PD_ADR_LUT58" offset="0x278E8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT59" acronym="PD_ADR_LUT59" offset="0x278EC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT60" acronym="PD_ADR_LUT60" offset="0x278F0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT61" acronym="PD_ADR_LUT61" offset="0x278F4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT62" acronym="PD_ADR_LUT62" offset="0x278F8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT63" acronym="PD_ADR_LUT63" offset="0x278FC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT64" acronym="PD_ADR_LUT64" offset="0x27900" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT65" acronym="PD_ADR_LUT65" offset="0x27904" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT66" acronym="PD_ADR_LUT66" offset="0x27908" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT67" acronym="PD_ADR_LUT67" offset="0x2790C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT68" acronym="PD_ADR_LUT68" offset="0x27910" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT69" acronym="PD_ADR_LUT69" offset="0x27914" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT70" acronym="PD_ADR_LUT70" offset="0x27918" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT71" acronym="PD_ADR_LUT71" offset="0x2791C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT72" acronym="PD_ADR_LUT72" offset="0x27920" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT73" acronym="PD_ADR_LUT73" offset="0x27924" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT74" acronym="PD_ADR_LUT74" offset="0x27928" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT75" acronym="PD_ADR_LUT75" offset="0x2792C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT76" acronym="PD_ADR_LUT76" offset="0x27930" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT77" acronym="PD_ADR_LUT77" offset="0x27934" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT78" acronym="PD_ADR_LUT78" offset="0x27938" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT79" acronym="PD_ADR_LUT79" offset="0x2793C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT80" acronym="PD_ADR_LUT80" offset="0x27940" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT81" acronym="PD_ADR_LUT81" offset="0x27944" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT82" acronym="PD_ADR_LUT82" offset="0x27948" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT83" acronym="PD_ADR_LUT83" offset="0x2794C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT84" acronym="PD_ADR_LUT84" offset="0x27950" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT85" acronym="PD_ADR_LUT85" offset="0x27954" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT86" acronym="PD_ADR_LUT86" offset="0x27958" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT87" acronym="PD_ADR_LUT87" offset="0x2795C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT88" acronym="PD_ADR_LUT88" offset="0x27960" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT89" acronym="PD_ADR_LUT89" offset="0x27964" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT90" acronym="PD_ADR_LUT90" offset="0x27968" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT91" acronym="PD_ADR_LUT91" offset="0x2796C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT92" acronym="PD_ADR_LUT92" offset="0x27970" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT93" acronym="PD_ADR_LUT93" offset="0x27974" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT94" acronym="PD_ADR_LUT94" offset="0x27978" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT95" acronym="PD_ADR_LUT95" offset="0x2797C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT96" acronym="PD_ADR_LUT96" offset="0x27980" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT97" acronym="PD_ADR_LUT97" offset="0x27984" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT98" acronym="PD_ADR_LUT98" offset="0x27988" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT99" acronym="PD_ADR_LUT99" offset="0x2798C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT100" acronym="PD_ADR_LUT100" offset="0x27990" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT101" acronym="PD_ADR_LUT101" offset="0x27994" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT102" acronym="PD_ADR_LUT102" offset="0x27998" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT103" acronym="PD_ADR_LUT103" offset="0x2799C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT104" acronym="PD_ADR_LUT104" offset="0x279A0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT105" acronym="PD_ADR_LUT105" offset="0x279A4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT106" acronym="PD_ADR_LUT106" offset="0x279A8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT107" acronym="PD_ADR_LUT107" offset="0x279AC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT108" acronym="PD_ADR_LUT108" offset="0x279B0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT109" acronym="PD_ADR_LUT109" offset="0x279B4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT110" acronym="PD_ADR_LUT110" offset="0x279B8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT111" acronym="PD_ADR_LUT111" offset="0x279BC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT112" acronym="PD_ADR_LUT112" offset="0x279C0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT113" acronym="PD_ADR_LUT113" offset="0x279C4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT114" acronym="PD_ADR_LUT114" offset="0x279C8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT115" acronym="PD_ADR_LUT115" offset="0x279CC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT116" acronym="PD_ADR_LUT116" offset="0x279D0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT117" acronym="PD_ADR_LUT117" offset="0x279D4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT118" acronym="PD_ADR_LUT118" offset="0x279D8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT119" acronym="PD_ADR_LUT119" offset="0x279DC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT120" acronym="PD_ADR_LUT120" offset="0x279E0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT121" acronym="PD_ADR_LUT121" offset="0x279E4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT122" acronym="PD_ADR_LUT122" offset="0x279E8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT123" acronym="PD_ADR_LUT123" offset="0x279EC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT124" acronym="PD_ADR_LUT124" offset="0x279F0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT125" acronym="PD_ADR_LUT125" offset="0x279F4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT126" acronym="PD_ADR_LUT126" offset="0x279F8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT127" acronym="PD_ADR_LUT127" offset="0x279FC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT128" acronym="PD_ADR_LUT128" offset="0x27A00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT129" acronym="PD_ADR_LUT129" offset="0x27A04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT130" acronym="PD_ADR_LUT130" offset="0x27A08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT131" acronym="PD_ADR_LUT131" offset="0x27A0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT132" acronym="PD_ADR_LUT132" offset="0x27A10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT133" acronym="PD_ADR_LUT133" offset="0x27A14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT134" acronym="PD_ADR_LUT134" offset="0x27A18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT135" acronym="PD_ADR_LUT135" offset="0x27A1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT136" acronym="PD_ADR_LUT136" offset="0x27A20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT137" acronym="PD_ADR_LUT137" offset="0x27A24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT138" acronym="PD_ADR_LUT138" offset="0x27A28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT139" acronym="PD_ADR_LUT139" offset="0x27A2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT140" acronym="PD_ADR_LUT140" offset="0x27A30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT141" acronym="PD_ADR_LUT141" offset="0x27A34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT142" acronym="PD_ADR_LUT142" offset="0x27A38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT143" acronym="PD_ADR_LUT143" offset="0x27A3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT144" acronym="PD_ADR_LUT144" offset="0x27A40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT145" acronym="PD_ADR_LUT145" offset="0x27A44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT146" acronym="PD_ADR_LUT146" offset="0x27A48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT147" acronym="PD_ADR_LUT147" offset="0x27A4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT148" acronym="PD_ADR_LUT148" offset="0x27A50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT149" acronym="PD_ADR_LUT149" offset="0x27A54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT150" acronym="PD_ADR_LUT150" offset="0x27A58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT151" acronym="PD_ADR_LUT151" offset="0x27A5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT152" acronym="PD_ADR_LUT152" offset="0x27A60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT153" acronym="PD_ADR_LUT153" offset="0x27A64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT154" acronym="PD_ADR_LUT154" offset="0x27A68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT155" acronym="PD_ADR_LUT155" offset="0x27A6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT156" acronym="PD_ADR_LUT156" offset="0x27A70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT157" acronym="PD_ADR_LUT157" offset="0x27A74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT158" acronym="PD_ADR_LUT158" offset="0x27A78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT159" acronym="PD_ADR_LUT159" offset="0x27A7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT160" acronym="PD_ADR_LUT160" offset="0x27A80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT161" acronym="PD_ADR_LUT161" offset="0x27A84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT162" acronym="PD_ADR_LUT162" offset="0x27A88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT163" acronym="PD_ADR_LUT163" offset="0x27A8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT164" acronym="PD_ADR_LUT164" offset="0x27A90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT165" acronym="PD_ADR_LUT165" offset="0x27A94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT166" acronym="PD_ADR_LUT166" offset="0x27A98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT167" acronym="PD_ADR_LUT167" offset="0x27A9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT168" acronym="PD_ADR_LUT168" offset="0x27AA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT169" acronym="PD_ADR_LUT169" offset="0x27AA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT170" acronym="PD_ADR_LUT170" offset="0x27AA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT171" acronym="PD_ADR_LUT171" offset="0x27AAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT172" acronym="PD_ADR_LUT172" offset="0x27AB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT173" acronym="PD_ADR_LUT173" offset="0x27AB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT174" acronym="PD_ADR_LUT174" offset="0x27AB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT175" acronym="PD_ADR_LUT175" offset="0x27ABC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT176" acronym="PD_ADR_LUT176" offset="0x27AC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT177" acronym="PD_ADR_LUT177" offset="0x27AC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT178" acronym="PD_ADR_LUT178" offset="0x27AC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT179" acronym="PD_ADR_LUT179" offset="0x27ACC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT180" acronym="PD_ADR_LUT180" offset="0x27AD0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT181" acronym="PD_ADR_LUT181" offset="0x27AD4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT182" acronym="PD_ADR_LUT182" offset="0x27AD8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT183" acronym="PD_ADR_LUT183" offset="0x27ADC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT184" acronym="PD_ADR_LUT184" offset="0x27AE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT185" acronym="PD_ADR_LUT185" offset="0x27AE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT186" acronym="PD_ADR_LUT186" offset="0x27AE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT187" acronym="PD_ADR_LUT187" offset="0x27AEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT188" acronym="PD_ADR_LUT188" offset="0x27AF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT189" acronym="PD_ADR_LUT189" offset="0x27AF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT190" acronym="PD_ADR_LUT190" offset="0x27AF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT191" acronym="PD_ADR_LUT191" offset="0x27AFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT192" acronym="PD_ADR_LUT192" offset="0x27B00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT193" acronym="PD_ADR_LUT193" offset="0x27B04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT194" acronym="PD_ADR_LUT194" offset="0x27B08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT195" acronym="PD_ADR_LUT195" offset="0x27B0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT196" acronym="PD_ADR_LUT196" offset="0x27B10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT197" acronym="PD_ADR_LUT197" offset="0x27B14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT198" acronym="PD_ADR_LUT198" offset="0x27B18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT199" acronym="PD_ADR_LUT199" offset="0x27B1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT200" acronym="PD_ADR_LUT200" offset="0x27B20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT201" acronym="PD_ADR_LUT201" offset="0x27B24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT202" acronym="PD_ADR_LUT202" offset="0x27B28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT203" acronym="PD_ADR_LUT203" offset="0x27B2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT204" acronym="PD_ADR_LUT204" offset="0x27B30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT205" acronym="PD_ADR_LUT205" offset="0x27B34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT206" acronym="PD_ADR_LUT206" offset="0x27B38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT207" acronym="PD_ADR_LUT207" offset="0x27B3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT208" acronym="PD_ADR_LUT208" offset="0x27B40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT209" acronym="PD_ADR_LUT209" offset="0x27B44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT210" acronym="PD_ADR_LUT210" offset="0x27B48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT211" acronym="PD_ADR_LUT211" offset="0x27B4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT212" acronym="PD_ADR_LUT212" offset="0x27B50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT213" acronym="PD_ADR_LUT213" offset="0x27B54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT214" acronym="PD_ADR_LUT214" offset="0x27B58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT215" acronym="PD_ADR_LUT215" offset="0x27B5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT216" acronym="PD_ADR_LUT216" offset="0x27B60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT217" acronym="PD_ADR_LUT217" offset="0x27B64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT218" acronym="PD_ADR_LUT218" offset="0x27B68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT219" acronym="PD_ADR_LUT219" offset="0x27B6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT220" acronym="PD_ADR_LUT220" offset="0x27B70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT221" acronym="PD_ADR_LUT221" offset="0x27B74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT222" acronym="PD_ADR_LUT222" offset="0x27B78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT223" acronym="PD_ADR_LUT223" offset="0x27B7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT224" acronym="PD_ADR_LUT224" offset="0x27B80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT225" acronym="PD_ADR_LUT225" offset="0x27B84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT226" acronym="PD_ADR_LUT226" offset="0x27B88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT227" acronym="PD_ADR_LUT227" offset="0x27B8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT228" acronym="PD_ADR_LUT228" offset="0x27B90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT229" acronym="PD_ADR_LUT229" offset="0x27B94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT230" acronym="PD_ADR_LUT230" offset="0x27B98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT231" acronym="PD_ADR_LUT231" offset="0x27B9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT232" acronym="PD_ADR_LUT232" offset="0x27BA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT233" acronym="PD_ADR_LUT233" offset="0x27BA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT234" acronym="PD_ADR_LUT234" offset="0x27BA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT235" acronym="PD_ADR_LUT235" offset="0x27BAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT236" acronym="PD_ADR_LUT236" offset="0x27BB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT237" acronym="PD_ADR_LUT237" offset="0x27BB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT238" acronym="PD_ADR_LUT238" offset="0x27BB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT239" acronym="PD_ADR_LUT239" offset="0x27BBC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT240" acronym="PD_ADR_LUT240" offset="0x27BC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT241" acronym="PD_ADR_LUT241" offset="0x27BC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT242" acronym="PD_ADR_LUT242" offset="0x27BC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT243" acronym="PD_ADR_LUT243" offset="0x27BCC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT244" acronym="PD_ADR_LUT244" offset="0x27BD0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT245" acronym="PD_ADR_LUT245" offset="0x27BD4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT246" acronym="PD_ADR_LUT246" offset="0x27BD8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT247" acronym="PD_ADR_LUT247" offset="0x27BDC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT248" acronym="PD_ADR_LUT248" offset="0x27BE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT249" acronym="PD_ADR_LUT249" offset="0x27BE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT250" acronym="PD_ADR_LUT250" offset="0x27BE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT251" acronym="PD_ADR_LUT251" offset="0x27BEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT252" acronym="PD_ADR_LUT252" offset="0x27BF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT253" acronym="PD_ADR_LUT253" offset="0x27BF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT254" acronym="PD_ADR_LUT254" offset="0x27BF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT255" acronym="PD_ADR_LUT255" offset="0x27BFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT256" acronym="PD_ADR_LUT256" offset="0x27C00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT257" acronym="PD_ADR_LUT257" offset="0x27C04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT258" acronym="PD_ADR_LUT258" offset="0x27C08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT259" acronym="PD_ADR_LUT259" offset="0x27C0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT260" acronym="PD_ADR_LUT260" offset="0x27C10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT261" acronym="PD_ADR_LUT261" offset="0x27C14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT262" acronym="PD_ADR_LUT262" offset="0x27C18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT263" acronym="PD_ADR_LUT263" offset="0x27C1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT264" acronym="PD_ADR_LUT264" offset="0x27C20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT265" acronym="PD_ADR_LUT265" offset="0x27C24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT266" acronym="PD_ADR_LUT266" offset="0x27C28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT267" acronym="PD_ADR_LUT267" offset="0x27C2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT268" acronym="PD_ADR_LUT268" offset="0x27C30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT269" acronym="PD_ADR_LUT269" offset="0x27C34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT270" acronym="PD_ADR_LUT270" offset="0x27C38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT271" acronym="PD_ADR_LUT271" offset="0x27C3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT272" acronym="PD_ADR_LUT272" offset="0x27C40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT273" acronym="PD_ADR_LUT273" offset="0x27C44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT274" acronym="PD_ADR_LUT274" offset="0x27C48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT275" acronym="PD_ADR_LUT275" offset="0x27C4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT276" acronym="PD_ADR_LUT276" offset="0x27C50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT277" acronym="PD_ADR_LUT277" offset="0x27C54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT278" acronym="PD_ADR_LUT278" offset="0x27C58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT279" acronym="PD_ADR_LUT279" offset="0x27C5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT280" acronym="PD_ADR_LUT280" offset="0x27C60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT281" acronym="PD_ADR_LUT281" offset="0x27C64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT282" acronym="PD_ADR_LUT282" offset="0x27C68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT283" acronym="PD_ADR_LUT283" offset="0x27C6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT284" acronym="PD_ADR_LUT284" offset="0x27C70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT285" acronym="PD_ADR_LUT285" offset="0x27C74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT286" acronym="PD_ADR_LUT286" offset="0x27C78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT287" acronym="PD_ADR_LUT287" offset="0x27C7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT288" acronym="PD_ADR_LUT288" offset="0x27C80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT289" acronym="PD_ADR_LUT289" offset="0x27C84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT290" acronym="PD_ADR_LUT290" offset="0x27C88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT291" acronym="PD_ADR_LUT291" offset="0x27C8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT292" acronym="PD_ADR_LUT292" offset="0x27C90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT293" acronym="PD_ADR_LUT293" offset="0x27C94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT294" acronym="PD_ADR_LUT294" offset="0x27C98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT295" acronym="PD_ADR_LUT295" offset="0x27C9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT296" acronym="PD_ADR_LUT296" offset="0x27CA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT297" acronym="PD_ADR_LUT297" offset="0x27CA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT298" acronym="PD_ADR_LUT298" offset="0x27CA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT299" acronym="PD_ADR_LUT299" offset="0x27CAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT300" acronym="PD_ADR_LUT300" offset="0x27CB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT301" acronym="PD_ADR_LUT301" offset="0x27CB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT302" acronym="PD_ADR_LUT302" offset="0x27CB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT303" acronym="PD_ADR_LUT303" offset="0x27CBC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT304" acronym="PD_ADR_LUT304" offset="0x27CC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT305" acronym="PD_ADR_LUT305" offset="0x27CC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT306" acronym="PD_ADR_LUT306" offset="0x27CC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT307" acronym="PD_ADR_LUT307" offset="0x27CCC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT308" acronym="PD_ADR_LUT308" offset="0x27CD0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT309" acronym="PD_ADR_LUT309" offset="0x27CD4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT310" acronym="PD_ADR_LUT310" offset="0x27CD8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT311" acronym="PD_ADR_LUT311" offset="0x27CDC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT312" acronym="PD_ADR_LUT312" offset="0x27CE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT313" acronym="PD_ADR_LUT313" offset="0x27CE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT314" acronym="PD_ADR_LUT314" offset="0x27CE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT315" acronym="PD_ADR_LUT315" offset="0x27CEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT316" acronym="PD_ADR_LUT316" offset="0x27CF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT317" acronym="PD_ADR_LUT317" offset="0x27CF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT318" acronym="PD_ADR_LUT318" offset="0x27CF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT319" acronym="PD_ADR_LUT319" offset="0x27CFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT320" acronym="PD_ADR_LUT320" offset="0x27D00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT321" acronym="PD_ADR_LUT321" offset="0x27D04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT322" acronym="PD_ADR_LUT322" offset="0x27D08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT323" acronym="PD_ADR_LUT323" offset="0x27D0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT324" acronym="PD_ADR_LUT324" offset="0x27D10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT325" acronym="PD_ADR_LUT325" offset="0x27D14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT326" acronym="PD_ADR_LUT326" offset="0x27D18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT327" acronym="PD_ADR_LUT327" offset="0x27D1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT328" acronym="PD_ADR_LUT328" offset="0x27D20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT329" acronym="PD_ADR_LUT329" offset="0x27D24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT330" acronym="PD_ADR_LUT330" offset="0x27D28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT331" acronym="PD_ADR_LUT331" offset="0x27D2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT332" acronym="PD_ADR_LUT332" offset="0x27D30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT333" acronym="PD_ADR_LUT333" offset="0x27D34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT334" acronym="PD_ADR_LUT334" offset="0x27D38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT335" acronym="PD_ADR_LUT335" offset="0x27D3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT336" acronym="PD_ADR_LUT336" offset="0x27D40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT337" acronym="PD_ADR_LUT337" offset="0x27D44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT338" acronym="PD_ADR_LUT338" offset="0x27D48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT339" acronym="PD_ADR_LUT339" offset="0x27D4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT340" acronym="PD_ADR_LUT340" offset="0x27D50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT341" acronym="PD_ADR_LUT341" offset="0x27D54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT342" acronym="PD_ADR_LUT342" offset="0x27D58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT343" acronym="PD_ADR_LUT343" offset="0x27D5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT344" acronym="PD_ADR_LUT344" offset="0x27D60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT345" acronym="PD_ADR_LUT345" offset="0x27D64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT346" acronym="PD_ADR_LUT346" offset="0x27D68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT347" acronym="PD_ADR_LUT347" offset="0x27D6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT348" acronym="PD_ADR_LUT348" offset="0x27D70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT349" acronym="PD_ADR_LUT349" offset="0x27D74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT350" acronym="PD_ADR_LUT350" offset="0x27D78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT351" acronym="PD_ADR_LUT351" offset="0x27D7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT352" acronym="PD_ADR_LUT352" offset="0x27D80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT353" acronym="PD_ADR_LUT353" offset="0x27D84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT354" acronym="PD_ADR_LUT354" offset="0x27D88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT355" acronym="PD_ADR_LUT355" offset="0x27D8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT356" acronym="PD_ADR_LUT356" offset="0x27D90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT357" acronym="PD_ADR_LUT357" offset="0x27D94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT358" acronym="PD_ADR_LUT358" offset="0x27D98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT359" acronym="PD_ADR_LUT359" offset="0x27D9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT360" acronym="PD_ADR_LUT360" offset="0x27DA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT361" acronym="PD_ADR_LUT361" offset="0x27DA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT362" acronym="PD_ADR_LUT362" offset="0x27DA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT363" acronym="PD_ADR_LUT363" offset="0x27DAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT364" acronym="PD_ADR_LUT364" offset="0x27DB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT365" acronym="PD_ADR_LUT365" offset="0x27DB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT366" acronym="PD_ADR_LUT366" offset="0x27DB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT367" acronym="PD_ADR_LUT367" offset="0x27DBC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT368" acronym="PD_ADR_LUT368" offset="0x27DC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT369" acronym="PD_ADR_LUT369" offset="0x27DC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT370" acronym="PD_ADR_LUT370" offset="0x27DC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT371" acronym="PD_ADR_LUT371" offset="0x27DCC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT372" acronym="PD_ADR_LUT372" offset="0x27DD0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT373" acronym="PD_ADR_LUT373" offset="0x27DD4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT374" acronym="PD_ADR_LUT374" offset="0x27DD8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT375" acronym="PD_ADR_LUT375" offset="0x27DDC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT376" acronym="PD_ADR_LUT376" offset="0x27DE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT377" acronym="PD_ADR_LUT377" offset="0x27DE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT378" acronym="PD_ADR_LUT378" offset="0x27DE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT379" acronym="PD_ADR_LUT379" offset="0x27DEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT380" acronym="PD_ADR_LUT380" offset="0x27DF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT381" acronym="PD_ADR_LUT381" offset="0x27DF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT382" acronym="PD_ADR_LUT382" offset="0x27DF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT383" acronym="PD_ADR_LUT383" offset="0x27DFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT384" acronym="PD_ADR_LUT384" offset="0x27E00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT385" acronym="PD_ADR_LUT385" offset="0x27E04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT386" acronym="PD_ADR_LUT386" offset="0x27E08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT387" acronym="PD_ADR_LUT387" offset="0x27E0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT388" acronym="PD_ADR_LUT388" offset="0x27E10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT389" acronym="PD_ADR_LUT389" offset="0x27E14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT390" acronym="PD_ADR_LUT390" offset="0x27E18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT391" acronym="PD_ADR_LUT391" offset="0x27E1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT392" acronym="PD_ADR_LUT392" offset="0x27E20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT393" acronym="PD_ADR_LUT393" offset="0x27E24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT394" acronym="PD_ADR_LUT394" offset="0x27E28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT395" acronym="PD_ADR_LUT395" offset="0x27E2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT396" acronym="PD_ADR_LUT396" offset="0x27E30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT397" acronym="PD_ADR_LUT397" offset="0x27E34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT398" acronym="PD_ADR_LUT398" offset="0x27E38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT399" acronym="PD_ADR_LUT399" offset="0x27E3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT400" acronym="PD_ADR_LUT400" offset="0x27E40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT401" acronym="PD_ADR_LUT401" offset="0x27E44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT402" acronym="PD_ADR_LUT402" offset="0x27E48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT403" acronym="PD_ADR_LUT403" offset="0x27E4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT404" acronym="PD_ADR_LUT404" offset="0x27E50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT405" acronym="PD_ADR_LUT405" offset="0x27E54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT406" acronym="PD_ADR_LUT406" offset="0x27E58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT407" acronym="PD_ADR_LUT407" offset="0x27E5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT408" acronym="PD_ADR_LUT408" offset="0x27E60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT409" acronym="PD_ADR_LUT409" offset="0x27E64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT410" acronym="PD_ADR_LUT410" offset="0x27E68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT411" acronym="PD_ADR_LUT411" offset="0x27E6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT412" acronym="PD_ADR_LUT412" offset="0x27E70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT413" acronym="PD_ADR_LUT413" offset="0x27E74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT414" acronym="PD_ADR_LUT414" offset="0x27E78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT415" acronym="PD_ADR_LUT415" offset="0x27E7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT416" acronym="PD_ADR_LUT416" offset="0x27E80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT417" acronym="PD_ADR_LUT417" offset="0x27E84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT418" acronym="PD_ADR_LUT418" offset="0x27E88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT419" acronym="PD_ADR_LUT419" offset="0x27E8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT420" acronym="PD_ADR_LUT420" offset="0x27E90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT421" acronym="PD_ADR_LUT421" offset="0x27E94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT422" acronym="PD_ADR_LUT422" offset="0x27E98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT423" acronym="PD_ADR_LUT423" offset="0x27E9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT424" acronym="PD_ADR_LUT424" offset="0x27EA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT425" acronym="PD_ADR_LUT425" offset="0x27EA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT426" acronym="PD_ADR_LUT426" offset="0x27EA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT427" acronym="PD_ADR_LUT427" offset="0x27EAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT428" acronym="PD_ADR_LUT428" offset="0x27EB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT429" acronym="PD_ADR_LUT429" offset="0x27EB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT430" acronym="PD_ADR_LUT430" offset="0x27EB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT431" acronym="PD_ADR_LUT431" offset="0x27EBC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT432" acronym="PD_ADR_LUT432" offset="0x27EC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT433" acronym="PD_ADR_LUT433" offset="0x27EC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT434" acronym="PD_ADR_LUT434" offset="0x27EC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT435" acronym="PD_ADR_LUT435" offset="0x27ECC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT436" acronym="PD_ADR_LUT436" offset="0x27ED0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT437" acronym="PD_ADR_LUT437" offset="0x27ED4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT438" acronym="PD_ADR_LUT438" offset="0x27ED8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT439" acronym="PD_ADR_LUT439" offset="0x27EDC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT440" acronym="PD_ADR_LUT440" offset="0x27EE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT441" acronym="PD_ADR_LUT441" offset="0x27EE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT442" acronym="PD_ADR_LUT442" offset="0x27EE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT443" acronym="PD_ADR_LUT443" offset="0x27EEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT444" acronym="PD_ADR_LUT444" offset="0x27EF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT445" acronym="PD_ADR_LUT445" offset="0x27EF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT446" acronym="PD_ADR_LUT446" offset="0x27EF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT447" acronym="PD_ADR_LUT447" offset="0x27EFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT448" acronym="PD_ADR_LUT448" offset="0x27F00" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT449" acronym="PD_ADR_LUT449" offset="0x27F04" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT450" acronym="PD_ADR_LUT450" offset="0x27F08" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT451" acronym="PD_ADR_LUT451" offset="0x27F0C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT452" acronym="PD_ADR_LUT452" offset="0x27F10" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT453" acronym="PD_ADR_LUT453" offset="0x27F14" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT454" acronym="PD_ADR_LUT454" offset="0x27F18" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT455" acronym="PD_ADR_LUT455" offset="0x27F1C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT456" acronym="PD_ADR_LUT456" offset="0x27F20" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT457" acronym="PD_ADR_LUT457" offset="0x27F24" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT458" acronym="PD_ADR_LUT458" offset="0x27F28" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT459" acronym="PD_ADR_LUT459" offset="0x27F2C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT460" acronym="PD_ADR_LUT460" offset="0x27F30" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT461" acronym="PD_ADR_LUT461" offset="0x27F34" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT462" acronym="PD_ADR_LUT462" offset="0x27F38" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT463" acronym="PD_ADR_LUT463" offset="0x27F3C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT464" acronym="PD_ADR_LUT464" offset="0x27F40" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT465" acronym="PD_ADR_LUT465" offset="0x27F44" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT466" acronym="PD_ADR_LUT466" offset="0x27F48" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT467" acronym="PD_ADR_LUT467" offset="0x27F4C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT468" acronym="PD_ADR_LUT468" offset="0x27F50" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT469" acronym="PD_ADR_LUT469" offset="0x27F54" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT470" acronym="PD_ADR_LUT470" offset="0x27F58" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT471" acronym="PD_ADR_LUT471" offset="0x27F5C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT472" acronym="PD_ADR_LUT472" offset="0x27F60" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT473" acronym="PD_ADR_LUT473" offset="0x27F64" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT474" acronym="PD_ADR_LUT474" offset="0x27F68" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT475" acronym="PD_ADR_LUT475" offset="0x27F6C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT476" acronym="PD_ADR_LUT476" offset="0x27F70" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT477" acronym="PD_ADR_LUT477" offset="0x27F74" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT478" acronym="PD_ADR_LUT478" offset="0x27F78" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT479" acronym="PD_ADR_LUT479" offset="0x27F7C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT480" acronym="PD_ADR_LUT480" offset="0x27F80" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT481" acronym="PD_ADR_LUT481" offset="0x27F84" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT482" acronym="PD_ADR_LUT482" offset="0x27F88" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT483" acronym="PD_ADR_LUT483" offset="0x27F8C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT484" acronym="PD_ADR_LUT484" offset="0x27F90" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT485" acronym="PD_ADR_LUT485" offset="0x27F94" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT486" acronym="PD_ADR_LUT486" offset="0x27F98" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT487" acronym="PD_ADR_LUT487" offset="0x27F9C" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT488" acronym="PD_ADR_LUT488" offset="0x27FA0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT489" acronym="PD_ADR_LUT489" offset="0x27FA4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT490" acronym="PD_ADR_LUT490" offset="0x27FA8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT491" acronym="PD_ADR_LUT491" offset="0x27FAC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT492" acronym="PD_ADR_LUT492" offset="0x27FB0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT493" acronym="PD_ADR_LUT493" offset="0x27FB4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT494" acronym="PD_ADR_LUT494" offset="0x27FB8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT495" acronym="PD_ADR_LUT495" offset="0x27FBC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT496" acronym="PD_ADR_LUT496" offset="0x27FC0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT497" acronym="PD_ADR_LUT497" offset="0x27FC4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT498" acronym="PD_ADR_LUT498" offset="0x27FC8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT499" acronym="PD_ADR_LUT499" offset="0x27FCC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT500" acronym="PD_ADR_LUT500" offset="0x27FD0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT501" acronym="PD_ADR_LUT501" offset="0x27FD4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT502" acronym="PD_ADR_LUT502" offset="0x27FD8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT503" acronym="PD_ADR_LUT503" offset="0x27FDC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT504" acronym="PD_ADR_LUT504" offset="0x27FE0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT505" acronym="PD_ADR_LUT505" offset="0x27FE4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT506" acronym="PD_ADR_LUT506" offset="0x27FE8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT507" acronym="PD_ADR_LUT507" offset="0x27FEC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT508" acronym="PD_ADR_LUT508" offset="0x27FF0" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT509" acronym="PD_ADR_LUT509" offset="0x27FF4" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT510" acronym="PD_ADR_LUT510" offset="0x27FF8" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PD_ADR_LUT511" acronym="PD_ADR_LUT511" offset="0x27FFC" width="32" description="Protocol Decoder Address Look Up Table Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="DATA_FORMAT1_LUT" width="2" begin="19" end="18" resetval="0" description="odd Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX1_LUT" width="4" begin="17" end="14" resetval="0" description="odd Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX1_LUT" width="2" begin="13" end="12" resetval="0" description="odd Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN1_LUT" width="1" begin="11" end="11" resetval="0" description="odd Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR1_LUT" width="1" begin="10" end="10" resetval="0" description="odd Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
			<bitfield id="DATA_FORMAT0_LUT" width="2" begin="9" end="8" resetval="0" description="Even Addresses: Bits [1:0]: Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="AXC_INDEX0_LUT" width="4" begin="7" end="4" resetval="0" description="Even Addresses: Bits [3:0]: antenna carrier index, 0-15 used for address generation for circuit switched types (unused for packet switched types)" range="" rwaccess="R/W"/>
			<bitfield id="PKT_FIFO_INDEX0_LUT" width="2" begin="3" end="2" resetval="0" description="Even Addresses: Bits [1:0]: Fifo index (used for packet switched type), 0-3  used to direct message to one of four FIFOs.  " range="3 - 0" rwaccess="R/W">
				<bitenum id="PS_FIFO0" value="0" token="PS_FIFO0" description=""/>
				<bitenum id="PS_FIFO1" value="1" token="PS_FIFO1" description=""/>
				<bitenum id="PS_FIFO2" value="2" token="PS_FIFO2" description=""/>
				<bitenum id="ERR_FIFO" value="3" token="ERR_FIFO" description=""/>
			</bitfield>
			<bitfield id="AXC_CAPT_EN0_LUT" width="1" begin="1" end="1" resetval="0" description="Even Addresses: 1'b1 causes circuit switched type to also capture to Error FIFO (fifo index 0x3)   " range="" rwaccess="R/W"/>
			<bitfield id="BAD_ADR0_LUT" width="1" begin="0" end="0" resetval="0" description="Even Addresses: Illegal Address  1'b1: address is indicated to be illegal.  Error condition is triggered." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG0" acronym="PE_LINK_84_EN_LUT0_CFG0" offset="0x28000" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG0" acronym="PE_LINK_84_EN_LUT1_CFG0" offset="0x28004" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG0" acronym="PE_LINK_84_EN_LUT2_CFG0" offset="0x28008" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG0" acronym="PE_TERM_CNT01_CFG0" offset="0x2800C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG0" acronym="PE_TERM_CNT23_CFG0" offset="0x28010" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT00" acronym="PE_LINK_84CNT_LUT00" offset="0x28200" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT01" acronym="PE_LINK_84CNT_LUT01" offset="0x28204" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT02" acronym="PE_LINK_84CNT_LUT02" offset="0x28208" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT03" acronym="PE_LINK_84CNT_LUT03" offset="0x2820C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT04" acronym="PE_LINK_84CNT_LUT04" offset="0x28210" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT05" acronym="PE_LINK_84CNT_LUT05" offset="0x28214" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT06" acronym="PE_LINK_84CNT_LUT06" offset="0x28218" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT07" acronym="PE_LINK_84CNT_LUT07" offset="0x2821C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT08" acronym="PE_LINK_84CNT_LUT08" offset="0x28220" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT09" acronym="PE_LINK_84CNT_LUT09" offset="0x28224" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT010" acronym="PE_LINK_84CNT_LUT010" offset="0x28228" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT011" acronym="PE_LINK_84CNT_LUT011" offset="0x2822C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT012" acronym="PE_LINK_84CNT_LUT012" offset="0x28230" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT013" acronym="PE_LINK_84CNT_LUT013" offset="0x28234" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT014" acronym="PE_LINK_84CNT_LUT014" offset="0x28238" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT015" acronym="PE_LINK_84CNT_LUT015" offset="0x2823C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT016" acronym="PE_LINK_84CNT_LUT016" offset="0x28240" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT017" acronym="PE_LINK_84CNT_LUT017" offset="0x28244" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT018" acronym="PE_LINK_84CNT_LUT018" offset="0x28248" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT019" acronym="PE_LINK_84CNT_LUT019" offset="0x2824C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT020" acronym="PE_LINK_84CNT_LUT020" offset="0x28250" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT021" acronym="PE_LINK_84CNT_LUT021" offset="0x28254" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT022" acronym="PE_LINK_84CNT_LUT022" offset="0x28258" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT023" acronym="PE_LINK_84CNT_LUT023" offset="0x2825C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT024" acronym="PE_LINK_84CNT_LUT024" offset="0x28260" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT025" acronym="PE_LINK_84CNT_LUT025" offset="0x28264" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT026" acronym="PE_LINK_84CNT_LUT026" offset="0x28268" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT027" acronym="PE_LINK_84CNT_LUT027" offset="0x2826C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT028" acronym="PE_LINK_84CNT_LUT028" offset="0x28270" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT029" acronym="PE_LINK_84CNT_LUT029" offset="0x28274" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT030" acronym="PE_LINK_84CNT_LUT030" offset="0x28278" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT031" acronym="PE_LINK_84CNT_LUT031" offset="0x2827C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT032" acronym="PE_LINK_84CNT_LUT032" offset="0x28280" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT033" acronym="PE_LINK_84CNT_LUT033" offset="0x28284" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT034" acronym="PE_LINK_84CNT_LUT034" offset="0x28288" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT035" acronym="PE_LINK_84CNT_LUT035" offset="0x2828C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT036" acronym="PE_LINK_84CNT_LUT036" offset="0x28290" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT037" acronym="PE_LINK_84CNT_LUT037" offset="0x28294" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT038" acronym="PE_LINK_84CNT_LUT038" offset="0x28298" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT039" acronym="PE_LINK_84CNT_LUT039" offset="0x2829C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT040" acronym="PE_LINK_84CNT_LUT040" offset="0x282A0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT041" acronym="PE_LINK_84CNT_LUT041" offset="0x282A4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT042" acronym="PE_LINK_84CNT_LUT042" offset="0x282A8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT043" acronym="PE_LINK_84CNT_LUT043" offset="0x282AC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT044" acronym="PE_LINK_84CNT_LUT044" offset="0x282B0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT045" acronym="PE_LINK_84CNT_LUT045" offset="0x282B4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT046" acronym="PE_LINK_84CNT_LUT046" offset="0x282B8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT047" acronym="PE_LINK_84CNT_LUT047" offset="0x282BC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT048" acronym="PE_LINK_84CNT_LUT048" offset="0x282C0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT049" acronym="PE_LINK_84CNT_LUT049" offset="0x282C4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT050" acronym="PE_LINK_84CNT_LUT050" offset="0x282C8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT051" acronym="PE_LINK_84CNT_LUT051" offset="0x282CC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT052" acronym="PE_LINK_84CNT_LUT052" offset="0x282D0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT053" acronym="PE_LINK_84CNT_LUT053" offset="0x282D4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT054" acronym="PE_LINK_84CNT_LUT054" offset="0x282D8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT055" acronym="PE_LINK_84CNT_LUT055" offset="0x282DC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT056" acronym="PE_LINK_84CNT_LUT056" offset="0x282E0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT057" acronym="PE_LINK_84CNT_LUT057" offset="0x282E4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT058" acronym="PE_LINK_84CNT_LUT058" offset="0x282E8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT059" acronym="PE_LINK_84CNT_LUT059" offset="0x282EC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT060" acronym="PE_LINK_84CNT_LUT060" offset="0x282F0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT061" acronym="PE_LINK_84CNT_LUT061" offset="0x282F4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT062" acronym="PE_LINK_84CNT_LUT062" offset="0x282F8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT063" acronym="PE_LINK_84CNT_LUT063" offset="0x282FC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT064" acronym="PE_LINK_84CNT_LUT064" offset="0x28300" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT065" acronym="PE_LINK_84CNT_LUT065" offset="0x28304" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT066" acronym="PE_LINK_84CNT_LUT066" offset="0x28308" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT067" acronym="PE_LINK_84CNT_LUT067" offset="0x2830C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT068" acronym="PE_LINK_84CNT_LUT068" offset="0x28310" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT069" acronym="PE_LINK_84CNT_LUT069" offset="0x28314" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT070" acronym="PE_LINK_84CNT_LUT070" offset="0x28318" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT071" acronym="PE_LINK_84CNT_LUT071" offset="0x2831C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT072" acronym="PE_LINK_84CNT_LUT072" offset="0x28320" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT073" acronym="PE_LINK_84CNT_LUT073" offset="0x28324" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT074" acronym="PE_LINK_84CNT_LUT074" offset="0x28328" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT075" acronym="PE_LINK_84CNT_LUT075" offset="0x2832C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT076" acronym="PE_LINK_84CNT_LUT076" offset="0x28330" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT077" acronym="PE_LINK_84CNT_LUT077" offset="0x28334" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT078" acronym="PE_LINK_84CNT_LUT078" offset="0x28338" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT079" acronym="PE_LINK_84CNT_LUT079" offset="0x2833C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT080" acronym="PE_LINK_84CNT_LUT080" offset="0x28340" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT081" acronym="PE_LINK_84CNT_LUT081" offset="0x28344" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT082" acronym="PE_LINK_84CNT_LUT082" offset="0x28348" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT083" acronym="PE_LINK_84CNT_LUT083" offset="0x2834C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT0}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_0" acronym="PE_LINK_ID_LUT00 0" offset="0x28400" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_1" acronym="PE_LINK_ID_LUT00 1" offset="0x28404" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_2" acronym="PE_LINK_ID_LUT00 2" offset="0x28408" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_3" acronym="PE_LINK_ID_LUT00 3" offset="0x2840C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_4" acronym="PE_LINK_ID_LUT00 4" offset="0x28410" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_5" acronym="PE_LINK_ID_LUT00 5" offset="0x28414" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_6" acronym="PE_LINK_ID_LUT00 6" offset="0x28418" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_7" acronym="PE_LINK_ID_LUT00 7" offset="0x2841C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_8" acronym="PE_LINK_ID_LUT00 8" offset="0x28420" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_9" acronym="PE_LINK_ID_LUT00 9" offset="0x28424" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_10" acronym="PE_LINK_ID_LUT00 10" offset="0x28428" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_11" acronym="PE_LINK_ID_LUT00 11" offset="0x2842C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_12" acronym="PE_LINK_ID_LUT00 12" offset="0x28430" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_13" acronym="PE_LINK_ID_LUT00 13" offset="0x28434" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_14" acronym="PE_LINK_ID_LUT00 14" offset="0x28438" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_15" acronym="PE_LINK_ID_LUT00 15" offset="0x2843C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_16" acronym="PE_LINK_ID_LUT00 16" offset="0x28440" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_17" acronym="PE_LINK_ID_LUT00 17" offset="0x28444" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_18" acronym="PE_LINK_ID_LUT00 18" offset="0x28448" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_19" acronym="PE_LINK_ID_LUT00 19" offset="0x2844C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT00_20" acronym="PE_LINK_ID_LUT00 20" offset="0x28450" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT00}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_0" acronym="PE_LINK_ID_LUT10 0" offset="0x28500" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_1" acronym="PE_LINK_ID_LUT10 1" offset="0x28504" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_2" acronym="PE_LINK_ID_LUT10 2" offset="0x28508" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_3" acronym="PE_LINK_ID_LUT10 3" offset="0x2850C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_4" acronym="PE_LINK_ID_LUT10 4" offset="0x28510" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_5" acronym="PE_LINK_ID_LUT10 5" offset="0x28514" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_6" acronym="PE_LINK_ID_LUT10 6" offset="0x28518" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_7" acronym="PE_LINK_ID_LUT10 7" offset="0x2851C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_8" acronym="PE_LINK_ID_LUT10 8" offset="0x28520" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_9" acronym="PE_LINK_ID_LUT10 9" offset="0x28524" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_10" acronym="PE_LINK_ID_LUT10 10" offset="0x28528" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_11" acronym="PE_LINK_ID_LUT10 11" offset="0x2852C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_12" acronym="PE_LINK_ID_LUT10 12" offset="0x28530" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_13" acronym="PE_LINK_ID_LUT10 13" offset="0x28534" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_14" acronym="PE_LINK_ID_LUT10 14" offset="0x28538" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_15" acronym="PE_LINK_ID_LUT10 15" offset="0x2853C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_16" acronym="PE_LINK_ID_LUT10 16" offset="0x28540" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_17" acronym="PE_LINK_ID_LUT10 17" offset="0x28544" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_18" acronym="PE_LINK_ID_LUT10 18" offset="0x28548" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_19" acronym="PE_LINK_ID_LUT10 19" offset="0x2854C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT10_20" acronym="PE_LINK_ID_LUT10 20" offset="0x28550" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT10}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG1" acronym="PE_LINK_84_EN_LUT0_CFG1" offset="0x28800" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG1" acronym="PE_LINK_84_EN_LUT1_CFG1" offset="0x28804" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG1" acronym="PE_LINK_84_EN_LUT2_CFG1" offset="0x28808" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG1" acronym="PE_TERM_CNT01_CFG1" offset="0x2880C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG1" acronym="PE_TERM_CNT23_CFG1" offset="0x28810" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT10" acronym="PE_LINK_84CNT_LUT10" offset="0x28A00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT11" acronym="PE_LINK_84CNT_LUT11" offset="0x28A04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT12" acronym="PE_LINK_84CNT_LUT12" offset="0x28A08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT13" acronym="PE_LINK_84CNT_LUT13" offset="0x28A0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT14" acronym="PE_LINK_84CNT_LUT14" offset="0x28A10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT15" acronym="PE_LINK_84CNT_LUT15" offset="0x28A14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT16" acronym="PE_LINK_84CNT_LUT16" offset="0x28A18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT17" acronym="PE_LINK_84CNT_LUT17" offset="0x28A1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT18" acronym="PE_LINK_84CNT_LUT18" offset="0x28A20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT19" acronym="PE_LINK_84CNT_LUT19" offset="0x28A24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT110" acronym="PE_LINK_84CNT_LUT110" offset="0x28A28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT111" acronym="PE_LINK_84CNT_LUT111" offset="0x28A2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT112" acronym="PE_LINK_84CNT_LUT112" offset="0x28A30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT113" acronym="PE_LINK_84CNT_LUT113" offset="0x28A34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT114" acronym="PE_LINK_84CNT_LUT114" offset="0x28A38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT115" acronym="PE_LINK_84CNT_LUT115" offset="0x28A3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT116" acronym="PE_LINK_84CNT_LUT116" offset="0x28A40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT117" acronym="PE_LINK_84CNT_LUT117" offset="0x28A44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT118" acronym="PE_LINK_84CNT_LUT118" offset="0x28A48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT119" acronym="PE_LINK_84CNT_LUT119" offset="0x28A4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT120" acronym="PE_LINK_84CNT_LUT120" offset="0x28A50" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT121" acronym="PE_LINK_84CNT_LUT121" offset="0x28A54" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT122" acronym="PE_LINK_84CNT_LUT122" offset="0x28A58" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT123" acronym="PE_LINK_84CNT_LUT123" offset="0x28A5C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT124" acronym="PE_LINK_84CNT_LUT124" offset="0x28A60" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT125" acronym="PE_LINK_84CNT_LUT125" offset="0x28A64" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT126" acronym="PE_LINK_84CNT_LUT126" offset="0x28A68" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT127" acronym="PE_LINK_84CNT_LUT127" offset="0x28A6C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT128" acronym="PE_LINK_84CNT_LUT128" offset="0x28A70" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT129" acronym="PE_LINK_84CNT_LUT129" offset="0x28A74" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT130" acronym="PE_LINK_84CNT_LUT130" offset="0x28A78" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT131" acronym="PE_LINK_84CNT_LUT131" offset="0x28A7C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT132" acronym="PE_LINK_84CNT_LUT132" offset="0x28A80" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT133" acronym="PE_LINK_84CNT_LUT133" offset="0x28A84" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT134" acronym="PE_LINK_84CNT_LUT134" offset="0x28A88" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT135" acronym="PE_LINK_84CNT_LUT135" offset="0x28A8C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT136" acronym="PE_LINK_84CNT_LUT136" offset="0x28A90" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT137" acronym="PE_LINK_84CNT_LUT137" offset="0x28A94" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT138" acronym="PE_LINK_84CNT_LUT138" offset="0x28A98" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT139" acronym="PE_LINK_84CNT_LUT139" offset="0x28A9C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT140" acronym="PE_LINK_84CNT_LUT140" offset="0x28AA0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT141" acronym="PE_LINK_84CNT_LUT141" offset="0x28AA4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT142" acronym="PE_LINK_84CNT_LUT142" offset="0x28AA8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT143" acronym="PE_LINK_84CNT_LUT143" offset="0x28AAC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT144" acronym="PE_LINK_84CNT_LUT144" offset="0x28AB0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT145" acronym="PE_LINK_84CNT_LUT145" offset="0x28AB4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT146" acronym="PE_LINK_84CNT_LUT146" offset="0x28AB8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT147" acronym="PE_LINK_84CNT_LUT147" offset="0x28ABC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT148" acronym="PE_LINK_84CNT_LUT148" offset="0x28AC0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT149" acronym="PE_LINK_84CNT_LUT149" offset="0x28AC4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT150" acronym="PE_LINK_84CNT_LUT150" offset="0x28AC8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT151" acronym="PE_LINK_84CNT_LUT151" offset="0x28ACC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT152" acronym="PE_LINK_84CNT_LUT152" offset="0x28AD0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT153" acronym="PE_LINK_84CNT_LUT153" offset="0x28AD4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT154" acronym="PE_LINK_84CNT_LUT154" offset="0x28AD8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT155" acronym="PE_LINK_84CNT_LUT155" offset="0x28ADC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT156" acronym="PE_LINK_84CNT_LUT156" offset="0x28AE0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT157" acronym="PE_LINK_84CNT_LUT157" offset="0x28AE4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT158" acronym="PE_LINK_84CNT_LUT158" offset="0x28AE8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT159" acronym="PE_LINK_84CNT_LUT159" offset="0x28AEC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT160" acronym="PE_LINK_84CNT_LUT160" offset="0x28AF0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT161" acronym="PE_LINK_84CNT_LUT161" offset="0x28AF4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT162" acronym="PE_LINK_84CNT_LUT162" offset="0x28AF8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT163" acronym="PE_LINK_84CNT_LUT163" offset="0x28AFC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT164" acronym="PE_LINK_84CNT_LUT164" offset="0x28B00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT165" acronym="PE_LINK_84CNT_LUT165" offset="0x28B04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT166" acronym="PE_LINK_84CNT_LUT166" offset="0x28B08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT167" acronym="PE_LINK_84CNT_LUT167" offset="0x28B0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT168" acronym="PE_LINK_84CNT_LUT168" offset="0x28B10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT169" acronym="PE_LINK_84CNT_LUT169" offset="0x28B14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT170" acronym="PE_LINK_84CNT_LUT170" offset="0x28B18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT171" acronym="PE_LINK_84CNT_LUT171" offset="0x28B1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT172" acronym="PE_LINK_84CNT_LUT172" offset="0x28B20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT173" acronym="PE_LINK_84CNT_LUT173" offset="0x28B24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT174" acronym="PE_LINK_84CNT_LUT174" offset="0x28B28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT175" acronym="PE_LINK_84CNT_LUT175" offset="0x28B2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT176" acronym="PE_LINK_84CNT_LUT176" offset="0x28B30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT177" acronym="PE_LINK_84CNT_LUT177" offset="0x28B34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT178" acronym="PE_LINK_84CNT_LUT178" offset="0x28B38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT179" acronym="PE_LINK_84CNT_LUT179" offset="0x28B3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT180" acronym="PE_LINK_84CNT_LUT180" offset="0x28B40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT181" acronym="PE_LINK_84CNT_LUT181" offset="0x28B44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT182" acronym="PE_LINK_84CNT_LUT182" offset="0x28B48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT183" acronym="PE_LINK_84CNT_LUT183" offset="0x28B4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT1}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_0" acronym="PE_LINK_ID_LUT01 0" offset="0x28C00" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_1" acronym="PE_LINK_ID_LUT01 1" offset="0x28C04" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_2" acronym="PE_LINK_ID_LUT01 2" offset="0x28C08" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_3" acronym="PE_LINK_ID_LUT01 3" offset="0x28C0C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_4" acronym="PE_LINK_ID_LUT01 4" offset="0x28C10" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_5" acronym="PE_LINK_ID_LUT01 5" offset="0x28C14" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_6" acronym="PE_LINK_ID_LUT01 6" offset="0x28C18" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_7" acronym="PE_LINK_ID_LUT01 7" offset="0x28C1C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_8" acronym="PE_LINK_ID_LUT01 8" offset="0x28C20" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_9" acronym="PE_LINK_ID_LUT01 9" offset="0x28C24" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_10" acronym="PE_LINK_ID_LUT01 10" offset="0x28C28" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_11" acronym="PE_LINK_ID_LUT01 11" offset="0x28C2C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_12" acronym="PE_LINK_ID_LUT01 12" offset="0x28C30" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_13" acronym="PE_LINK_ID_LUT01 13" offset="0x28C34" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_14" acronym="PE_LINK_ID_LUT01 14" offset="0x28C38" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_15" acronym="PE_LINK_ID_LUT01 15" offset="0x28C3C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_16" acronym="PE_LINK_ID_LUT01 16" offset="0x28C40" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_17" acronym="PE_LINK_ID_LUT01 17" offset="0x28C44" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_18" acronym="PE_LINK_ID_LUT01 18" offset="0x28C48" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_19" acronym="PE_LINK_ID_LUT01 19" offset="0x28C4C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT01_20" acronym="PE_LINK_ID_LUT01 20" offset="0x28C50" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT01}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_0" acronym="PE_LINK_ID_LUT11 0" offset="0x28D00" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_1" acronym="PE_LINK_ID_LUT11 1" offset="0x28D04" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_2" acronym="PE_LINK_ID_LUT11 2" offset="0x28D08" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_3" acronym="PE_LINK_ID_LUT11 3" offset="0x28D0C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_4" acronym="PE_LINK_ID_LUT11 4" offset="0x28D10" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_5" acronym="PE_LINK_ID_LUT11 5" offset="0x28D14" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_6" acronym="PE_LINK_ID_LUT11 6" offset="0x28D18" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_7" acronym="PE_LINK_ID_LUT11 7" offset="0x28D1C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_8" acronym="PE_LINK_ID_LUT11 8" offset="0x28D20" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_9" acronym="PE_LINK_ID_LUT11 9" offset="0x28D24" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_10" acronym="PE_LINK_ID_LUT11 10" offset="0x28D28" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_11" acronym="PE_LINK_ID_LUT11 11" offset="0x28D2C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_12" acronym="PE_LINK_ID_LUT11 12" offset="0x28D30" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_13" acronym="PE_LINK_ID_LUT11 13" offset="0x28D34" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_14" acronym="PE_LINK_ID_LUT11 14" offset="0x28D38" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_15" acronym="PE_LINK_ID_LUT11 15" offset="0x28D3C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_16" acronym="PE_LINK_ID_LUT11 16" offset="0x28D40" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_17" acronym="PE_LINK_ID_LUT11 17" offset="0x28D44" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_18" acronym="PE_LINK_ID_LUT11 18" offset="0x28D48" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_19" acronym="PE_LINK_ID_LUT11 19" offset="0x28D4C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT11_20" acronym="PE_LINK_ID_LUT11 20" offset="0x28D50" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT11}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG2" acronym="PE_LINK_84_EN_LUT0_CFG2" offset="0x29000" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG2" acronym="PE_LINK_84_EN_LUT1_CFG2" offset="0x29004" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG2" acronym="PE_LINK_84_EN_LUT2_CFG2" offset="0x29008" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG2" acronym="PE_TERM_CNT01_CFG2" offset="0x2900C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG2" acronym="PE_TERM_CNT23_CFG2" offset="0x29010" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT20" acronym="PE_LINK_84CNT_LUT20" offset="0x29200" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT21" acronym="PE_LINK_84CNT_LUT21" offset="0x29204" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT22" acronym="PE_LINK_84CNT_LUT22" offset="0x29208" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT23" acronym="PE_LINK_84CNT_LUT23" offset="0x2920C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT24" acronym="PE_LINK_84CNT_LUT24" offset="0x29210" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT25" acronym="PE_LINK_84CNT_LUT25" offset="0x29214" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT26" acronym="PE_LINK_84CNT_LUT26" offset="0x29218" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT27" acronym="PE_LINK_84CNT_LUT27" offset="0x2921C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT28" acronym="PE_LINK_84CNT_LUT28" offset="0x29220" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT29" acronym="PE_LINK_84CNT_LUT29" offset="0x29224" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT210" acronym="PE_LINK_84CNT_LUT210" offset="0x29228" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT211" acronym="PE_LINK_84CNT_LUT211" offset="0x2922C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT212" acronym="PE_LINK_84CNT_LUT212" offset="0x29230" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT213" acronym="PE_LINK_84CNT_LUT213" offset="0x29234" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT214" acronym="PE_LINK_84CNT_LUT214" offset="0x29238" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT215" acronym="PE_LINK_84CNT_LUT215" offset="0x2923C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT216" acronym="PE_LINK_84CNT_LUT216" offset="0x29240" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT217" acronym="PE_LINK_84CNT_LUT217" offset="0x29244" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT218" acronym="PE_LINK_84CNT_LUT218" offset="0x29248" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT219" acronym="PE_LINK_84CNT_LUT219" offset="0x2924C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT220" acronym="PE_LINK_84CNT_LUT220" offset="0x29250" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT221" acronym="PE_LINK_84CNT_LUT221" offset="0x29254" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT222" acronym="PE_LINK_84CNT_LUT222" offset="0x29258" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT223" acronym="PE_LINK_84CNT_LUT223" offset="0x2925C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT224" acronym="PE_LINK_84CNT_LUT224" offset="0x29260" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT225" acronym="PE_LINK_84CNT_LUT225" offset="0x29264" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT226" acronym="PE_LINK_84CNT_LUT226" offset="0x29268" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT227" acronym="PE_LINK_84CNT_LUT227" offset="0x2926C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT228" acronym="PE_LINK_84CNT_LUT228" offset="0x29270" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT229" acronym="PE_LINK_84CNT_LUT229" offset="0x29274" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT230" acronym="PE_LINK_84CNT_LUT230" offset="0x29278" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT231" acronym="PE_LINK_84CNT_LUT231" offset="0x2927C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT232" acronym="PE_LINK_84CNT_LUT232" offset="0x29280" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT233" acronym="PE_LINK_84CNT_LUT233" offset="0x29284" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT234" acronym="PE_LINK_84CNT_LUT234" offset="0x29288" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT235" acronym="PE_LINK_84CNT_LUT235" offset="0x2928C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT236" acronym="PE_LINK_84CNT_LUT236" offset="0x29290" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT237" acronym="PE_LINK_84CNT_LUT237" offset="0x29294" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT238" acronym="PE_LINK_84CNT_LUT238" offset="0x29298" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT239" acronym="PE_LINK_84CNT_LUT239" offset="0x2929C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT240" acronym="PE_LINK_84CNT_LUT240" offset="0x292A0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT241" acronym="PE_LINK_84CNT_LUT241" offset="0x292A4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT242" acronym="PE_LINK_84CNT_LUT242" offset="0x292A8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT243" acronym="PE_LINK_84CNT_LUT243" offset="0x292AC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT244" acronym="PE_LINK_84CNT_LUT244" offset="0x292B0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT245" acronym="PE_LINK_84CNT_LUT245" offset="0x292B4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT246" acronym="PE_LINK_84CNT_LUT246" offset="0x292B8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT247" acronym="PE_LINK_84CNT_LUT247" offset="0x292BC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT248" acronym="PE_LINK_84CNT_LUT248" offset="0x292C0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT249" acronym="PE_LINK_84CNT_LUT249" offset="0x292C4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT250" acronym="PE_LINK_84CNT_LUT250" offset="0x292C8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT251" acronym="PE_LINK_84CNT_LUT251" offset="0x292CC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT252" acronym="PE_LINK_84CNT_LUT252" offset="0x292D0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT253" acronym="PE_LINK_84CNT_LUT253" offset="0x292D4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT254" acronym="PE_LINK_84CNT_LUT254" offset="0x292D8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT255" acronym="PE_LINK_84CNT_LUT255" offset="0x292DC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT256" acronym="PE_LINK_84CNT_LUT256" offset="0x292E0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT257" acronym="PE_LINK_84CNT_LUT257" offset="0x292E4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT258" acronym="PE_LINK_84CNT_LUT258" offset="0x292E8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT259" acronym="PE_LINK_84CNT_LUT259" offset="0x292EC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT260" acronym="PE_LINK_84CNT_LUT260" offset="0x292F0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT261" acronym="PE_LINK_84CNT_LUT261" offset="0x292F4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT262" acronym="PE_LINK_84CNT_LUT262" offset="0x292F8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT263" acronym="PE_LINK_84CNT_LUT263" offset="0x292FC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT264" acronym="PE_LINK_84CNT_LUT264" offset="0x29300" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT265" acronym="PE_LINK_84CNT_LUT265" offset="0x29304" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT266" acronym="PE_LINK_84CNT_LUT266" offset="0x29308" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT267" acronym="PE_LINK_84CNT_LUT267" offset="0x2930C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT268" acronym="PE_LINK_84CNT_LUT268" offset="0x29310" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT269" acronym="PE_LINK_84CNT_LUT269" offset="0x29314" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT270" acronym="PE_LINK_84CNT_LUT270" offset="0x29318" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT271" acronym="PE_LINK_84CNT_LUT271" offset="0x2931C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT272" acronym="PE_LINK_84CNT_LUT272" offset="0x29320" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT273" acronym="PE_LINK_84CNT_LUT273" offset="0x29324" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT274" acronym="PE_LINK_84CNT_LUT274" offset="0x29328" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT275" acronym="PE_LINK_84CNT_LUT275" offset="0x2932C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT276" acronym="PE_LINK_84CNT_LUT276" offset="0x29330" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT277" acronym="PE_LINK_84CNT_LUT277" offset="0x29334" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT278" acronym="PE_LINK_84CNT_LUT278" offset="0x29338" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT279" acronym="PE_LINK_84CNT_LUT279" offset="0x2933C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT280" acronym="PE_LINK_84CNT_LUT280" offset="0x29340" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT281" acronym="PE_LINK_84CNT_LUT281" offset="0x29344" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT282" acronym="PE_LINK_84CNT_LUT282" offset="0x29348" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT283" acronym="PE_LINK_84CNT_LUT283" offset="0x2934C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT2}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_0" acronym="PE_LINK_ID_LUT02 0" offset="0x29400" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_1" acronym="PE_LINK_ID_LUT02 1" offset="0x29404" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_2" acronym="PE_LINK_ID_LUT02 2" offset="0x29408" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_3" acronym="PE_LINK_ID_LUT02 3" offset="0x2940C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_4" acronym="PE_LINK_ID_LUT02 4" offset="0x29410" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_5" acronym="PE_LINK_ID_LUT02 5" offset="0x29414" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_6" acronym="PE_LINK_ID_LUT02 6" offset="0x29418" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_7" acronym="PE_LINK_ID_LUT02 7" offset="0x2941C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_8" acronym="PE_LINK_ID_LUT02 8" offset="0x29420" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_9" acronym="PE_LINK_ID_LUT02 9" offset="0x29424" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_10" acronym="PE_LINK_ID_LUT02 10" offset="0x29428" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_11" acronym="PE_LINK_ID_LUT02 11" offset="0x2942C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_12" acronym="PE_LINK_ID_LUT02 12" offset="0x29430" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_13" acronym="PE_LINK_ID_LUT02 13" offset="0x29434" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_14" acronym="PE_LINK_ID_LUT02 14" offset="0x29438" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_15" acronym="PE_LINK_ID_LUT02 15" offset="0x2943C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_16" acronym="PE_LINK_ID_LUT02 16" offset="0x29440" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_17" acronym="PE_LINK_ID_LUT02 17" offset="0x29444" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_18" acronym="PE_LINK_ID_LUT02 18" offset="0x29448" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_19" acronym="PE_LINK_ID_LUT02 19" offset="0x2944C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT02_20" acronym="PE_LINK_ID_LUT02 20" offset="0x29450" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT02}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_0" acronym="PE_LINK_ID_LUT12 0" offset="0x29500" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_1" acronym="PE_LINK_ID_LUT12 1" offset="0x29504" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_2" acronym="PE_LINK_ID_LUT12 2" offset="0x29508" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_3" acronym="PE_LINK_ID_LUT12 3" offset="0x2950C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_4" acronym="PE_LINK_ID_LUT12 4" offset="0x29510" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_5" acronym="PE_LINK_ID_LUT12 5" offset="0x29514" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_6" acronym="PE_LINK_ID_LUT12 6" offset="0x29518" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_7" acronym="PE_LINK_ID_LUT12 7" offset="0x2951C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_8" acronym="PE_LINK_ID_LUT12 8" offset="0x29520" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_9" acronym="PE_LINK_ID_LUT12 9" offset="0x29524" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_10" acronym="PE_LINK_ID_LUT12 10" offset="0x29528" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_11" acronym="PE_LINK_ID_LUT12 11" offset="0x2952C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_12" acronym="PE_LINK_ID_LUT12 12" offset="0x29530" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_13" acronym="PE_LINK_ID_LUT12 13" offset="0x29534" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_14" acronym="PE_LINK_ID_LUT12 14" offset="0x29538" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_15" acronym="PE_LINK_ID_LUT12 15" offset="0x2953C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_16" acronym="PE_LINK_ID_LUT12 16" offset="0x29540" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_17" acronym="PE_LINK_ID_LUT12 17" offset="0x29544" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_18" acronym="PE_LINK_ID_LUT12 18" offset="0x29548" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_19" acronym="PE_LINK_ID_LUT12 19" offset="0x2954C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT12_20" acronym="PE_LINK_ID_LUT12 20" offset="0x29550" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT12}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG3" acronym="PE_LINK_84_EN_LUT0_CFG3" offset="0x29800" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG3" acronym="PE_LINK_84_EN_LUT1_CFG3" offset="0x29804" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG3" acronym="PE_LINK_84_EN_LUT2_CFG3" offset="0x29808" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG3" acronym="PE_TERM_CNT01_CFG3" offset="0x2980C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG3" acronym="PE_TERM_CNT23_CFG3" offset="0x29810" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT30" acronym="PE_LINK_84CNT_LUT30" offset="0x29A00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT31" acronym="PE_LINK_84CNT_LUT31" offset="0x29A04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT32" acronym="PE_LINK_84CNT_LUT32" offset="0x29A08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT33" acronym="PE_LINK_84CNT_LUT33" offset="0x29A0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT34" acronym="PE_LINK_84CNT_LUT34" offset="0x29A10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT35" acronym="PE_LINK_84CNT_LUT35" offset="0x29A14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT36" acronym="PE_LINK_84CNT_LUT36" offset="0x29A18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT37" acronym="PE_LINK_84CNT_LUT37" offset="0x29A1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT38" acronym="PE_LINK_84CNT_LUT38" offset="0x29A20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT39" acronym="PE_LINK_84CNT_LUT39" offset="0x29A24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT310" acronym="PE_LINK_84CNT_LUT310" offset="0x29A28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT311" acronym="PE_LINK_84CNT_LUT311" offset="0x29A2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT312" acronym="PE_LINK_84CNT_LUT312" offset="0x29A30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT313" acronym="PE_LINK_84CNT_LUT313" offset="0x29A34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT314" acronym="PE_LINK_84CNT_LUT314" offset="0x29A38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT315" acronym="PE_LINK_84CNT_LUT315" offset="0x29A3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT316" acronym="PE_LINK_84CNT_LUT316" offset="0x29A40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT317" acronym="PE_LINK_84CNT_LUT317" offset="0x29A44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT318" acronym="PE_LINK_84CNT_LUT318" offset="0x29A48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT319" acronym="PE_LINK_84CNT_LUT319" offset="0x29A4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT320" acronym="PE_LINK_84CNT_LUT320" offset="0x29A50" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT321" acronym="PE_LINK_84CNT_LUT321" offset="0x29A54" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT322" acronym="PE_LINK_84CNT_LUT322" offset="0x29A58" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT323" acronym="PE_LINK_84CNT_LUT323" offset="0x29A5C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT324" acronym="PE_LINK_84CNT_LUT324" offset="0x29A60" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT325" acronym="PE_LINK_84CNT_LUT325" offset="0x29A64" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT326" acronym="PE_LINK_84CNT_LUT326" offset="0x29A68" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT327" acronym="PE_LINK_84CNT_LUT327" offset="0x29A6C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT328" acronym="PE_LINK_84CNT_LUT328" offset="0x29A70" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT329" acronym="PE_LINK_84CNT_LUT329" offset="0x29A74" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT330" acronym="PE_LINK_84CNT_LUT330" offset="0x29A78" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT331" acronym="PE_LINK_84CNT_LUT331" offset="0x29A7C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT332" acronym="PE_LINK_84CNT_LUT332" offset="0x29A80" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT333" acronym="PE_LINK_84CNT_LUT333" offset="0x29A84" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT334" acronym="PE_LINK_84CNT_LUT334" offset="0x29A88" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT335" acronym="PE_LINK_84CNT_LUT335" offset="0x29A8C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT336" acronym="PE_LINK_84CNT_LUT336" offset="0x29A90" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT337" acronym="PE_LINK_84CNT_LUT337" offset="0x29A94" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT338" acronym="PE_LINK_84CNT_LUT338" offset="0x29A98" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT339" acronym="PE_LINK_84CNT_LUT339" offset="0x29A9C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT340" acronym="PE_LINK_84CNT_LUT340" offset="0x29AA0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT341" acronym="PE_LINK_84CNT_LUT341" offset="0x29AA4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT342" acronym="PE_LINK_84CNT_LUT342" offset="0x29AA8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT343" acronym="PE_LINK_84CNT_LUT343" offset="0x29AAC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT344" acronym="PE_LINK_84CNT_LUT344" offset="0x29AB0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT345" acronym="PE_LINK_84CNT_LUT345" offset="0x29AB4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT346" acronym="PE_LINK_84CNT_LUT346" offset="0x29AB8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT347" acronym="PE_LINK_84CNT_LUT347" offset="0x29ABC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT348" acronym="PE_LINK_84CNT_LUT348" offset="0x29AC0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT349" acronym="PE_LINK_84CNT_LUT349" offset="0x29AC4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT350" acronym="PE_LINK_84CNT_LUT350" offset="0x29AC8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT351" acronym="PE_LINK_84CNT_LUT351" offset="0x29ACC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT352" acronym="PE_LINK_84CNT_LUT352" offset="0x29AD0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT353" acronym="PE_LINK_84CNT_LUT353" offset="0x29AD4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT354" acronym="PE_LINK_84CNT_LUT354" offset="0x29AD8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT355" acronym="PE_LINK_84CNT_LUT355" offset="0x29ADC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT356" acronym="PE_LINK_84CNT_LUT356" offset="0x29AE0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT357" acronym="PE_LINK_84CNT_LUT357" offset="0x29AE4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT358" acronym="PE_LINK_84CNT_LUT358" offset="0x29AE8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT359" acronym="PE_LINK_84CNT_LUT359" offset="0x29AEC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT360" acronym="PE_LINK_84CNT_LUT360" offset="0x29AF0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT361" acronym="PE_LINK_84CNT_LUT361" offset="0x29AF4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT362" acronym="PE_LINK_84CNT_LUT362" offset="0x29AF8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT363" acronym="PE_LINK_84CNT_LUT363" offset="0x29AFC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT364" acronym="PE_LINK_84CNT_LUT364" offset="0x29B00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT365" acronym="PE_LINK_84CNT_LUT365" offset="0x29B04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT366" acronym="PE_LINK_84CNT_LUT366" offset="0x29B08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT367" acronym="PE_LINK_84CNT_LUT367" offset="0x29B0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT368" acronym="PE_LINK_84CNT_LUT368" offset="0x29B10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT369" acronym="PE_LINK_84CNT_LUT369" offset="0x29B14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT370" acronym="PE_LINK_84CNT_LUT370" offset="0x29B18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT371" acronym="PE_LINK_84CNT_LUT371" offset="0x29B1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT372" acronym="PE_LINK_84CNT_LUT372" offset="0x29B20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT373" acronym="PE_LINK_84CNT_LUT373" offset="0x29B24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT374" acronym="PE_LINK_84CNT_LUT374" offset="0x29B28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT375" acronym="PE_LINK_84CNT_LUT375" offset="0x29B2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT376" acronym="PE_LINK_84CNT_LUT376" offset="0x29B30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT377" acronym="PE_LINK_84CNT_LUT377" offset="0x29B34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT378" acronym="PE_LINK_84CNT_LUT378" offset="0x29B38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT379" acronym="PE_LINK_84CNT_LUT379" offset="0x29B3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT380" acronym="PE_LINK_84CNT_LUT380" offset="0x29B40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT381" acronym="PE_LINK_84CNT_LUT381" offset="0x29B44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT382" acronym="PE_LINK_84CNT_LUT382" offset="0x29B48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT383" acronym="PE_LINK_84CNT_LUT383" offset="0x29B4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT3}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_0" acronym="PE_LINK_ID_LUT03 0" offset="0x29C00" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_1" acronym="PE_LINK_ID_LUT03 1" offset="0x29C04" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_2" acronym="PE_LINK_ID_LUT03 2" offset="0x29C08" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_3" acronym="PE_LINK_ID_LUT03 3" offset="0x29C0C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_4" acronym="PE_LINK_ID_LUT03 4" offset="0x29C10" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_5" acronym="PE_LINK_ID_LUT03 5" offset="0x29C14" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_6" acronym="PE_LINK_ID_LUT03 6" offset="0x29C18" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_7" acronym="PE_LINK_ID_LUT03 7" offset="0x29C1C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_8" acronym="PE_LINK_ID_LUT03 8" offset="0x29C20" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_9" acronym="PE_LINK_ID_LUT03 9" offset="0x29C24" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_10" acronym="PE_LINK_ID_LUT03 10" offset="0x29C28" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_11" acronym="PE_LINK_ID_LUT03 11" offset="0x29C2C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_12" acronym="PE_LINK_ID_LUT03 12" offset="0x29C30" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_13" acronym="PE_LINK_ID_LUT03 13" offset="0x29C34" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_14" acronym="PE_LINK_ID_LUT03 14" offset="0x29C38" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_15" acronym="PE_LINK_ID_LUT03 15" offset="0x29C3C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_16" acronym="PE_LINK_ID_LUT03 16" offset="0x29C40" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_17" acronym="PE_LINK_ID_LUT03 17" offset="0x29C44" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_18" acronym="PE_LINK_ID_LUT03 18" offset="0x29C48" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_19" acronym="PE_LINK_ID_LUT03 19" offset="0x29C4C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT03_20" acronym="PE_LINK_ID_LUT03 20" offset="0x29C50" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT03}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_0" acronym="PE_LINK_ID_LUT13 0" offset="0x29D00" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_1" acronym="PE_LINK_ID_LUT13 1" offset="0x29D04" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_2" acronym="PE_LINK_ID_LUT13 2" offset="0x29D08" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_3" acronym="PE_LINK_ID_LUT13 3" offset="0x29D0C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_4" acronym="PE_LINK_ID_LUT13 4" offset="0x29D10" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_5" acronym="PE_LINK_ID_LUT13 5" offset="0x29D14" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_6" acronym="PE_LINK_ID_LUT13 6" offset="0x29D18" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_7" acronym="PE_LINK_ID_LUT13 7" offset="0x29D1C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_8" acronym="PE_LINK_ID_LUT13 8" offset="0x29D20" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_9" acronym="PE_LINK_ID_LUT13 9" offset="0x29D24" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_10" acronym="PE_LINK_ID_LUT13 10" offset="0x29D28" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_11" acronym="PE_LINK_ID_LUT13 11" offset="0x29D2C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_12" acronym="PE_LINK_ID_LUT13 12" offset="0x29D30" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_13" acronym="PE_LINK_ID_LUT13 13" offset="0x29D34" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_14" acronym="PE_LINK_ID_LUT13 14" offset="0x29D38" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_15" acronym="PE_LINK_ID_LUT13 15" offset="0x29D3C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_16" acronym="PE_LINK_ID_LUT13 16" offset="0x29D40" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_17" acronym="PE_LINK_ID_LUT13 17" offset="0x29D44" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_18" acronym="PE_LINK_ID_LUT13 18" offset="0x29D48" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_19" acronym="PE_LINK_ID_LUT13 19" offset="0x29D4C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT13_20" acronym="PE_LINK_ID_LUT13 20" offset="0x29D50" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT13}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG4" acronym="PE_LINK_84_EN_LUT0_CFG4" offset="0x2A000" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG4" acronym="PE_LINK_84_EN_LUT1_CFG4" offset="0x2A004" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG4" acronym="PE_LINK_84_EN_LUT2_CFG4" offset="0x2A008" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG4" acronym="PE_TERM_CNT01_CFG4" offset="0x2A00C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG4" acronym="PE_TERM_CNT23_CFG4" offset="0x2A010" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT40" acronym="PE_LINK_84CNT_LUT40" offset="0x2A200" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT41" acronym="PE_LINK_84CNT_LUT41" offset="0x2A204" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT42" acronym="PE_LINK_84CNT_LUT42" offset="0x2A208" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT43" acronym="PE_LINK_84CNT_LUT43" offset="0x2A20C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT44" acronym="PE_LINK_84CNT_LUT44" offset="0x2A210" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT45" acronym="PE_LINK_84CNT_LUT45" offset="0x2A214" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT46" acronym="PE_LINK_84CNT_LUT46" offset="0x2A218" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT47" acronym="PE_LINK_84CNT_LUT47" offset="0x2A21C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT48" acronym="PE_LINK_84CNT_LUT48" offset="0x2A220" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT49" acronym="PE_LINK_84CNT_LUT49" offset="0x2A224" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT410" acronym="PE_LINK_84CNT_LUT410" offset="0x2A228" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT411" acronym="PE_LINK_84CNT_LUT411" offset="0x2A22C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT412" acronym="PE_LINK_84CNT_LUT412" offset="0x2A230" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT413" acronym="PE_LINK_84CNT_LUT413" offset="0x2A234" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT414" acronym="PE_LINK_84CNT_LUT414" offset="0x2A238" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT415" acronym="PE_LINK_84CNT_LUT415" offset="0x2A23C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT416" acronym="PE_LINK_84CNT_LUT416" offset="0x2A240" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT417" acronym="PE_LINK_84CNT_LUT417" offset="0x2A244" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT418" acronym="PE_LINK_84CNT_LUT418" offset="0x2A248" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT419" acronym="PE_LINK_84CNT_LUT419" offset="0x2A24C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT420" acronym="PE_LINK_84CNT_LUT420" offset="0x2A250" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT421" acronym="PE_LINK_84CNT_LUT421" offset="0x2A254" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT422" acronym="PE_LINK_84CNT_LUT422" offset="0x2A258" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT423" acronym="PE_LINK_84CNT_LUT423" offset="0x2A25C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT424" acronym="PE_LINK_84CNT_LUT424" offset="0x2A260" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT425" acronym="PE_LINK_84CNT_LUT425" offset="0x2A264" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT426" acronym="PE_LINK_84CNT_LUT426" offset="0x2A268" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT427" acronym="PE_LINK_84CNT_LUT427" offset="0x2A26C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT428" acronym="PE_LINK_84CNT_LUT428" offset="0x2A270" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT429" acronym="PE_LINK_84CNT_LUT429" offset="0x2A274" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT430" acronym="PE_LINK_84CNT_LUT430" offset="0x2A278" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT431" acronym="PE_LINK_84CNT_LUT431" offset="0x2A27C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT432" acronym="PE_LINK_84CNT_LUT432" offset="0x2A280" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT433" acronym="PE_LINK_84CNT_LUT433" offset="0x2A284" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT434" acronym="PE_LINK_84CNT_LUT434" offset="0x2A288" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT435" acronym="PE_LINK_84CNT_LUT435" offset="0x2A28C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT436" acronym="PE_LINK_84CNT_LUT436" offset="0x2A290" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT437" acronym="PE_LINK_84CNT_LUT437" offset="0x2A294" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT438" acronym="PE_LINK_84CNT_LUT438" offset="0x2A298" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT439" acronym="PE_LINK_84CNT_LUT439" offset="0x2A29C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT440" acronym="PE_LINK_84CNT_LUT440" offset="0x2A2A0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT441" acronym="PE_LINK_84CNT_LUT441" offset="0x2A2A4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT442" acronym="PE_LINK_84CNT_LUT442" offset="0x2A2A8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT443" acronym="PE_LINK_84CNT_LUT443" offset="0x2A2AC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT444" acronym="PE_LINK_84CNT_LUT444" offset="0x2A2B0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT445" acronym="PE_LINK_84CNT_LUT445" offset="0x2A2B4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT446" acronym="PE_LINK_84CNT_LUT446" offset="0x2A2B8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT447" acronym="PE_LINK_84CNT_LUT447" offset="0x2A2BC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT448" acronym="PE_LINK_84CNT_LUT448" offset="0x2A2C0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT449" acronym="PE_LINK_84CNT_LUT449" offset="0x2A2C4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT450" acronym="PE_LINK_84CNT_LUT450" offset="0x2A2C8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT451" acronym="PE_LINK_84CNT_LUT451" offset="0x2A2CC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT452" acronym="PE_LINK_84CNT_LUT452" offset="0x2A2D0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT453" acronym="PE_LINK_84CNT_LUT453" offset="0x2A2D4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT454" acronym="PE_LINK_84CNT_LUT454" offset="0x2A2D8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT455" acronym="PE_LINK_84CNT_LUT455" offset="0x2A2DC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT456" acronym="PE_LINK_84CNT_LUT456" offset="0x2A2E0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT457" acronym="PE_LINK_84CNT_LUT457" offset="0x2A2E4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT458" acronym="PE_LINK_84CNT_LUT458" offset="0x2A2E8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT459" acronym="PE_LINK_84CNT_LUT459" offset="0x2A2EC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT460" acronym="PE_LINK_84CNT_LUT460" offset="0x2A2F0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT461" acronym="PE_LINK_84CNT_LUT461" offset="0x2A2F4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT462" acronym="PE_LINK_84CNT_LUT462" offset="0x2A2F8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT463" acronym="PE_LINK_84CNT_LUT463" offset="0x2A2FC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT464" acronym="PE_LINK_84CNT_LUT464" offset="0x2A300" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT465" acronym="PE_LINK_84CNT_LUT465" offset="0x2A304" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT466" acronym="PE_LINK_84CNT_LUT466" offset="0x2A308" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT467" acronym="PE_LINK_84CNT_LUT467" offset="0x2A30C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT468" acronym="PE_LINK_84CNT_LUT468" offset="0x2A310" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT469" acronym="PE_LINK_84CNT_LUT469" offset="0x2A314" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT470" acronym="PE_LINK_84CNT_LUT470" offset="0x2A318" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT471" acronym="PE_LINK_84CNT_LUT471" offset="0x2A31C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT472" acronym="PE_LINK_84CNT_LUT472" offset="0x2A320" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT473" acronym="PE_LINK_84CNT_LUT473" offset="0x2A324" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT474" acronym="PE_LINK_84CNT_LUT474" offset="0x2A328" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT475" acronym="PE_LINK_84CNT_LUT475" offset="0x2A32C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT476" acronym="PE_LINK_84CNT_LUT476" offset="0x2A330" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT477" acronym="PE_LINK_84CNT_LUT477" offset="0x2A334" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT478" acronym="PE_LINK_84CNT_LUT478" offset="0x2A338" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT479" acronym="PE_LINK_84CNT_LUT479" offset="0x2A33C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT480" acronym="PE_LINK_84CNT_LUT480" offset="0x2A340" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT481" acronym="PE_LINK_84CNT_LUT481" offset="0x2A344" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT482" acronym="PE_LINK_84CNT_LUT482" offset="0x2A348" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT483" acronym="PE_LINK_84CNT_LUT483" offset="0x2A34C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT4}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_0" acronym="PE_LINK_ID_LUT04 0" offset="0x2A400" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_1" acronym="PE_LINK_ID_LUT04 1" offset="0x2A404" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_2" acronym="PE_LINK_ID_LUT04 2" offset="0x2A408" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_3" acronym="PE_LINK_ID_LUT04 3" offset="0x2A40C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_4" acronym="PE_LINK_ID_LUT04 4" offset="0x2A410" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_5" acronym="PE_LINK_ID_LUT04 5" offset="0x2A414" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_6" acronym="PE_LINK_ID_LUT04 6" offset="0x2A418" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_7" acronym="PE_LINK_ID_LUT04 7" offset="0x2A41C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_8" acronym="PE_LINK_ID_LUT04 8" offset="0x2A420" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_9" acronym="PE_LINK_ID_LUT04 9" offset="0x2A424" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_10" acronym="PE_LINK_ID_LUT04 10" offset="0x2A428" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_11" acronym="PE_LINK_ID_LUT04 11" offset="0x2A42C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_12" acronym="PE_LINK_ID_LUT04 12" offset="0x2A430" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_13" acronym="PE_LINK_ID_LUT04 13" offset="0x2A434" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_14" acronym="PE_LINK_ID_LUT04 14" offset="0x2A438" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_15" acronym="PE_LINK_ID_LUT04 15" offset="0x2A43C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_16" acronym="PE_LINK_ID_LUT04 16" offset="0x2A440" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_17" acronym="PE_LINK_ID_LUT04 17" offset="0x2A444" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_18" acronym="PE_LINK_ID_LUT04 18" offset="0x2A448" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_19" acronym="PE_LINK_ID_LUT04 19" offset="0x2A44C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT04_20" acronym="PE_LINK_ID_LUT04 20" offset="0x2A450" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT04}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_0" acronym="PE_LINK_ID_LUT14 0" offset="0x2A500" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_1" acronym="PE_LINK_ID_LUT14 1" offset="0x2A504" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_2" acronym="PE_LINK_ID_LUT14 2" offset="0x2A508" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_3" acronym="PE_LINK_ID_LUT14 3" offset="0x2A50C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_4" acronym="PE_LINK_ID_LUT14 4" offset="0x2A510" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_5" acronym="PE_LINK_ID_LUT14 5" offset="0x2A514" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_6" acronym="PE_LINK_ID_LUT14 6" offset="0x2A518" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_7" acronym="PE_LINK_ID_LUT14 7" offset="0x2A51C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_8" acronym="PE_LINK_ID_LUT14 8" offset="0x2A520" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_9" acronym="PE_LINK_ID_LUT14 9" offset="0x2A524" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_10" acronym="PE_LINK_ID_LUT14 10" offset="0x2A528" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_11" acronym="PE_LINK_ID_LUT14 11" offset="0x2A52C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_12" acronym="PE_LINK_ID_LUT14 12" offset="0x2A530" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_13" acronym="PE_LINK_ID_LUT14 13" offset="0x2A534" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_14" acronym="PE_LINK_ID_LUT14 14" offset="0x2A538" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_15" acronym="PE_LINK_ID_LUT14 15" offset="0x2A53C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_16" acronym="PE_LINK_ID_LUT14 16" offset="0x2A540" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_17" acronym="PE_LINK_ID_LUT14 17" offset="0x2A544" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_18" acronym="PE_LINK_ID_LUT14 18" offset="0x2A548" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_19" acronym="PE_LINK_ID_LUT14 19" offset="0x2A54C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT14_20" acronym="PE_LINK_ID_LUT14 20" offset="0x2A550" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT14}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT0_CFG5" acronym="PE_LINK_84_EN_LUT0_CFG5" offset="0x2A800" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT1_CFG5" acronym="PE_LINK_84_EN_LUT1_CFG5" offset="0x2A804" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="MSG_SLOT_84_EN_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84_EN_LUT2_CFG5" acronym="PE_LINK_84_EN_LUT2_CFG5" offset="0x2A808" width="32" description="Protocol Encoder 84 Count Message Enable bits">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="MSG_SLOT_84_EN_LUT2" width="20" begin="19" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Enable of a particular message slot." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT01_CFG5" acronym="PE_TERM_CNT01_CFG5" offset="0x2A80C" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT1" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT0" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_TERM_CNT23_CFG5" acronym="PE_TERM_CNT23_CFG5" offset="0x2A810" width="32" description="Protocol Encoder Terminal Count 0 and 1">
			<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT3" width="11" begin="26" end="16" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CTRL_MSG_TERM_CNT2" width="11" begin="10" end="0" resetval="0" description="Sets terminal count for control message" range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT50" acronym="PE_LINK_84CNT_LUT50" offset="0x2AA00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT51" acronym="PE_LINK_84CNT_LUT51" offset="0x2AA04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT52" acronym="PE_LINK_84CNT_LUT52" offset="0x2AA08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT53" acronym="PE_LINK_84CNT_LUT53" offset="0x2AA0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT54" acronym="PE_LINK_84CNT_LUT54" offset="0x2AA10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT55" acronym="PE_LINK_84CNT_LUT55" offset="0x2AA14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT56" acronym="PE_LINK_84CNT_LUT56" offset="0x2AA18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT57" acronym="PE_LINK_84CNT_LUT57" offset="0x2AA1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT58" acronym="PE_LINK_84CNT_LUT58" offset="0x2AA20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT59" acronym="PE_LINK_84CNT_LUT59" offset="0x2AA24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT510" acronym="PE_LINK_84CNT_LUT510" offset="0x2AA28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT511" acronym="PE_LINK_84CNT_LUT511" offset="0x2AA2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT512" acronym="PE_LINK_84CNT_LUT512" offset="0x2AA30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT513" acronym="PE_LINK_84CNT_LUT513" offset="0x2AA34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT514" acronym="PE_LINK_84CNT_LUT514" offset="0x2AA38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT515" acronym="PE_LINK_84CNT_LUT515" offset="0x2AA3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT516" acronym="PE_LINK_84CNT_LUT516" offset="0x2AA40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT517" acronym="PE_LINK_84CNT_LUT517" offset="0x2AA44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT518" acronym="PE_LINK_84CNT_LUT518" offset="0x2AA48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT519" acronym="PE_LINK_84CNT_LUT519" offset="0x2AA4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT520" acronym="PE_LINK_84CNT_LUT520" offset="0x2AA50" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT521" acronym="PE_LINK_84CNT_LUT521" offset="0x2AA54" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT522" acronym="PE_LINK_84CNT_LUT522" offset="0x2AA58" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT523" acronym="PE_LINK_84CNT_LUT523" offset="0x2AA5C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT524" acronym="PE_LINK_84CNT_LUT524" offset="0x2AA60" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT525" acronym="PE_LINK_84CNT_LUT525" offset="0x2AA64" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT526" acronym="PE_LINK_84CNT_LUT526" offset="0x2AA68" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT527" acronym="PE_LINK_84CNT_LUT527" offset="0x2AA6C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT528" acronym="PE_LINK_84CNT_LUT528" offset="0x2AA70" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT529" acronym="PE_LINK_84CNT_LUT529" offset="0x2AA74" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT530" acronym="PE_LINK_84CNT_LUT530" offset="0x2AA78" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT531" acronym="PE_LINK_84CNT_LUT531" offset="0x2AA7C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT532" acronym="PE_LINK_84CNT_LUT532" offset="0x2AA80" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT533" acronym="PE_LINK_84CNT_LUT533" offset="0x2AA84" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT534" acronym="PE_LINK_84CNT_LUT534" offset="0x2AA88" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT535" acronym="PE_LINK_84CNT_LUT535" offset="0x2AA8C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT536" acronym="PE_LINK_84CNT_LUT536" offset="0x2AA90" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT537" acronym="PE_LINK_84CNT_LUT537" offset="0x2AA94" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT538" acronym="PE_LINK_84CNT_LUT538" offset="0x2AA98" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT539" acronym="PE_LINK_84CNT_LUT539" offset="0x2AA9C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT540" acronym="PE_LINK_84CNT_LUT540" offset="0x2AAA0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT541" acronym="PE_LINK_84CNT_LUT541" offset="0x2AAA4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT542" acronym="PE_LINK_84CNT_LUT542" offset="0x2AAA8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT543" acronym="PE_LINK_84CNT_LUT543" offset="0x2AAAC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT544" acronym="PE_LINK_84CNT_LUT544" offset="0x2AAB0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT545" acronym="PE_LINK_84CNT_LUT545" offset="0x2AAB4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT546" acronym="PE_LINK_84CNT_LUT546" offset="0x2AAB8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT547" acronym="PE_LINK_84CNT_LUT547" offset="0x2AABC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT548" acronym="PE_LINK_84CNT_LUT548" offset="0x2AAC0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT549" acronym="PE_LINK_84CNT_LUT549" offset="0x2AAC4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT550" acronym="PE_LINK_84CNT_LUT550" offset="0x2AAC8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT551" acronym="PE_LINK_84CNT_LUT551" offset="0x2AACC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT552" acronym="PE_LINK_84CNT_LUT552" offset="0x2AAD0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT553" acronym="PE_LINK_84CNT_LUT553" offset="0x2AAD4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT554" acronym="PE_LINK_84CNT_LUT554" offset="0x2AAD8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT555" acronym="PE_LINK_84CNT_LUT555" offset="0x2AADC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT556" acronym="PE_LINK_84CNT_LUT556" offset="0x2AAE0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT557" acronym="PE_LINK_84CNT_LUT557" offset="0x2AAE4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT558" acronym="PE_LINK_84CNT_LUT558" offset="0x2AAE8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT559" acronym="PE_LINK_84CNT_LUT559" offset="0x2AAEC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT560" acronym="PE_LINK_84CNT_LUT560" offset="0x2AAF0" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT561" acronym="PE_LINK_84CNT_LUT561" offset="0x2AAF4" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT562" acronym="PE_LINK_84CNT_LUT562" offset="0x2AAF8" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT563" acronym="PE_LINK_84CNT_LUT563" offset="0x2AAFC" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT564" acronym="PE_LINK_84CNT_LUT564" offset="0x2AB00" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT565" acronym="PE_LINK_84CNT_LUT565" offset="0x2AB04" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT566" acronym="PE_LINK_84CNT_LUT566" offset="0x2AB08" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT567" acronym="PE_LINK_84CNT_LUT567" offset="0x2AB0C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT568" acronym="PE_LINK_84CNT_LUT568" offset="0x2AB10" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT569" acronym="PE_LINK_84CNT_LUT569" offset="0x2AB14" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT570" acronym="PE_LINK_84CNT_LUT570" offset="0x2AB18" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT571" acronym="PE_LINK_84CNT_LUT571" offset="0x2AB1C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT572" acronym="PE_LINK_84CNT_LUT572" offset="0x2AB20" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT573" acronym="PE_LINK_84CNT_LUT573" offset="0x2AB24" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT574" acronym="PE_LINK_84CNT_LUT574" offset="0x2AB28" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT575" acronym="PE_LINK_84CNT_LUT575" offset="0x2AB2C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT576" acronym="PE_LINK_84CNT_LUT576" offset="0x2AB30" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT577" acronym="PE_LINK_84CNT_LUT577" offset="0x2AB34" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT578" acronym="PE_LINK_84CNT_LUT578" offset="0x2AB38" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT579" acronym="PE_LINK_84CNT_LUT579" offset="0x2AB3C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT580" acronym="PE_LINK_84CNT_LUT580" offset="0x2AB40" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT581" acronym="PE_LINK_84CNT_LUT581" offset="0x2AB44" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT582" acronym="PE_LINK_84CNT_LUT582" offset="0x2AB48" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_84CNT_LUT583" acronym="PE_LINK_84CNT_LUT583" offset="0x2AB4C" width="32" description="Protocol Encoder Link 84 Count LUT{PE_LINK_84CNT_LUT5}">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="INCR_COUNT_NOW_LUT" width="1" begin="10" end="10" resetval="0" description="controls counter to increment, Incremented value is used for next operation (current operation uses current counter value)" range="1-0" rwaccess="R/W">
				<bitenum id="ICNR" value="1" token="ICNR" description=""/>
				<bitenum id="NO_INCR" value="0" token="NO_INCR" description=""/>
			</bitfield>
			<bitfield id="SELECT_COUNT_LUT" width="3" begin="9" end="7" resetval="0" description="Bits [2:0]: &quot;0&quot;-&quot;3&quot;: Selects 4x Control Slot Counters or &quot;4&quot;: 1x Data Slot Counter for Increment and for use with transmission rule " range="4-0" rwaccess="R/W">
				<bitenum id="CTRL0" value="0" token="CTRL0" description=""/>
				<bitenum id="CTRL1" value="1" token="CTRL1" description=""/>
				<bitenum id="CTRL2" value="2" token="CTRL2" description=""/>
				<bitenum id="CTRL3" value="3" token="CTRL3" description=""/>
				<bitenum id="DATA" value="4" token="DATA" description=""/>
			</bitfield>
			<bitfield id="TIME_STAMP_INCR_NXT_LUT" width="1" begin="6" end="6" resetval="0" description="Controls Time Stamp to increment, Incremented value is used for next message" range="" rwaccess="R/W"/>
			<bitfield id="CKT_VS_PKT_SWTCH_MSG_LUT" width="1" begin="5" end="5" resetval="0" description="0: circuit switched data  " range="1 - 0" rwaccess="R/W">
				<bitenum id="PACKET" value="0" token="PACKET" description="packet"/>
				<bitenum id="CIRCUIT" value="1" token="CIRCUIT" description="Circuit"/>
			</bitfield>
			<bitfield id="AXC_OR_CTRL_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bits [4:0]: Index for accessing the identity LUT.     " range="20 - 0" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_0" acronym="PE_LINK_ID_LUT05 0" offset="0x2AC00" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_1" acronym="PE_LINK_ID_LUT05 1" offset="0x2AC04" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_2" acronym="PE_LINK_ID_LUT05 2" offset="0x2AC08" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_3" acronym="PE_LINK_ID_LUT05 3" offset="0x2AC0C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_4" acronym="PE_LINK_ID_LUT05 4" offset="0x2AC10" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_5" acronym="PE_LINK_ID_LUT05 5" offset="0x2AC14" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_6" acronym="PE_LINK_ID_LUT05 6" offset="0x2AC18" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_7" acronym="PE_LINK_ID_LUT05 7" offset="0x2AC1C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_8" acronym="PE_LINK_ID_LUT05 8" offset="0x2AC20" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_9" acronym="PE_LINK_ID_LUT05 9" offset="0x2AC24" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_10" acronym="PE_LINK_ID_LUT05 10" offset="0x2AC28" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_11" acronym="PE_LINK_ID_LUT05 11" offset="0x2AC2C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_12" acronym="PE_LINK_ID_LUT05 12" offset="0x2AC30" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_13" acronym="PE_LINK_ID_LUT05 13" offset="0x2AC34" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_14" acronym="PE_LINK_ID_LUT05 14" offset="0x2AC38" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_15" acronym="PE_LINK_ID_LUT05 15" offset="0x2AC3C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_16" acronym="PE_LINK_ID_LUT05 16" offset="0x2AC40" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_17" acronym="PE_LINK_ID_LUT05 17" offset="0x2AC44" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_18" acronym="PE_LINK_ID_LUT05 18" offset="0x2AC48" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_19" acronym="PE_LINK_ID_LUT05 19" offset="0x2AC4C" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT05_20" acronym="PE_LINK_ID_LUT05 20" offset="0x2AC50" width="32" description="Protocol Encoder Identity LUT part 0{PE_LINK_ID_LUT05}">
			<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="OBSAI_TYPE_LUT" width="5" begin="29" end="25" resetval="0" description="Bits [4:0]: OBSAI type, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="OBSAI_ADR_LUT" width="13" begin="24" end="12" resetval="0" description="Bits [12:0]: OBSAI address, fixed per antenna carrier (circuit switched only)" range="" rwaccess="R/W"/>
			<bitfield id="AGGR_CTL_LUT" width="2" begin="11" end="10" resetval="0" description="Bits [1:0]: Aggregation control bits (assuming Tx_Rule passes)" range="3 - 0" rwaccess="R/W">
				<bitenum id="NOP" value="0" token="NOP" description="NOP (Ag still pulls from FIFO, but does not use read PE data bytes)"/>
				<bitenum id="INSERT" value="1" token="INSERT" description="Insert"/>
				<bitenum id="ADD15_16" value="2" token="ADD15_16" description="Add 15/16bit"/>
				<bitenum id="ADD7_8" value="3" token="ADD7_8" description="Add 7/8bit"/>
			</bitfield>
			<bitfield id="DATA_FORMAT_LUT" width="2" begin="9" end="8" resetval="0" description="Bits [1:0]: Internal Data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="DL_FMT" value="0" token="DL_FMT" description="DL Format(only legal with burst of 4)"/>
				<bitenum id="UL_FMT" value="1" token="UL_FMT" description="UL RSA Format(only legal for burst of 8)"/>
				<bitenum id="PIC_FMT" value="2" token="PIC_FMT" description="PIC MAI"/>
				<bitenum id="GEN_FMT" value="3" token="GEN_FMT" description="Generic Format"/>
			</bitfield>
			<bitfield id="OFFSET_ADR_LUT" width="3" begin="7" end="5" resetval="0" description="Bits [2:0]: Circularly offsets reads from circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
			<bitfield id="FIFO_INDEX_LUT" width="5" begin="4" end="0" resetval="0" description="Bite [4:0]: pktsw FIFO Index[4:0].  Used to address fifo corresponding to this link." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_0" acronym="PE_LINK_ID_LUT15 0" offset="0x2AD00" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_1" acronym="PE_LINK_ID_LUT15 1" offset="0x2AD04" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_2" acronym="PE_LINK_ID_LUT15 2" offset="0x2AD08" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_3" acronym="PE_LINK_ID_LUT15 3" offset="0x2AD0C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_4" acronym="PE_LINK_ID_LUT15 4" offset="0x2AD10" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_5" acronym="PE_LINK_ID_LUT15 5" offset="0x2AD14" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_6" acronym="PE_LINK_ID_LUT15 6" offset="0x2AD18" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_7" acronym="PE_LINK_ID_LUT15 7" offset="0x2AD1C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_8" acronym="PE_LINK_ID_LUT15 8" offset="0x2AD20" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_9" acronym="PE_LINK_ID_LUT15 9" offset="0x2AD24" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_10" acronym="PE_LINK_ID_LUT15 10" offset="0x2AD28" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_11" acronym="PE_LINK_ID_LUT15 11" offset="0x2AD2C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_12" acronym="PE_LINK_ID_LUT15 12" offset="0x2AD30" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_13" acronym="PE_LINK_ID_LUT15 13" offset="0x2AD34" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_14" acronym="PE_LINK_ID_LUT15 14" offset="0x2AD38" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_15" acronym="PE_LINK_ID_LUT15 15" offset="0x2AD3C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_16" acronym="PE_LINK_ID_LUT15 16" offset="0x2AD40" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_17" acronym="PE_LINK_ID_LUT15 17" offset="0x2AD44" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_18" acronym="PE_LINK_ID_LUT15 18" offset="0x2AD48" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_19" acronym="PE_LINK_ID_LUT15 19" offset="0x2AD4C" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="PE_LINK_ID_LUT15_20" acronym="PE_LINK_ID_LUT15 20" offset="0x2AD50" width="32" description="Protocol Encoder Identity LUT part 1{PE_LINK_ID_LUT15}">
			<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TX_RULE_MCOMPARE_LUT" width="11" begin="21" end="11" resetval="0" description="Bits [10:0]: Transmission rule compare bits.  Field is bitwise XNOR with current counter value.  Enabled results (see tx_rule_mask) are reduction AND giving a pass/fail of the transmission rule." range="" rwaccess="R/W"/>
			<bitfield id="TX_RULE_MASK_LUT" width="11" begin="10" end="0" resetval="0" description="Bits [10:0]: transmission rule mask.  Indicates which counter bits should be compared.  0: indicates bit automatically passes compare  1: indicates counter bit should be compared with tx_rule_compare field." range="" rwaccess="R/W"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS0" acronym="DB_OUT_PKTSW_HEAD_STS0" offset="0x23080" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS1" acronym="DB_OUT_PKTSW_HEAD_STS1" offset="0x23084" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS2" acronym="DB_OUT_PKTSW_HEAD_STS2" offset="0x23088" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS3" acronym="DB_OUT_PKTSW_HEAD_STS3" offset="0x2308C" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS4" acronym="DB_OUT_PKTSW_HEAD_STS4" offset="0x23090" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS5" acronym="DB_OUT_PKTSW_HEAD_STS5" offset="0x23094" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS6" acronym="DB_OUT_PKTSW_HEAD_STS6" offset="0x23098" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS7" acronym="DB_OUT_PKTSW_HEAD_STS7" offset="0x2309C" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS8" acronym="DB_OUT_PKTSW_HEAD_STS8" offset="0x230A0" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS9" acronym="DB_OUT_PKTSW_HEAD_STS9" offset="0x230A4" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS10" acronym="DB_OUT_PKTSW_HEAD_STS10" offset="0x230A8" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS11" acronym="DB_OUT_PKTSW_HEAD_STS11" offset="0x230AC" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS12" acronym="DB_OUT_PKTSW_HEAD_STS12" offset="0x230B0" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS13" acronym="DB_OUT_PKTSW_HEAD_STS13" offset="0x230B4" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_HEAD_STS14" acronym="DB_OUT_PKTSW_HEAD_STS14" offset="0x230B8" width="32" description="Data Buffer Outbound Packet Switched FIFO Head Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of head pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_HEAD_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of head pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS0" acronym="DB_OUT_PKTSW_TAIL_STS0" offset="0x230C0" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS1" acronym="DB_OUT_PKTSW_TAIL_STS1" offset="0x230C4" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS2" acronym="DB_OUT_PKTSW_TAIL_STS2" offset="0x230C8" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS3" acronym="DB_OUT_PKTSW_TAIL_STS3" offset="0x230CC" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS4" acronym="DB_OUT_PKTSW_TAIL_STS4" offset="0x230D0" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS5" acronym="DB_OUT_PKTSW_TAIL_STS5" offset="0x230D4" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS6" acronym="DB_OUT_PKTSW_TAIL_STS6" offset="0x230D8" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS7" acronym="DB_OUT_PKTSW_TAIL_STS7" offset="0x230DC" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS8" acronym="DB_OUT_PKTSW_TAIL_STS8" offset="0x230E0" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS9" acronym="DB_OUT_PKTSW_TAIL_STS9" offset="0x230E4" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS10" acronym="DB_OUT_PKTSW_TAIL_STS10" offset="0x230E8" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS11" acronym="DB_OUT_PKTSW_TAIL_STS11" offset="0x230EC" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS12" acronym="DB_OUT_PKTSW_TAIL_STS12" offset="0x230F0" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS13" acronym="DB_OUT_PKTSW_TAIL_STS13" offset="0x230F4" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="DB_OUT_PKTSW_TAIL_STS14" acronym="DB_OUT_PKTSW_TAIL_STS14" offset="0x230F8" width="32" description="Data Buffer Outbound Packet Switched FIFO Tail Pointer">
			<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR1" width="9" begin="24" end="16" resetval="0" description="Packet Swtiched FIFO #1, Current state of tail pointer for FIFO {1, 3, 5, 7,  29}" range="" rwaccess="R"/>
			<bitfield id="_RESV_3" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="FIFO_TAIL_PTR0" width="9" begin="8" end="0" resetval="0" description="Packet Swtiched FIFO #0, Current state of tail pointer for FIFO {0, 2, 4, 6,  28}" range="" rwaccess="R"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG0" acronym="PD_LINK_84CNT_LUT0_CFG0" offset="0x24000" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG0" acronym="PD_LINK_84CNT_LUT1_CFG0" offset="0x24004" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG0" acronym="PD_LINK_84CNT_LUT2_CFG0" offset="0x24008" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG0" acronym="PD_LINK_CPRI_SI_LUT0_CFG0" offset="0x2400C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG0" acronym="PD_LINK_CPRI_SI_LUT1_CFG0" offset="0x24010" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG0" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG0" offset="0x24014" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG1" acronym="PD_LINK_84CNT_LUT0_CFG1" offset="0x24800" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG1" acronym="PD_LINK_84CNT_LUT1_CFG1" offset="0x24804" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG1" acronym="PD_LINK_84CNT_LUT2_CFG1" offset="0x24808" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG1" acronym="PD_LINK_CPRI_SI_LUT0_CFG1" offset="0x2480C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG1" acronym="PD_LINK_CPRI_SI_LUT1_CFG1" offset="0x24810" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG1" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG1" offset="0x24814" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG2" acronym="PD_LINK_84CNT_LUT0_CFG2" offset="0x25000" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG2" acronym="PD_LINK_84CNT_LUT1_CFG2" offset="0x25004" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG2" acronym="PD_LINK_84CNT_LUT2_CFG2" offset="0x25008" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG2" acronym="PD_LINK_CPRI_SI_LUT0_CFG2" offset="0x2500C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG2" acronym="PD_LINK_CPRI_SI_LUT1_CFG2" offset="0x25010" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG2" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG2" offset="0x25014" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG3" acronym="PD_LINK_84CNT_LUT0_CFG3" offset="0x25800" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG3" acronym="PD_LINK_84CNT_LUT1_CFG3" offset="0x25804" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG3" acronym="PD_LINK_84CNT_LUT2_CFG3" offset="0x25808" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG3" acronym="PD_LINK_CPRI_SI_LUT0_CFG3" offset="0x2580C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG3" acronym="PD_LINK_CPRI_SI_LUT1_CFG3" offset="0x25810" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG3" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG3" offset="0x25814" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG4" acronym="PD_LINK_84CNT_LUT0_CFG4" offset="0x26000" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG4" acronym="PD_LINK_84CNT_LUT1_CFG4" offset="0x26004" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG4" acronym="PD_LINK_84CNT_LUT2_CFG4" offset="0x26008" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG4" acronym="PD_LINK_CPRI_SI_LUT0_CFG4" offset="0x2600C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG4" acronym="PD_LINK_CPRI_SI_LUT1_CFG4" offset="0x26010" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG4" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG4" offset="0x26014" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT0_CFG5" acronym="PD_LINK_84CNT_LUT0_CFG5" offset="0x26800" width="32" description="Protocol Decoder 84 Count LUT0 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT0" width="32" begin="31" end="0" resetval="0" description="Bits [31:0], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for next message.  (Only used for OBSAI, CPRI TS increments every basic frame)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT1_CFG5" acronym="PD_LINK_84CNT_LUT1_CFG5" offset="0x26804" width="32" description="Protocol Decoder 84 Count LUT1 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT1" width="32" begin="31" end="0" resetval="0" description="Bits [63:32], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_84CNT_LUT2_CFG5" acronym="PD_LINK_84CNT_LUT2_CFG5" offset="0x26808" width="32" description="Protocol Decoder 84 Count LUT2 Link Configuration Register">
			<bitfield id="TIME_STAMP_INCR_NXT_LUT2" width="32" begin="31" end="0" resetval="0" description="Bits [83:64], Bit mapped by 84 count.  Controls Time Stamp to increment, Incremented value is used for current operation" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT0_CFG5" acronym="PD_LINK_CPRI_SI_LUT0_CFG5" offset="0x2680C" width="32" description="Protocol Decoder CPRI Stream Index LUT0 Register">
			<bitfield id="CPRI_SI_AXC_7_LUT" width="4" begin="31" end="28" resetval="0" description="AxC7, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_6_LUT" width="4" begin="27" end="24" resetval="0" description="AxC6, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_5_LUT" width="4" begin="23" end="20" resetval="0" description="AxC5, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_4_LUT" width="4" begin="19" end="16" resetval="0" description="AxC4, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_3_LUT" width="4" begin="15" end="12" resetval="0" description="AxC3, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_2_LUT" width="4" begin="11" end="8" resetval="0" description="AxC2, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_1_LUT" width="4" begin="7" end="4" resetval="0" description="AxC1, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_0_LUT" width="4" begin="3" end="0" resetval="0" description="AxC0, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_SI_LUT1_CFG5" acronym="PD_LINK_CPRI_SI_LUT1_CFG5" offset="0x26810" width="32" description="Protocol Decoder CPRI Stream Index LUT1 Register">
			<bitfield id="CPRI_SI_AXC_F_LUT" width="4" begin="31" end="28" resetval="0" description="AxCf, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_E_LUT" width="4" begin="27" end="24" resetval="0" description="AxCe, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_D_LUT" width="4" begin="23" end="20" resetval="0" description="AxCd, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_C_LUT" width="4" begin="19" end="16" resetval="0" description="AxCc, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_B_LUT" width="4" begin="15" end="12" resetval="0" description="AxCb, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_A_LUT" width="4" begin="11" end="8" resetval="0" description="AxCa, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_9_LUT" width="4" begin="7" end="4" resetval="0" description="AxC9, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_SI_AXC_8_LUT" width="4" begin="3" end="0" resetval="0" description="AxC8, CPRI stream index (SI).  0-to-15 value corresponding to streams organized in circuit switched RAM.  Used for address generation.  AxC value used to index LUT.  (In OBSAI mode, address_lut serves this purpose)" range="" rwaccess="R/W"/>
		</register>
		<register id="PD_LINK_CPRI_FORMAT_LUT_CFG5" acronym="PD_LINK_CPRI_FORMAT_LUT_CFG5" offset="0x26814" width="32" description="Protocol Decoder CPRI Data Format LUT Register">
			<bitfield id="CPRI_FORMAT_AXC_F" width="2" begin="31" end="30" resetval="0" description="AxC F, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_E" width="2" begin="29" end="28" resetval="0" description="AxC E, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_D" width="2" begin="27" end="26" resetval="0" description="AxC D, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_C" width="2" begin="25" end="24" resetval="0" description="AxC C, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_B" width="2" begin="23" end="22" resetval="0" description="AxC B, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_A" width="2" begin="21" end="20" resetval="0" description="AxC A, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_9" width="2" begin="19" end="18" resetval="0" description="AxC 9, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_8" width="2" begin="17" end="16" resetval="0" description="AxC 8, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_7" width="2" begin="15" end="14" resetval="0" description="AxC 7, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_6" width="2" begin="13" end="12" resetval="0" description="AxC 6, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_5" width="2" begin="11" end="10" resetval="0" description="AxC 5, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_4" width="2" begin="9" end="8" resetval="0" description="AxC 4, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_3" width="2" begin="7" end="6" resetval="0" description="AxC 3, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_2" width="2" begin="5" end="4" resetval="0" description="AxC 2, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_1" width="2" begin="3" end="2" resetval="0" description="AxC 1, CPRI Internal Data format:" range="" rwaccess="R/W"/>
			<bitfield id="CPRI_FORMAT_AXC_0" width="2" begin="1" end="0" resetval="0" description="AxC 0, CPRI Internal Data format:" range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_CFG0" acronym="AG_LINK_CFG0" offset="0x14000" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS0" acronym="AG_LINK_STS0" offset="0x14004" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA0" acronym="AG_LINK_HDR_ERR_STSA0" offset="0x14008" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB0" acronym="AG_LINK_HDR_ERR_STSB0" offset="0x1400C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC0" acronym="AG_LINK_HDR_ERR_STSC0" offset="0x14010" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD0" acronym="AG_LINK_HDR_ERR_STSD0" offset="0x14014" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_CFG1" acronym="AG_LINK_CFG1" offset="0x14800" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS1" acronym="AG_LINK_STS1" offset="0x14804" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA1" acronym="AG_LINK_HDR_ERR_STSA1" offset="0x14808" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB1" acronym="AG_LINK_HDR_ERR_STSB1" offset="0x1480C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC1" acronym="AG_LINK_HDR_ERR_STSC1" offset="0x14810" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD1" acronym="AG_LINK_HDR_ERR_STSD1" offset="0x14814" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_CFG2" acronym="AG_LINK_CFG2" offset="0x15000" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS2" acronym="AG_LINK_STS2" offset="0x15004" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA2" acronym="AG_LINK_HDR_ERR_STSA2" offset="0x15008" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB2" acronym="AG_LINK_HDR_ERR_STSB2" offset="0x1500C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC2" acronym="AG_LINK_HDR_ERR_STSC2" offset="0x15010" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD2" acronym="AG_LINK_HDR_ERR_STSD2" offset="0x15014" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_CFG3" acronym="AG_LINK_CFG3" offset="0x15800" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS3" acronym="AG_LINK_STS3" offset="0x15804" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA3" acronym="AG_LINK_HDR_ERR_STSA3" offset="0x15808" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB3" acronym="AG_LINK_HDR_ERR_STSB3" offset="0x1580C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC3" acronym="AG_LINK_HDR_ERR_STSC3" offset="0x15810" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD3" acronym="AG_LINK_HDR_ERR_STSD3" offset="0x15814" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_CFG4" acronym="AG_LINK_CFG4" offset="0x16000" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS4" acronym="AG_LINK_STS4" offset="0x16004" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA4" acronym="AG_LINK_HDR_ERR_STSA4" offset="0x16008" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB4" acronym="AG_LINK_HDR_ERR_STSB4" offset="0x1600C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC4" acronym="AG_LINK_HDR_ERR_STSC4" offset="0x16010" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD4" acronym="AG_LINK_HDR_ERR_STSD4" offset="0x16014" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_CFG5" acronym="AG_LINK_CFG5" offset="0x16800" width="32" description="Aggregator Link Configuration Register">
			<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_HDR_ERR_SEL" width="1" begin="3" end="3" resetval="0" description="Controls the data source selected by aggregator when there is an OBSAI header mismatch and the PE is requesting aggregation" range="" rwaccess="R/W"/>
			<bitfield id="AG_ERR_EN" width="1" begin="2" end="2" resetval="0" description="Aggregator error checking enable: 0 = aggregator error checking disabled, 1 = aggregator error checking enabled." range="" rwaccess="R/W"/>
			<bitfield id="AG_MODE" width="2" begin="1" end="0" resetval="0" description="Select aggregator mode: 00 = Not enabled  (no data sent to the TX MAC), 01 = Pass thru from Combiner only, 10 = Insertion from the Protocol Encoder only, 11 = All aggregation functions enabled. " range="" rwaccess="R/W"/>
		</register>
		<register id="AG_LINK_STS5" acronym="AG_LINK_STS5" offset="0x16804" width="32" description="Aggregator Link  Error Status Register">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="AG_AXC_SUM_OVF" width="16" begin="15" end="0" resetval="0" description="Summation overflow per AxC." range="" rwaccess="R"/>
		</register>
		<register id="AG_LINK_HDR_ERR_STSA5" acronym="AG_LINK_HDR_ERR_STSA5" offset="0x16808" width="32" description="Aggregator Link Header Error Status Register A">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR20" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 20" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR19" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 19" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR18" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 18" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR17" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 17" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR16" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 16" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR15" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 15" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR14" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 14" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR13" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 13" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR12" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 12" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR11" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 11" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR10" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 10" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR9" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 9" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR8" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 8" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR7" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 7" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR6" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 6" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR5" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 5" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR4" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 4" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR3" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 3" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR2" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 2" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR1" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 1" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR0" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 0 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSB5" acronym="AG_LINK_HDR_ERR_STSB5" offset="0x1680C" width="32" description="Aggregator Link Header Error Status Register B">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR41" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 41" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR40" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 40" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR39" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 39" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR38" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 38" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR37" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 37" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR36" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 36" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR35" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 35" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR34" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 34" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR33" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 33" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR32" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 32" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR31" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 31" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR30" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 30" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR29" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 29" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR28" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 28" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR27" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 27" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR26" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 26" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR25" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 25" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR24" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 24" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR23" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 23" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR22" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 22" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR21" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 21 " range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSC5" acronym="AG_LINK_HDR_ERR_STSC5" offset="0x16810" width="32" description="Aggregator Link Header Error Status Register C">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR62" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 62" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR61" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 61" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR60" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 60" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR59" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 59" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR58" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 58" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR57" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 57" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR56" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 56" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR55" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 55" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR54" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 54" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR53" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 53" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR52" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 52" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR51" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 51" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR50" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 50" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR49" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 49" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR48" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 48" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR47" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 47" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR46" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 46" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR45" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 45" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR44" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 44" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR43" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 43" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR42" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 42" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="AG_LINK_HDR_ERR_STSD5" acronym="AG_LINK_HDR_ERR_STSD5" offset="0x16814" width="32" description="Aggregator Link Header Error Status Register D">
			<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="HDR_ERR83" width="1" begin="20" end="20" resetval="0" description="Aggregator header error for slot 83" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
						<bitfield id="HDR_ERR82" width="1" begin="19" end="19" resetval="0" description="Aggregator header error for slot 82" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR81" width="1" begin="18" end="18" resetval="0" description="Aggregator header error for slot 81" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR80" width="1" begin="17" end="17" resetval="0" description="Aggregator header error for slot 80" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR79" width="1" begin="16" end="16" resetval="0" description="Aggregator header error for slot 79" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR78" width="1" begin="15" end="15" resetval="0" description="Aggregator header error for slot 78" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR77" width="1" begin="14" end="14" resetval="0" description="Aggregator header error for slot 77" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR76" width="1" begin="13" end="13" resetval="0" description="Aggregator header error for slot 76" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR75" width="1" begin="12" end="12" resetval="0" description="Aggregator header error for slot 75" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR74" width="1" begin="11" end="11" resetval="0" description="Aggregator header error for slot 74" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR73" width="1" begin="10" end="10" resetval="0" description="Aggregator header error for slot 73" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR72" width="1" begin="9" end="9" resetval="0" description="Aggregator header error for slot 72" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR71" width="1" begin="8" end="8" resetval="0" description="Aggregator header error for slot 71" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR70" width="1" begin="7" end="7" resetval="0" description="Aggregator header error for slot 70" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR69" width="1" begin="6" end="6" resetval="0" description="Aggregator header error for slot 69" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR68" width="1" begin="5" end="5" resetval="0" description="Aggregator header error for slot 68" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR67" width="1" begin="4" end="4" resetval="0" description="Aggregator header error for slot 67" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR66" width="1" begin="3" end="3" resetval="0" description="Aggregator header error for slot 66" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR65" width="1" begin="2" end="2" resetval="0" description="Aggregator header error for slot 65" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR64" width="1" begin="1" end="1" resetval="0" description="Aggregator header error for slot 64" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
			<bitfield id="HDR_ERR63" width="1" begin="0" end="0" resetval="0" description="Aggregator header error for slot 63" range="1-0" rwaccess="R">
				<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
				<bitenum id="ERR" value="1" token="ERR" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG0" acronym="CI_LINK_CFG0" offset="0x18000" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG1" acronym="CI_LINK_CFG1" offset="0x18800" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG2" acronym="CI_LINK_CFG2" offset="0x19000" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG3" acronym="CI_LINK_CFG3" offset="0x19800" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG4" acronym="CI_LINK_CFG4" offset="0x1A000" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CI_LINK_CFG5" acronym="CI_LINK_CFG5" offset="0x1A800" width="32" description="CPRI Link Input Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CI_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG0" acronym="CO_LINK_CFG0" offset="0x1C000" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG1" acronym="CO_LINK_CFG1" offset="0x1C800" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG2" acronym="CO_LINK_CFG2" offset="0x1D000" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG3" acronym="CO_LINK_CFG3" offset="0x1D800" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG4" acronym="CO_LINK_CFG4" offset="0x1E000" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="CO_LINK_CFG5" acronym="CO_LINK_CFG5" offset="0x1E800" width="32" description="CPRI Link Output Data Format Converter Configuration Registers">
			<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="CO_DATA_FMT" width="2" begin="1" end="0" resetval="0" description="CPRI data format:" range="3 - 0" rwaccess="R/W">
				<bitenum id="UL_PIC_7BIT" value="0" token="UL_PIC_7BIT" description=""/>
				<bitenum id="UL_PIC_8BIT" value="1" token="UL_PIC_8BIT" description=""/>
				<bitenum id="DL_GEN_15BIT" value="2" token="DL_GEN_15BIT" description=""/>
				<bitenum id="DL_GEN_16BIT" value="3" token="DL_GEN_16BIT" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_CFG0" acronym="RM_LINK_CFG0" offset="0x8000" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG0" acronym="RM_LINK_PI_OFFSET_CFG0" offset="0x8004" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG0" acronym="RM_LINK_LOS_THOLD_CFG0" offset="0x8008" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA0" acronym="RM_LINK_STSA0" offset="0x8080" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB0" acronym="RM_LINK_STSB0" offset="0x8084" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC0" acronym="RM_LINK_STSC0" offset="0x8088" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD0" acronym="RM_LINK_STSD0" offset="0x808C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_CFG1" acronym="RM_LINK_CFG1" offset="0x8800" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG1" acronym="RM_LINK_PI_OFFSET_CFG1" offset="0x8804" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG1" acronym="RM_LINK_LOS_THOLD_CFG1" offset="0x8808" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA1" acronym="RM_LINK_STSA1" offset="0x8880" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB1" acronym="RM_LINK_STSB1" offset="0x8884" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC1" acronym="RM_LINK_STSC1" offset="0x8888" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD1" acronym="RM_LINK_STSD1" offset="0x888C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_CFG2" acronym="RM_LINK_CFG2" offset="0x9000" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG2" acronym="RM_LINK_PI_OFFSET_CFG2" offset="0x9004" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG2" acronym="RM_LINK_LOS_THOLD_CFG2" offset="0x9008" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA2" acronym="RM_LINK_STSA2" offset="0x9080" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB2" acronym="RM_LINK_STSB2" offset="0x9084" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC2" acronym="RM_LINK_STSC2" offset="0x9088" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD2" acronym="RM_LINK_STSD2" offset="0x908C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_CFG3" acronym="RM_LINK_CFG3" offset="0x9800" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG3" acronym="RM_LINK_PI_OFFSET_CFG3" offset="0x9804" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG3" acronym="RM_LINK_LOS_THOLD_CFG3" offset="0x9808" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA3" acronym="RM_LINK_STSA3" offset="0x9880" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB3" acronym="RM_LINK_STSB3" offset="0x9884" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC3" acronym="RM_LINK_STSC3" offset="0x9888" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD3" acronym="RM_LINK_STSD3" offset="0x988C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_CFG4" acronym="RM_LINK_CFG4" offset="0xA000" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG4" acronym="RM_LINK_PI_OFFSET_CFG4" offset="0xA004" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG4" acronym="RM_LINK_LOS_THOLD_CFG4" offset="0xA008" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA4" acronym="RM_LINK_STSA4" offset="0xA080" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB4" acronym="RM_LINK_STSB4" offset="0xA084" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC4" acronym="RM_LINK_STSC4" offset="0xA088" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD4" acronym="RM_LINK_STSD4" offset="0xA08C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_CFG5" acronym="RM_LINK_CFG5" offset="0xA800" width="32" description="Rx MAC Link Configuration Register">
			<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_MSTR_FRAME_WIND" width="12" begin="27" end="16" resetval="0" description="Defines the measurement window for received Master Frame Offset, given in the number of vbus_clk tics. " range="4095 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="RM_VALID_MSTR_FRAME_WIND" width="8" begin="15" end="8" resetval="0" description="Defines the measurement window for valid Master Frame Offset, given in the number of vbus_clk tics. Related to the error: mstr_frame_bndry_out_of_range." range="255 - 0" rwaccess="R/W">
				<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			</bitfield>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_EXTRA_K28P7_ERR_SUPPRESS" width="1" begin="5" end="5" resetval="0" description="Suppress error reporting  of &quot;extra&quot; K28.7 characters detected in the data stream. RP3 requires that &quot;messages be rejected when Master Frame boundary is detected outside the allowed window&quot;." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow error reporting of extra K28.7 characters"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress error reporting of extra K28.7 characters"/>
			</bitfield>
			<bitfield id="RM_ERROR_SUPPRESS" width="1" begin="4" end="4" resetval="0" description="Suppress error reporting when the receiver state machine is not in state ST3." range="0 - 1" rwaccess="R/W">
				<bitenum id="ALLOW" value="0" token="ALLOW" description="Allow RM error reporting when !ST3"/>
				<bitenum id="SUPPRESS" value="1" token="SUPPRESS" description="Suppress RM error reporting when !ST3"/>
			</bitfield>
			<bitfield id="RM_FORCE_RX_STATE" width="3" begin="3" end="1" resetval="0" description="Force receiver state machine state: 0xx - not active, 100 - force ST0 state, 101 - force ST1 state, 110 - force ST2, 111 - force ST3 state." range="" rwaccess="R/W"/>
			<bitfield id="RM_RECEIVER_EN" width="1" begin="0" end="0" resetval="0" description="Enable '1' or disable '0'  RX MAC." range="1-0" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="RM_LINK_PI_OFFSET_CFG5" acronym="RM_LINK_PI_OFFSET_CFG5" offset="0xA804" width="32" description="Rx MAC Link Pi Offset Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_PI_OFFSET" width="20" begin="19" end="0" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to the expected Master Frame / Hyper Frame boundary (OBSAI RP3: K28.7 or CPRI: K28.5 AND HFN = 149) within ~65 ns (about 5, 1x link byte clocks) and given in the number of vbus_clk tics. " range="219 - -219" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_LOS_THOLD_CFG5" acronym="RM_LINK_LOS_THOLD_CFG5" offset="0xA808" width="32" description="Rx MAC Link LoS Threshold Configuration Register">
			<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET_THOLD" width="20" begin="19" end="0" resetval="0" description="Sets 8b10b los detect threshold values in number of Line Code Violations received. Writing to this location will automatically clear the rm_num_los counter and rm_los_det status bit." range="" rwaccess="R/W"/>
		</register>
		<register id="RM_LINK_STSA5" acronym="RM_LINK_STSA5" offset="0xA880" width="32" description="RX MAC Link Status Register A">
			<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="10" end="10" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="" rwaccess="R"/>
			<bitfield id="RM_LOS_DET" width="1" begin="9" end="9" resetval="0" description="Detectes when rm_num_los counter has reached the programmable rm_los_det_thold limit." range="1 - 0" rwaccess="R">
				<bitenum id="NOT_DETECTED" value="0" token="NOT_DETECTED" description=""/>
				<bitenum id="DETECTED" value="1" token="DETECTED" description=""/>
			</bitfield>
			<bitfield id="RM_LOSS_OF_SIGNAL" width="1" begin="8" end="8" resetval="0" description="Active when rx state machine is in ST0 state, inactive otherwise." range="" rwaccess="R"/>
			<bitfield id="_RESV_5" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_SYNC_STATUS" width="4" begin="3" end="0" resetval="0" description="Indicates the current status of the rx state machine. ST0 = '1000', ST1 = '0100', ST2 = '0010', ST3 = '0001'" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSB5" acronym="RM_LINK_STSB5" offset="0xA884" width="32" description="RX MAC Link Status Register B">
			<bitfield id="RM_RCVD_MSTR_FRAME_OFFSET" width="12" begin="31" end="20" resetval="0" description="Reperesents the time in vbus_clk tics from after pi_offset that the frame boundary was received. This value will saturate at either the programmed rm_rcvd_mstr_frame_wind threshold or the max value of 4095. This measurement is conducted once per frame." range="4095 - 0" rwaccess="R"/>
			<bitfield id="RM_NUM_LOS" width="20" begin="19" end="0" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind. This error will not be reported if an &quot;extra&quot; K28.7 character is detected AND rm_extra_k28p7_err_suppress = 1." range="219 - 0" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSC5" acronym="RM_LINK_STSC5" offset="0xA888" width="32" description="RX MAC Link Status Register C">
			<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_LOF_STATE" width="1" begin="25" end="25" resetval="0" description="Active high status indicates Loss Of Frame when the receiver FSM is in state ST0 or ST1." range="" rwaccess="R/W"/>
			<bitfield id="RM_HFSYNC_STATE" width="1" begin="24" end="24" resetval="0" description="Active high status indicates when the receiver FSM is in the HFSYNC state ST3." range="" rwaccess="R/W"/>
			<bitfield id="RM_BFN_HIGH" width="8" begin="23" end="16" resetval="0" description="Received Node B Frame number high byte  (Z.130.0)" range="" rwaccess="R"/>
			<bitfield id="RM_BFN_LOW" width="8" begin="15" end="8" resetval="0" description="Received Node B Frame number low byte  (Z.128.0)" range="" rwaccess="R"/>
			<bitfield id="RM_HFN" width="8" begin="7" end="0" resetval="0" description="Received Hyperframe number  (Z.64.0)" range="" rwaccess="R"/>
		</register>
		<register id="RM_LINK_STSD5" acronym="RM_LINK_STSD5" offset="0xA88C" width="32" description="RX MAC Link Status Register D">
			<bitfield id="RM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Received Pointer P" range="" rwaccess="R"/>
			<bitfield id="_RESV_2" width="3" begin="23" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOF" width="1" begin="20" end="20" resetval="0" description="Received lof (Z.130.0, b4)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_LOS" width="1" begin="19" end="19" resetval="0" description="Received los (Z.130.0, b3)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_SDI" width="1" begin="18" end="18" resetval="0" description="Received sdi (Z.130.0, b2)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RAI" width="1" begin="17" end="17" resetval="0" description="Received rai (Z.130.0, b1)" range="" rwaccess="R"/>
			<bitfield id="RM_RCVD_RST" width="1" begin="16" end="16" resetval="0" description="Received reset (Z.130.0, b0)" range="" rwaccess="R"/>
			<bitfield id="RM_START_UP" width="8" begin="15" end="8" resetval="0" description="Received start-up information  (Z.66.0)" range="" rwaccess="R"/>
			<bitfield id="RM_VERSION" width="8" begin="7" end="0" resetval="0" description="Received protocol version  (Z.2.0)" range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA0" acronym="TM_LINK_CFGA0" offset="0xC000" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB0" acronym="TM_LINK_CFGB0" offset="0xC004" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC0" acronym="TM_LINK_CFGC0" offset="0xC008" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS0" acronym="TM_LINK_STS0" offset="0xC080" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA1" acronym="TM_LINK_CFGA1" offset="0xC800" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB1" acronym="TM_LINK_CFGB1" offset="0xC804" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC1" acronym="TM_LINK_CFGC1" offset="0xC808" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS1" acronym="TM_LINK_STS1" offset="0xC880" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA2" acronym="TM_LINK_CFGA2" offset="0xD000" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB2" acronym="TM_LINK_CFGB2" offset="0xD004" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC2" acronym="TM_LINK_CFGC2" offset="0xD008" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS2" acronym="TM_LINK_STS2" offset="0xD080" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA3" acronym="TM_LINK_CFGA3" offset="0xD800" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB3" acronym="TM_LINK_CFGB3" offset="0xD804" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC3" acronym="TM_LINK_CFGC3" offset="0xD808" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS3" acronym="TM_LINK_STS3" offset="0xD880" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA4" acronym="TM_LINK_CFGA4" offset="0xE000" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB4" acronym="TM_LINK_CFGB4" offset="0xE004" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC4" acronym="TM_LINK_CFGC4" offset="0xE008" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS4" acronym="TM_LINK_STS4" offset="0xE080" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
		<register id="TM_LINK_CFGA5" acronym="TM_LINK_CFGA5" offset="0xE800" width="32" description="Tx MAC Link Configuration RegisterA">
			<bitfield id="TM_DELTA_OFFSET" width="16" begin="31" end="16" resetval="0" description="A 2's compliment number specifying the delay from Frame Sync to start of  Master Frame in 1x link byte-clock ticks (13ns) increments." range="215 - -215" rwaccess="R/W"/>
			<bitfield id="_RESV_2" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_FULL_THOLD" width="5" begin="12" end="8" resetval="0" description="Sets the threshold for the full indication flag for the TX MAC  FIFO." range="31 - 0" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_LOS_EN" width="1" begin="5" end="5" resetval="0" description="Enable  impact of the rm_loss_of_signal to the transmitter state machine:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FRAME_XMIT_EN" width="1" begin="4" end="4" resetval="0" description="Enable allowing the TX FSM from entering state ST2. Thisbit will have no effect if the state machine is already in state ST2." range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
			<bitfield id="TM_FORCE_TX_STATE" width="3" begin="3" end="1" resetval="0" description="Force transmitter state machine state: " range="7 - 1" rwaccess="R/W">
				<bitenum id="NOT_ACTIVE0" value="0" token="NOT_ACTIVE0" description=""/>
				<bitenum id="FORCE_ST0" value="4" token="FORCE_ST0" description=""/>
				<bitenum id="FORCE_ST1" value="5" token="FORCE_ST1" description=""/>
				<bitenum id="FORCE_ST2" value="6" token="FORCE_ST2" description=""/>
			</bitfield>
			<bitfield id="TM_TRANSMITTER_EN" width="1" begin="0" end="0" resetval="0" description="TX MAC  enable:" range="0 - 1" rwaccess="R/W">
				<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
				<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
			</bitfield>
		</register>
		<register id="TM_LINK_CFGB5" acronym="TM_LINK_CFGB5" offset="0xE804" width="32" description="Tx MAC Link Configuration Register B">
			<bitfield id="TM_PNTR_P" width="8" begin="31" end="24" resetval="0" description="Transmit Pointer P" range="" rwaccess="R/W"/>
			<bitfield id="TM_START_UP" width="8" begin="23" end="16" resetval="0" description="Transmit start-up information  (Z.66.0)" range="" rwaccess="R/W"/>
			<bitfield id="TM_VERSION" width="8" begin="15" end="8" resetval="0" description="Transmit protocol version  (Z.2.0)" range="" rwaccess="R/W"/>
			<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOF" width="1" begin="4" end="4" resetval="0" description="Transmit lof (Z.130.0, b4)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_LOS" width="1" begin="3" end="3" resetval="0" description="Transmit los (Z.130.0, b3)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_SDI" width="1" begin="2" end="2" resetval="0" description="Transmit sdi (Z.130.0, b2)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RAI" width="1" begin="1" end="1" resetval="0" description="Transmit rai (Z.130.0, b1)" range="" rwaccess="R/W"/>
			<bitfield id="TM_RCVD_RST" width="1" begin="0" end="0" resetval="0" description="Transmit reset (Z.130.0, b0)" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_CFGC5" acronym="TM_LINK_CFGC5" offset="0xE808" width="32" description="Tx MAC Link Configuration Register C">
			<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved " range="" rwaccess="R"/>
			<bitfield id="TM_BFN_HIGH" width="8" begin="15" end="8" resetval="0" description="Transmit Node B Frame number high byte  (Z.130.0) - loads u_cntr high byte" range="" rwaccess="R/W"/>
			<bitfield id="TM_BFN_LOW" width="8" begin="7" end="0" resetval="0" description="Transmit Node B Frame number low byte  (Z.128.0) - loads u_cntr low byte" range="" rwaccess="R/W"/>
		</register>
		<register id="TM_LINK_STS5" acronym="TM_LINK_STS5" offset="0xE880" width="32" description="TX MAC Link Status Register">
			<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_UNF" width="1" begin="11" end="11" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_FIFO_OVF" width="1" begin="10" end="10" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R"/>
			<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="9" end="9" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R"/>
			<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="8" end="8" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R"/>
			<bitfield id="_RESV_6" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
			<bitfield id="TM_SYNC_STATUS" width="3" begin="2" end="0" resetval="0" description="Indicates the current status of the tx state machine. " range="" rwaccess="R"/>
		</register>
	<register id="AIF_PD" acronym="AIF_PD" offset="0x00000" width="32" description="AI Periperal ID">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="Hard-coded to &quot;01&quot; to indicate current scheme" range="" rwaccess="R"/>
		<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="2048" description="Function code assigned to AI.  Hard-coded to 0x800" range="" rwaccess="R"/>
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="1" description="RTL version code" range="" rwaccess="R"/>
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="1" description="Major revision (X) code" range="" rwaccess="R"/>
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="1" description="Custom version code" range="" rwaccess="R"/>
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="1" description="Minor revision (Y) code" range="" rwaccess="R"/>
	</register>
	<register id="AIF_GLOBAL_CFG" acronym="AIF_GLOBAL_CFG" offset="0x00004" width="32" description="AI Global Configuration">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RM_RAW_DATA_SEL" width="3" begin="6" end="4" resetval="0" description="Select 1 of 6 links of raw (not gated) RX MAC output data used for data tracing feature." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="OP_MODE" width="1" begin="0" end="0" resetval="0" description="Select OBSAI '0' or CPRI '1' Operating mode. This bit must be set at device configuration and not changed." range="" rwaccess="R/W"/>
	</register>
	<register id="AIF_EMU_CNTL" acronym="AIF_EMU_CNTL" offset="0x00008" width="32" description="AI Emulation Control">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="R"/>
		<bitfield id="RT_SEL" width="1" begin="2" end="2" resetval="0" description="Source of emulation suspend signal" range="1-0" rwaccess="R/W">
			<bitenum id="EMUSUSP" value="0" token="EMUSUSP" description="Halt on emulation suspend"/>
			<bitenum id="EMUSUSP_RT" value="1" token="EMUSUSP_RT" description="Halt on real-time emulation suspend"/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="FREERUN" width="1" begin="0" end="0" resetval="0" description="Controls whether or not the AIF will respond to the emulation suspend signal, selected by RT_SEL" range="1-0" rwaccess="R/W">
			<bitenum id="HALT" value="0" token="HALT" description="AIF responds to emulation suspend signal"/>
			<bitenum id="FREE" value="1" token="FREE" description="AIF ignores the emulation suspend signal"/>
		</bitfield>
	</register>
	<register id="AIF_SERDES0_PLL_CFG" acronym="AIF_SERDES0_PLL_CFG" offset="0x07000" width="32" description="AI Serdes 0 PLL Configuration">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LOOP_BW" width="2" begin="9" end="8" resetval="0" description="Specify loop bandwidth settings" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="MPY_FACTOR" width="4" begin="4" end="1" resetval="0" description="Select PLL multiply factor (AI supports between 4 and 25)" range="" rwaccess="R/W"/>
		<bitfield id="PLL_EN" width="1" begin="0" end="0" resetval="0" description="Enable PLL" range="0 - 1" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
	</register>
	<register id="AIF_SERDES1_PLL_CFG" acronym="AIF_SERDES1_PLL_CFG" offset="0x07004" width="32" description="AI Serdes 1 PLL Configuration">
		<bitfield id="_RESV_1" width="22" begin="31" end="10" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LOOP_BW" width="2" begin="9" end="8" resetval="0" description="Specify loop bandwidth settings" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="MPY_FACTOR" width="4" begin="4" end="1" resetval="0" description="Select PLL multiply factor (AI supports between 4 and 25)" range="" rwaccess="R/W"/>
		<bitfield id="PLL_EN" width="1" begin="0" end="0" resetval="0" description="Enable PLL" range="0 - 1" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
	</register>
	<register id="AIF_SERDES0_TST_CFG" acronym="AIF_SERDES0_TST_CFG" offset="0x07008" width="32" description="AI Serdes 0 Test Configuration">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="INVPATT" width="1" begin="14" end="14" resetval="0" description="Inverts polarity of pattern generator." range="" rwaccess="R/W"/>
		<bitfield id="RATE" width="2" begin="13" end="12" resetval="0" description="Selects rate for tx pattern generator." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_4" width="4" begin="11" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LOOPBACK" width="2" begin="7" end="6" resetval="0" description="Selects internal or bump/pad loopback" range="" rwaccess="R/W"/>
		<bitfield id="CLK_BYP" width="2" begin="5" end="4" resetval="0" description="Facilitates bypassing of the PLL clock and bypassing of the recovered receive clock." range="" rwaccess="R/W"/>
		<bitfield id="EN_RX_PATT" width="1" begin="3" end="3" resetval="0" description="Enables generation of test patterns in the receiver" range="" rwaccess="R/W"/>
		<bitfield id="EX_TX_PATT" width="1" begin="2" end="2" resetval="0" description="Enables generation of test patterns in the transmitter" range="" rwaccess="R/W"/>
		<bitfield id="TEST_PATT" width="2" begin="1" end="0" resetval="0" description="Test Pattern selects one of two PRBS or two clock test patterns" range="" rwaccess="R/W"/>
	</register>
	<register id="AIF_SERDES1_TST_CFG" acronym="AIF_SERDES1_TST_CFG" offset="0x0700C" width="32" description="AI Serdes 1 Test Configuration">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="INVPATT" width="1" begin="14" end="14" resetval="0" description="Inverts polarity of pattern generator." range="" rwaccess="R/W"/>
		<bitfield id="RATE" width="2" begin="13" end="12" resetval="0" description="Selects rate for tx pattern generator." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_4" width="4" begin="11" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LOOPBACK" width="2" begin="7" end="6" resetval="0" description="Selects internal or bump/pad loopback" range="" rwaccess="R/W"/>
		<bitfield id="CLK_BYP" width="2" begin="5" end="4" resetval="0" description="Facilitates bypassing of the PLL clock and bypassing of the recovered receive clock." range="" rwaccess="R/W"/>
		<bitfield id="EN_RX_PATT" width="1" begin="3" end="3" resetval="0" description="Enables generation of test patterns in the receiver" range="" rwaccess="R/W"/>
		<bitfield id="EX_TX_PATT" width="1" begin="2" end="2" resetval="0" description="Enables generation of test patterns in the transmitter" range="" rwaccess="R/W"/>
		<bitfield id="TEST_PATT" width="2" begin="1" end="0" resetval="0" description="Test Pattern selects one of two PRBS or two clock test patterns" range="" rwaccess="R/W"/>
	</register>
	<register id="SERDES_STS" acronym="SERDES_STS" offset="0x07080" width="32" description="SERDES Status Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PLL1_LOCKED" width="1" begin="7" end="7" resetval="0" description="Driven high when the PLL 1 is locked." range="" rwaccess="R"/>
		<bitfield id="PLL0_LOCKED" width="1" begin="6" end="6" resetval="0" description="Driven high when the PLL 0 is locked." range="" rwaccess="R"/>
		<bitfield id="SD_RX_LOS_DET" width="6" begin="5" end="0" resetval="0" description="Driven high when a loss of signal (electrical idle) condition is detected per link." range="" rwaccess="R"/>
	</register>
	<register id="RM_SYNC_CNT_CFG" acronym="RM_SYNC_CNT_CFG" offset="0x0b000" width="32" description="Rx MAC Sync Count Configuration Register">
		<bitfield id="RM_FRAME_SYNC_T" width="16" begin="31" end="16" resetval="0" description="Threshold value for consecutive valid message groups which result in state ST3" range="65535 - 0" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_T" width="16" begin="15" end="0" resetval="0" description="Threshold value for consecutive valid blocks of bytes which result in state ST1." range="65535 - 0" rwaccess="R/W"/>
	</register>
	<register id="RM_UNSYNC_CNT_CFG" acronym="RM_UNSYNC_CNT_CFG" offset="0x0b004" width="32" description="Rx MAC Unsync Count Configuration Register">
		<bitfield id="RM_FRAME_UNSYNC_T" width="16" begin="31" end="16" resetval="0" description="Threshold value for consecutive invalid message groups which result in state ST1." range="65535 - 0" rwaccess="R/W"/>
		<bitfield id="RM_UNSYNC_T" width="16" begin="15" end="0" resetval="0" description="Threshold value for consecutive invalid blocks of bytes which result in state ST0." range="65535 - 0" rwaccess="R/W"/>
	</register>
	<register id="CD_OUT_MUX_SEL_CFG" acronym="CD_OUT_MUX_SEL_CFG" offset="0x13000" width="32" description="Combiner - Decombiner Output Mux Select Config Register 0">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_EN" width="1" begin="27" end="27" resetval="0" description="Decombiner 1 enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="DC0_EN" width="1" begin="26" end="26" resetval="0" description="Decombiner 0 enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CB1_EN" width="1" begin="25" end="25" resetval="0" description="Combiner 1 enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CB0_EN" width="1" begin="24" end="24" resetval="0" description="Combiner 0 enable" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT5_EN" width="1" begin="23" end="23" resetval="0" description="CD output 5 enable: Disable = 0, Enable =1 output link 5 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX5_SRC_SEL" width="3" begin="22" end="20" resetval="0" description="Select source of link 5 output" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
		<bitfield id="CD_OUT4_EN" width="1" begin="19" end="19" resetval="0" description="CD output 4 enable: Disable = 0, Enable =1 output link 4 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX4_SRC_SEL" width="3" begin="18" end="16" resetval="0" description="Select source of link 4 output" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
		<bitfield id="CD_OUT3_EN" width="1" begin="15" end="15" resetval="0" description="CD output 3 enable: Disable = 0, Enable =1 output link 3 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX3_SRC_SEL" width="3" begin="14" end="12" resetval="0" description="Select source of link 3 output" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
		<bitfield id="CD_OUT2_EN" width="1" begin="11" end="11" resetval="0" description="CD output 2 enable: Disable = 0, Enable =1 output link 2 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX2_SRC_SEL" width="3" begin="10" end="8" resetval="0" description="Select source of link 2 output" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
		<bitfield id="CD_OUT1_EN" width="1" begin="7" end="7" resetval="0" description="CD output 1 enable: Disable = 0, Enable =1 output link 1 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX1_SRC_SEL" width="3" begin="6" end="4" resetval="0" description="Select source of link 1 output" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
		<bitfield id="CD_OUT0_EN" width="1" begin="3" end="3" resetval="0" description="CD output 0 enable: Disable = 0, Enable =1 output link 0 of the Combiner / Decombiner." range="1-0" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="CD_OUT_MUX0_SRC_SEL" width="3" begin="2" end="0" resetval="0" description="Select source of link 0 output:" range="7-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
			<bitenum id="CB_0" value="6" token="CB_0" description=""/>
			<bitenum id="CB_1" value="7" token="CB_1" description=""/>
		</bitfield>
	</register>
	<register id="CD_CB_SRC_SEL_CFG" acronym="CD_CB_SRC_SEL_CFG" offset="0x13004" width="32" description="Combiner Source Select Config Register">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB1_SRC_D_SEL" width="3" begin="30" end="28" resetval="0" description="Combiner 1 input source link select table entry 'd'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB1_SRC_C_SEL" width="3" begin="26" end="24" resetval="0" description="Combiner 1 input source link select table entry 'c'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB1_SRC_B_SEL" width="3" begin="22" end="20" resetval="0" description="Combiner 1 input source link select table entry 'b'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB1_SRC_A_SEL" width="3" begin="18" end="16" resetval="0" description="Combiner 1 input source link select table entry 'a'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB0_SRC_D_SEL" width="3" begin="14" end="12" resetval="0" description="Combiner 0 input source link select table entry 'd'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB0_SRC_C_SEL" width="3" begin="10" end="8" resetval="0" description="Combiner 0 input source link select table entry 'c'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB0_SRC_B_SEL" width="3" begin="6" end="4" resetval="0" description="Combiner 0 input source link select table entry 'b'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB0_SRC_A_SEL" width="3" begin="2" end="0" resetval="0" description="Combiner 0 input source link select table entry 'a'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
	</register>
	<register id="CD_CB_OFFSET_CFG" acronym="CD_CB_OFFSET_CFG" offset="0x13008" width="32" description="Combiner Alignment Offset Config Register">
		<bitfield id="CB1_FS_OFFSET" width="16" begin="31" end="16" resetval="0" description="Combiner 1 offset from frame sync. Similar to RX MAC pi_offset. This value is used to check input link frame alignment. " range="65535 - 0" rwaccess="R/W"/>
		<bitfield id="CB0_FS_OFFSET" width="16" begin="15" end="0" resetval="0" description="Combiner 0 offset from frame sync. Similar to RX MAC pi_offset. This value is used to check input link frame alignment. " range="65535 - 0" rwaccess="R/W"/>
	</register>
	<register id="CD_CB_VALID_WIND_CFG" acronym="CD_CB_VALID_WIND_CFG" offset="0x1300C" width="32" description="Combiner Valid Window Config Register">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB1_VALID_DATA_WIND" width="5" begin="12" end="8" resetval="0" description="Combiner 1 valid data window for Master Frame Offset in vbus clock ticks" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB0_VALID_DATA_WIND" width="5" begin="4" end="0" resetval="0" description="Combiner 0 valid data window for Master Frame Offset in vbus clock ticks" range="" rwaccess="R/W"/>
	</register>
	<register id="CD_DC_SRC_SEL_CFG" acronym="CD_DC_SRC_SEL_CFG" offset="0x13010" width="32" description="Decombiner Source Select Config Register">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_SRC_SEL" width="3" begin="6" end="4" resetval="0" description="Decombiner 1 source" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC0_SRC_SEL" width="3" begin="2" end="0" resetval="0" description="Decombiner 0 source" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
	</register>
	<register id="CD_DC_DST_SEL_CFG" acronym="CD_DC_DST_SEL_CFG" offset="0x13014" width="32" description="Decombiner Destination Select Config Register">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_DEST_D_SEL" width="3" begin="30" end="28" resetval="0" description="Decombiner 1 output destination link select table entry 'd'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_DEST_C_SEL" width="3" begin="26" end="24" resetval="0" description="Decombiner 1 output destination link select table entry 'c'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_DEST_B_SEL" width="3" begin="22" end="20" resetval="0" description="Decombiner 1 output destination link select table entry 'b'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC1_DEST_A_SEL" width="3" begin="18" end="16" resetval="0" description="Decombiner 1 output destination link select table entry 'a'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC0_DEST_D_SEL" width="3" begin="14" end="12" resetval="0" description="Decombiner 0 output destination link select table entry 'd'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC0_DEST_C_SEL" width="3" begin="10" end="8" resetval="0" description="Decombiner 0 output destination link select table entry 'c'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC0_DEST_B_SEL" width="3" begin="6" end="4" resetval="0" description="Decombiner 0 output destination link select table entry 'b'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
		<bitfield id="_RESV_15" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DC0_DEST_A_SEL" width="3" begin="2" end="0" resetval="0" description="Decombiner 0 output destination link select table entry 'a'" range="5-0" rwaccess="R/W">
			<bitenum id="LINK_0" value="0" token="LINK_0" description=""/>
			<bitenum id="LINK_1" value="1" token="LINK_1" description=""/>
			<bitenum id="LINK_2" value="2" token="LINK_2" description=""/>
			<bitenum id="LINK_3" value="3" token="LINK_3" description=""/>
			<bitenum id="LINK_4" value="4" token="LINK_4" description=""/>
			<bitenum id="LINK_5" value="5" token="LINK_5" description=""/>
		</bitfield>
	</register>
	<register id="CD_STS" acronym="CD_STS" offset="0x13080" width="32" description="Combiner - Decombiner Status Register">
		<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK5" width="1" begin="21" end="21" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK4" width="1" begin="20" end="20" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK3" width="1" begin="19" end="19" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK2" width="1" begin="18" end="18" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK1" width="1" begin="17" end="17" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_OVF_LINK0" width="1" begin="16" end="16" resetval="0" description="Active high. CD output FIFO overflow flag per link" range="" rwaccess="R"/>
		<bitfield id="_RESV_8" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK5" width="1" begin="13" end="13" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK4" width="1" begin="12" end="12" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK3" width="1" begin="11" end="11" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK2" width="1" begin="10" end="10" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK1" width="1" begin="9" end="9" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_LINK0" width="1" begin="8" end="8" resetval="0" description="Active high. CD output FIFO underflow flag per link" range="" rwaccess="R"/>
		<bitfield id="_RESV_15" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CB_ALIGN_ERR" width="2" begin="1" end="0" resetval="0" description="Active high. Indicates frame alignment error for each of the two combiners." range="" rwaccess="R"/>
	</register>
	<register id="DB_GENERIC_CFG" acronym="DB_GENERIC_CFG" offset="0x23004" width="32" description="Data Buffer Configuration Register">
		<bitfield id="_RESV_1" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CAPTURE_EN" width="1" begin="14" end="14" resetval="0" description="Enables &quot;Logic Analyzer&quot; capture" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="13" begin="13" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="MEM_LEAK_FLUSH" width="1" begin="0" end="0" resetval="0" description="Flushes all outbound pktsw fifo's if a memory leak is detected" range="" rwaccess="R/W"/>
	</register>
	<register id="DB_DMA_QUE_CLR_CFG" acronym="DB_DMA_QUE_CLR_CFG" offset="0x23008" width="32" description="Data Buffer DMA Depth Clear Register">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_VBUS_QUE_CLR" width="6" begin="13" end="8" resetval="0" description="Bits [5:0]: Bit mapped per link, clears the Outbound DMA VBUS Queue counters" range="" rwaccess="W"/>
		<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_VBUS_QUE_CLR" width="6" begin="5" end="0" resetval="0" description="Bits [5:0]: Bit mapped per link, clears the Inbound DMA VBUS Queue counters" range="" rwaccess="W"/>
	</register>
	<register id="DB_DMA_CNT_CLR_CFG" acronym="DB_DMA_CNT_CLR_CFG" offset="0x2300c" width="32" description="Data Buffer DMA Count Clear Register">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_COUNT_CLR" width="6" begin="13" end="8" resetval="0" description="Bits [5:0]: Bit mapped per link, clears the Outbound DMA &quot;Depth&quot; counters" range="" rwaccess="W"/>
		<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_COUNT_CLR" width="6" begin="5" end="0" resetval="0" description="Bits [5:0]: Bit mapped per link, clears the Inbound DMA &quot;Depth&quot; counters" range="" rwaccess="W"/>
	</register>
	<register id="DB_OUT_PKTSW_EN_CFG" acronym="DB_OUT_PKTSW_EN_CFG" offset="0x23010" width="32" description="Data Buffer Outbound Packet Switched FIFO Enable Register">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO_EN_LINK5" width="5" begin="29" end="25" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
		<bitfield id="PKTSW_FIFO_EN_LINK4" width="5" begin="24" end="20" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
		<bitfield id="PKTSW_FIFO_EN_LINK3" width="5" begin="19" end="15" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
		<bitfield id="PKTSW_FIFO_EN_LINK2" width="5" begin="14" end="10" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
		<bitfield id="PKTSW_FIFO_EN_LINK1" width="5" begin="9" end="5" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
		<bitfield id="PKTSW_FIFO_EN_LINK0" width="5" begin="4" end="0" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="R/W"/>
	</register>
	<register id="DB_OUT_PKTSW_FLUSH_CFG" acronym="DB_OUT_PKTSW_FLUSH_CFG" offset="0x23014" width="32" description="Data Buffer Inbound Packet Switched FIFO Flush Register">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK5" width="5" begin="29" end="25" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK4" width="5" begin="24" end="20" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK3" width="5" begin="19" end="15" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK2" width="5" begin="14" end="10" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK1" width="5" begin="9" end="5" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
		<bitfield id="PKTSW_FIFO_FLUSH_LINK0" width="5" begin="4" end="0" resetval="0" description="Bit mapped per Channel, Enables Packet Switched Outbound FIFOs" range="" rwaccess="W"/>
	</register>
	<register id="DB_IN_FIFO_EVNT_CFG" acronym="DB_IN_FIFO_EVNT_CFG" offset="0x23018" width="32" description="Data Buffer Inbound Packet Switched FIFO Flush Register">
		<bitfield id="_RESV_1" width="21" begin="31" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO2_EVNT_DEPTH" width="3" begin="10" end="8" resetval="0" description="Inbound Packet Swtiched FIFO #2, programmable depth of system event" range="6 - 0" rwaccess="R/W">
			<bitenum id="DEPTH_01" value="0" token="DEPTH_01" description="Queue depth of 1"/>
			<bitenum id="DEPTH_02" value="1" token="DEPTH_02" description="Queue depth of 2"/>
			<bitenum id="DEPTH_04" value="2" token="DEPTH_04" description="Queue depth of 4"/>
			<bitenum id="DEPTH_08" value="3" token="DEPTH_08" description="Queue depth of 8"/>
			<bitenum id="DEPTH_16" value="4" token="DEPTH_16" description="Queue depth of 16"/>
			<bitenum id="DEPTH_32" value="5" token="DEPTH_32" description="Queue depth of 32"/>
		</bitfield>
		<bitfield id="Reserved" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="PKTSW_FIFO1_EVNT_DEPTH" width="3" begin="6" end="4" resetval="0" description="Inbound Packet Swtiched FIFO #1, programmable depth of system event" range="6 - 0" rwaccess="R/W">
			<bitenum id="DEPTH_01" value="0" token="DEPTH_01" description="Queue depth of 1"/>
			<bitenum id="DEPTH_02" value="1" token="DEPTH_02" description="Queue depth of 2"/>
			<bitenum id="DEPTH_04" value="2" token="DEPTH_04" description="Queue depth of 4"/>
			<bitenum id="DEPTH_08" value="3" token="DEPTH_08" description="Queue depth of 8"/>
			<bitenum id="DEPTH_16" value="4" token="DEPTH_16" description="Queue depth of 16"/>
			<bitenum id="DEPTH_32" value="5" token="DEPTH_32" description="Queue depth of 32"/>
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="_RESV_6" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO0_EVNT_DEPTH" width="3" begin="2" end="0" resetval="0" description="Inbound Packet Swtiched FIFO #0, programmable depth of system event" range="6 - 0" rwaccess="R/W">
			<bitenum id="DEPTH_01" value="0" token="DEPTH_01" description="Queue depth of 1"/>
			<bitenum id="DEPTH_02" value="1" token="DEPTH_02" description="Queue depth of 2"/>
			<bitenum id="DEPTH_04" value="2" token="DEPTH_04" description="Queue depth of 4"/>
			<bitenum id="DEPTH_08" value="3" token="DEPTH_08" description="Queue depth of 8"/>
			<bitenum id="DEPTH_16" value="4" token="DEPTH_16" description="Queue depth of 16"/>
			<bitenum id="DEPTH_32" value="5" token="DEPTH_32" description="Queue depth of 32"/>
		</bitfield>
	</register>
	<register id="DB_IN_FIFO_SIZE_CFG" acronym="DB_IN_FIFO_SIZE_CFG" offset="0x2301c" width="32" description="Data Buffer Inbound Packet Switched FIFO Depth Register">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO3_START" width="5" begin="20" end="16" resetval="0" description="Inbound Packet Swtiched FIFO #3 start" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO2_START" width="5" begin="12" end="8" resetval="0" description="Inbound Packet Swtiched FIFO #2 start" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_5" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO1_START" width="5" begin="4" end="0" resetval="0" description="Inbound Packet Swtiched FIFO #1 start" range="" rwaccess="R/W"/>
	</register>
	<register id="DB_IN_DMA_CNT0_STS" acronym="DB_IN_DMA_CNT0_STS" offset="0x23040" width="32" description="Data Buffer Inbound DMA Count 0 Register">
		<bitfield id="IN_DMA_COUNT_LINK1" width="16" begin="31" end="16" resetval="0" description="DMA Inbound Done Register Occurances for Link 1" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_COUNT_LINK0" width="16" begin="15" end="0" resetval="0" description="DMA Inbound Done Register Occurances for Link 0" range="" rwaccess="R"/>
	</register>
	<register id="DB_IN_DMA_CNT1_STS" acronym="DB_IN_DMA_CNT1_STS" offset="0x23044" width="32" description="Data Buffer Inbound DMA Count 1 Register">
		<bitfield id="IN_DMA_COUNT_LINK3" width="16" begin="31" end="16" resetval="0" description="DMA Inbound Done Register Occurances for Link 3" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_COUNT_LINK2" width="16" begin="15" end="0" resetval="0" description="DMA Inbound Done Register Occurances for Link 2" range="" rwaccess="R"/>
	</register>
	<register id="DB_IN_DMA_CNT2_STS" acronym="DB_IN_DMA_CNT2_STS" offset="0x23048" width="32" description="Data Buffer Inbound DMA Count 2 Register">
		<bitfield id="IN_DMA_COUNT_LINK5" width="16" begin="31" end="16" resetval="0" description="DMA Inbound Done Register Occurances for Link 5" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_COUNT_LINK4" width="16" begin="15" end="0" resetval="0" description="DMA Inbound Done Register Occurances for Link 4" range="" rwaccess="R"/>
	</register>
	<register id="DB_OUT_DMA_CNT0_STS" acronym="DB_OUT_DMA_CNT0_STS" offset="0x2304C" width="32" description="Data Buffer Outbound DMA Count 0 Register">
		<bitfield id="OUT_DMA_COUNT_LOUTK1" width="16" begin="31" end="16" resetval="0" description="DMA Outbound Done Register Occurances for Link 1" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_COUNT_LOUTK0" width="16" begin="15" end="0" resetval="0" description="DMA Outbound Done Register Occurances for Link 0" range="" rwaccess="R"/>
	</register>
	<register id="DB_OUT_DMA_CNT1_STS" acronym="DB_OUT_DMA_CNT1_STS" offset="0x23050" width="32" description="Data Buffer Outbound DMA Count 1 Register">
		<bitfield id="OUT_DMA_COUNT_LOUTK3" width="16" begin="31" end="16" resetval="0" description="DMA Outbound Done Register Occurances for Link 3" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_COUNT_LOUTK2" width="16" begin="15" end="0" resetval="0" description="DMA Outbound Done Register Occurances for Link 2" range="" rwaccess="R"/>
	</register>
	<register id="DB_OUT_DMA_CNT2_STS" acronym="DB_OUT_DMA_CNT2_STS" offset="0x23054" width="32" description="Data Buffer Outbound DMA Count 2 Register">
		<bitfield id="OUT_DMA_COUNT_LOUTK5" width="16" begin="31" end="16" resetval="0" description="DMA Outbound Done Register Occurances for Link 5" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_COUNT_LOUTK4" width="16" begin="15" end="0" resetval="0" description="DMA Outbound Done Register Occurances for Link 4" range="" rwaccess="R"/>
	</register>
	<register id="DB_IN_DMA_DEPTH_STS" acronym="DB_IN_DMA_DEPTH_STS" offset="0x23058" width="32" description="Data Buffer Inbound DMA Burst Available Register">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="IN_DMA_DEPTH5" width="4" begin="23" end="20" resetval="0" description="Number of DMA bursts written into DB by PD for Link 5" range="8-0" rwaccess="R/W"/>
		<bitfield id="IN_DMA_DEPTH4" width="4" begin="19" end="16" resetval="0" description="Number of DMA bursts written into DB by PD for Link 4" range="8-0" rwaccess="R/W"/>
		<bitfield id="IN_DMA_DEPTH3" width="4" begin="15" end="12" resetval="0" description="Number of DMA bursts written into DB by PD for Link 3" range="8-0" rwaccess="R/W"/>
		<bitfield id="IN_DMA_DEPTH2" width="4" begin="11" end="8" resetval="0" description="Number of DMA bursts written into DB by PD for Link 2" range="8-0" rwaccess="R/W"/>
		<bitfield id="IN_DMA_DEPTH1" width="4" begin="7" end="4" resetval="0" description="Number of DMA bursts written into DB by PD for Link 1" range="8-0" rwaccess="R/W"/>
		<bitfield id="IN_DMA_DEPTH0" width="4" begin="3" end="0" resetval="0" description="Number of DMA bursts written into DB by PD for Link 0" range="8-0" rwaccess="R/W"/>
	</register>
	<register id="DB_OUT_DMA_DEPTH_STS" acronym="DB_OUT_DMA_DEPTH_STS" offset="0x2305C" width="32" description="Data Buffer Outbound DMA Burst Available Register">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="OUT_DMA_DEPTH5" width="4" begin="23" end="20" resetval="0" description="Number of DMA bursts written into DB by PE for Link 5" range="7-0" rwaccess="R/W"/>
		<bitfield id="OUT_DMA_DEPTH4" width="4" begin="19" end="16" resetval="0" description="Number of DMA bursts written into DB by PE for Link 4" range="7-0" rwaccess="R/W"/>
		<bitfield id="OUT_DMA_DEPTH3" width="4" begin="15" end="12" resetval="0" description="Number of DMA bursts written into DB by PE for Link 3" range="7-0" rwaccess="R/W"/>
		<bitfield id="OUT_DMA_DEPTH2" width="4" begin="11" end="8" resetval="0" description="Number of DMA bursts written into DB by PE for Link 2" range="7-0" rwaccess="R/W"/>
		<bitfield id="OUT_DMA_DEPTH1" width="4" begin="7" end="4" resetval="0" description="Number of DMA bursts written into DB by PE for Link 1" range="7-0" rwaccess="R/W"/>
		<bitfield id="OUT_DMA_DEPTH0" width="4" begin="3" end="0" resetval="0" description="Number of DMA bursts written into DB by PE for Link 0" range="7-0" rwaccess="R/W"/>
	</register>
	<register id="DB_OUT_PKTSW_STS" acronym="DB_OUT_PKTSW_STS" offset="0x23060" width="32" description="Data Buffer Outbound Packet Switched FIFO status Register">
		<bitfield id="PKTSW_FIFO_RD_INDEX" width="5" begin="31" end="27" resetval="0" description="Fifo Index 0-to-29 indicating which of 30 FIFOs has the lowest, non-read memory location." range="" rwaccess="R"/>
		<bitfield id="_RESV_2" width="2" begin="26" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO_RD_PTR" width="9" begin="24" end="16" resetval="0" description="Current state of the &quot;lowest&quot; Read/head pointer,  Represents &quot;lowest&quot; non-read memory location of all 30 FIFO's." range="" rwaccess="R"/>
		<bitfield id="_RESV_4" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKTSW_FIFO_WR_PTR" width="9" begin="8" end="0" resetval="0" description="Oubtound Packet Switched Memory, Current state of the circular write pointer" range="" rwaccess="R"/>
	</register>
	<register id="DB_OUT_PKTSW_DEPTH_STS" acronym="DB_OUT_PKTSW_DEPTH_STS" offset="0x23064" width="32" description="Data Buffer Outbound Packet Switched FIFO Depth Register">
		<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKT_SW_FIFO_DEPTH" width="9" begin="8" end="0" resetval="0" description="Indicates depth of Packet Switched FIFO currently available for writes." range="" rwaccess="R"/>
	</register>
	<register id="DB_OUT_PKTSW_NE_STS" acronym="DB_OUT_PKTSW_NE_STS" offset="0x23068" width="32" description="Data Buffer Outbound Packet Switched FIFO Not Empty Register">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PKT_SW_FIFO_NE" width="30" begin="29" end="0" resetval="0" description="Outbound packet switched FIFO 0-29 indicates FIFO not empty" range="" rwaccess="R"/>
	</register>
	<register id="PD_0_CFG" acronym="PD_0_CFG" offset="0x27000" width="32" description="Protocol Decoder Configuration Register 0">
		<bitfield id="_RESV_1" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CPRI_DATA_FORMAT_5" width="2" begin="27" end="26" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="CPRI_DATA_FORMAT_4" width="2" begin="25" end="24" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="CPRI_DATA_FORMAT_3" width="2" begin="23" end="22" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="CPRI_DATA_FORMAT_2" width="2" begin="21" end="20" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="CPRI_DATA_FORMAT_1" width="2" begin="19" end="18" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="CPRI_DATA_FORMAT_0" width="2" begin="17" end="16" resetval="0" description="Bit Mapped 2 bits per link,  CPRI Internal Data format:" range="3-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
			<bitenum id="PIC" value="2" token="PIC" description=""/>
			<bitenum id="GENERIC" value="3" token="GENERIC" description=""/>
		</bitfield>
		<bitfield id="_RESV_8" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_LINK_BURST_8VS4_5" width="1" begin="13" end="13" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_BURST_8VS4_4" width="1" begin="12" end="12" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_BURST_8VS4_3" width="1" begin="11" end="11" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_BURST_8VS4_2" width="1" begin="10" end="10" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_BURST_8VS4_1" width="1" begin="9" end="9" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_BURST_8VS4_0" width="1" begin="8" end="8" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="_RESV_15" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_LINK_EN_5" width="1" begin="5" end="5" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_EN_4" width="1" begin="4" end="4" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_EN_3" width="1" begin="3" end="3" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_EN_2" width="1" begin="2" end="2" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_EN_1" width="1" begin="1" end="1" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PD_LINK_EN_0" width="1" begin="0" end="0" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1 - 0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
	</register>
	<register id="PD_1_CFG" acronym="PD_1_CFG" offset="0x27004" width="32" description="Protocol Decoder Configuration Register 1">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CPRI_PKTSW_EN_5" width="1" begin="29" end="29" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="CPRI_PKTSW_EN_4" width="1" begin="28" end="28" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="CPRI_PKTSW_EN_3" width="1" begin="27" end="27" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="CPRI_PKTSW_EN_2" width="1" begin="26" end="26" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="CPRI_PKTSW_EN_1" width="1" begin="25" end="25" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="CPRI_PKTSW_EN_0" width="1" begin="24" end="24" resetval="0" description="Bits [5:0]: Bit mapped per link. Enables CPRI control word capture (using pktsw RAM)" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="_RESV_8" width="6" begin="23" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_OFFSET_ADR_5" width="3" begin="17" end="15" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
		<bitfield id="PD_OFFSET_ADR_4" width="3" begin="14" end="12" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
		<bitfield id="PD_OFFSET_ADR_3" width="3" begin="11" end="9" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
		<bitfield id="PD_OFFSET_ADR_2" width="3" begin="8" end="6" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
		<bitfield id="PD_OFFSET_ADR_1" width="3" begin="5" end="3" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
		<bitfield id="PD_OFFSET_ADR_0" width="3" begin="2" end="0" resetval="0" description="Bits [17:0]: Bit mapped 3 bits per link. Circularly offsets writes to circuit switched RAM by n*4 chips.  8 chip orientated UL data disregard the LSB assuming it is zero.  This offset is used to correct RAM alignment between streams different MOD32 offsets with one another.  Allows chained DMA's to be more regular." range="" rwaccess="R/W"/>
	</register>
	<register id="PD_ADR_MUX_SEL_CFG" acronym="PD_ADR_MUX_SEL_CFG" offset="0x27008" width="32" description="Protocol Decoder OBSAI Adr Mux Select Register">
		<bitfield id="_RESV_1" width="12" begin="31" end="20" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="pd_adr_mux_ctrl" width="20" begin="19" end="0" resetval="0" description="Bits [19:0]: Bit mapped 2 bits per supported address bit.  Used to select which of 13 address bits to use for address LUT index." range="" rwaccess="R/W"/>
	</register>
	<register id="PD_TYPE_CIR_LUT_CFG" acronym="PD_TYPE_CIR_LUT_CFG" offset="0x2700C" width="32" description="Protocol Decoder Type CirSw Capture Enable LUT Register">
		<bitfield id="PD_TYPE_LUT_CIR_SW" width="32" begin="31" end="0" resetval="0" description="Bit mapped per 0-to-31 OBASI type: Enable Circuit Switched, capture to circuit switched RAM" range="" rwaccess="R/W"/>
	</register>
	<register id="PD_TYPE_PKT_LUT_CFG" acronym="PD_TYPE_PKT_LUT_CFG" offset="0x27010" width="32" description="Protocol Decoder Type PktSw Capture Enable LUT Register">
		<bitfield id="PD_TYPE_LUT_PKT_SW" width="32" begin="31" end="0" resetval="0" description="Bit mapped per 0-to-31 OBASI type: Enable Circuit Switched, capture to circuit switched RAM" range="" rwaccess="R/W"/>
	</register>
	<register id="PD_TYPE_ERR_LUT_CFG" acronym="PD_TYPE_ERR_LUT_CFG" offset="0x27014" width="32" description="Protocol Decoder Type Error Register">
		<bitfield id="PD_TYPE_LUT_ERR" width="32" begin="31" end="0" resetval="0" description="Bit mapped per 0-to-31 OBASI type: 1: Illegal OBSAI Type, any Inbound messages with this &quot;type&quot; cause an Error/Alarm condition and trigger Error FIFO capture of message." range="" rwaccess="R/W"/>
	</register>
	<register id="PE_CFG" acronym="PE_CFG" offset="0x2B000" width="32" description="Protocol Encoder Configuration Register">
		<bitfield id="_RESV_1" width="10" begin="31" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LINK_BURST_8VS4_5" width="1" begin="21" end="21" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="LINK_BURST_8VS4_4" width="1" begin="20" end="20" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="LINK_BURST_8VS4_3" width="1" begin="19" end="19" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="LINK_BURST_8VS4_2" width="1" begin="18" end="18" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="LINK_BURST_8VS4_1" width="1" begin="17" end="17" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="LINK_BURST_8VS4_0" width="1" begin="16" end="16" resetval="0" description="Bits [5:0]: Bit mapped per link" range="1-0" rwaccess="R/W">
			<bitenum id="DL" value="0" token="DL" description=""/>
			<bitenum id="UL" value="1" token="UL" description=""/>
		</bitfield>
		<bitfield id="_RESV_8" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="LINK_ENABLE_5" width="1" begin="13" end="13" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="LINK_ENABLE_4" width="1" begin="12" end="12" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="LINK_ENABLE_3" width="1" begin="11" end="11" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="LINK_ENABLE_2" width="1" begin="10" end="10" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="LINK_ENABLE_1" width="1" begin="9" end="9" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="LINK_ENABLE_0" width="1" begin="8" end="8" resetval="0" description="Bits [5:0]: Bit mapped per link " range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="_RESV_15" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PE_CPRI_CNTL_EN_5" width="1" begin="5" end="5" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PE_CPRI_CNTL_EN_4" width="1" begin="4" end="4" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PE_CPRI_CNTL_EN_3" width="1" begin="3" end="3" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PE_CPRI_CNTL_EN_2" width="1" begin="2" end="2" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PE_CPRI_CNTL_EN_1" width="1" begin="1" end="1" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
		<bitfield id="PE_CPRI_CNTL_EN_0" width="1" begin="0" end="0" resetval="0" description="1'b1: CPRI words are read from RAM and constructed" range="1-0" rwaccess="R/W">
			<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
			<bitenum id="ENABLED" value="1" token="ENABLED" description=""/>
		</bitfield>
	</register>
	<register id="EE_CFG" acronym="EE_CFG" offset="0x33000" width="32" description="Exception Event Configuration Register">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AI_EVENT3_MODE" width="1" begin="3" end="3" resetval="0" description="ai_event[3] mode: " range="1 - 0" rwaccess="R/W">
			<bitenum id="ERROR_MODE" value="0" token="ERROR_MODE" description="Error mode"/>
			<bitenum id="TRIGGER_MODE" value="1" token="TRIGGER_MODE" description="Trigger mode"/>
		</bitfield>
		<bitfield id="AI_EVENT2_MODE" width="1" begin="2" end="2" resetval="0" description="ai_event[2] mode: " range="1 - 0" rwaccess="R/W">
			<bitenum id="ERROR_MODE" value="0" token="ERROR_MODE" description="Error mode"/>
			<bitenum id="TRIGGER_MODE" value="1" token="TRIGGER_MODE" description="Trigger mode"/>
		</bitfield>
		<bitfield id="AI_EVENT1_MODE" width="1" begin="1" end="1" resetval="0" description="ai_event[1] mode: " range="1 - 0" rwaccess="R/W">
			<bitenum id="ERROR_MODE" value="0" token="ERROR_MODE" description="Error mode"/>
			<bitenum id="TRIGGER_MODE" value="1" token="TRIGGER_MODE" description="Trigger mode"/>
		</bitfield>
		<bitfield id="AI_EVENT0_MODE" width="1" begin="0" end="0" resetval="0" description="ai_event[0] mode: " range="1 - 0" rwaccess="R/W">
			<bitenum id="ERROR_MODE" value="0" token="ERROR_MODE" description="Error mode"/>
			<bitenum id="TRIGGER_MODE" value="1" token="TRIGGER_MODE" description="Trigger mode"/>
		</bitfield>
	</register>
	<register id="EE_LINK_SEL_EV2A" acronym="EE_LINK_SEL_EV2A" offset="0x33004" width="32" description="Exception Event AI_EVENT[2] Link Select Register A">
		<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_LINK_SELECT" width="3" begin="26" end="24" resetval="0" description="Link select for DB error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_LINK_SELECT" width="3" begin="22" end="20" resetval="0" description="Link select for CD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SELECT" width="3" begin="18" end="16" resetval="0" description="Link select for AG error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_LINK_SELECT" width="3" begin="14" end="12" resetval="0" description="Link select for TM error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_LINK_SELECT" width="3" begin="10" end="8" resetval="0" description="Link select for PD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LINK_SELECT" width="3" begin="6" end="4" resetval="0" description="Link select for SD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RM_LINK_SEL" width="3" begin="2" end="0" resetval="0" description="Link select for RM error/alarms aggregated to ai_event[2]:" range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
	</register>
	<register id="EE_LINK_SEL_EV2B" acronym="EE_LINK_SEL_EV2B" offset="0x33008" width="32" description="Exception Event AI_EVENT[2] Link Select Register B">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PE_LINK_SELECT" width="3" begin="6" end="4" resetval="0" description="Link select for PE error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CI_LINK_SEL" width="3" begin="2" end="0" resetval="0" description="Link select for CI error/alarms aggregated to ai_event[2]:" range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
	</register>
	<register id="EE_LINK_SEL_EV3A" acronym="EE_LINK_SEL_EV3A" offset="0x3300C" width="32" description="Exception Event AI_EVENT[3] Link Select Register A">
		<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_LINK_SELECT" width="3" begin="26" end="24" resetval="0" description="Link select for DB error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_LINK_SELECT" width="3" begin="22" end="20" resetval="0" description="Link select for CD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_5" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SELECT" width="3" begin="18" end="16" resetval="0" description="Link select for AG error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_LINK_SELECT" width="3" begin="14" end="12" resetval="0" description="Link select for TM error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_9" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_LINK_SELECT" width="3" begin="10" end="8" resetval="0" description="Link select for PD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_11" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LINK_SELECT" width="3" begin="6" end="4" resetval="0" description="Link select for SD error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_13" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RM_LINK_SEL" width="3" begin="2" end="0" resetval="0" description="Link select for RM error/alarms aggregated to ai_event[2]:" range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
	</register>
	<register id="EE_LINK_SEL_EV3B" acronym="EE_LINK_SEL_EV3B" offset="0x33010" width="32" description="Exception Event AI_EVENT[3] Link Select Register B">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PE_LINK_SELECT" width="3" begin="6" end="4" resetval="0" description="Link select for PE error/alarms aggregated to ai_event[2].  See rm_link_sel for encodings. " range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CI_LINK_SEL" width="3" begin="2" end="0" resetval="0" description="Link select for CI error/alarms aggregated to ai_event[2]:" range="5 - 0" rwaccess="R/W">
			<bitenum id="LINK0" value="0" token="LINK0" description=""/>
			<bitenum id="LINK1" value="1" token="LINK1" description=""/>
			<bitenum id="LINK2" value="2" token="LINK2" description=""/>
			<bitenum id="LINK3" value="3" token="LINK3" description=""/>
			<bitenum id="LINK4" value="4" token="LINK4" description=""/>
			<bitenum id="LINK5" value="5" token="LINK5" description=""/>
		</bitfield>
	</register>
	<register id="EE_INT_END" acronym="EE_INT_END" offset="0x33014" width="32" description="Exception Event End of Interrupt Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="INTR_EOI" width="2" begin="1" end="0" resetval="0" description="Whenever this register is written, the ai_event[3:0] signal addressed by this field is allowed to generate another event if the any aggregated bits in the associated Interrupt Source Masked Status Registers are set to a 1.  This field is ignored if the associated ai_eventX_mode bit in Table 102 is set to &quot;trigger mode&quot;." range="3 - 0" rwaccess="R/W">
			<bitenum id="AI_EVT0" value="0" token="AI_EVT0" description=""/>
			<bitenum id="AI_EVT1" value="1" token="AI_EVT1" description=""/>
			<bitenum id="AI_EVT2" value="2" token="AI_EVT2" description=""/>
			<bitenum id="AI_EVT3" value="3" token="AI_EVT3" description=""/>
		</bitfield>
	</register>
	<register id="EE_AI_RUN" acronym="EE_AI_RUN" offset="0x33080" width="32" description="Event Enable AI Runing Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="RUN_STAT" width="1" begin="0" end="0" resetval="0" description="AI Running Status" range="1-0" rwaccess="R">
			<bitenum id="NOT_RUNNING" value="0" token="NOT_RUNNING" description="AI is not operating normally"/>
			<bitenum id="RUNNING" value="1" token="RUNNING" description="AI is operating normally"/>
		</bitfield>
	</register>
	<register id="EE_COMMON_IRS" acronym="EE_COMMON_IRS" offset="0x33100" width="32" description="Event Enable Common Interrupt Source Raw Status Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_IMS_EV0" acronym="EE_COMMON_IMS_EV0" offset="0x33104" width="32" description="Event Enable Common Interrupt Event 0 Masked Status Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_IMS_EV1" acronym="EE_COMMON_IMS_EV1" offset="0x33108" width="32" description="Event Enable Common Interrupt Event 1 Masked Status Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_IMS_A" acronym="EE_EV2_LINK_IMS_A" offset="0x3310C" width="32" description="Event Enable Event 2 Interrupt Source Masked Status Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_IMS_B" acronym="EE_EV2_LINK_IMS_B" offset="0x33110" width="32" description="Event Enable Event 2 Interrupt Source Masked Status Reg B">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
		<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_IMS_EV2" acronym="EE_COMMON_IMS_EV2" offset="0x33114" width="32" description="Event Enable Common Interrupt Event 2 Masked Status Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_IMS_A" acronym="EE_EV3_LINK_IMS_A" offset="0x33118" width="32" description="Event Enable Event 3 Interrupt Source Masked Status Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR" width="1" begin="28" end="28" resetval="0" description="CPRI hyper frame number different than FSM expected" range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR" width="1" begin="27" end="27" resetval="0" description="OBSAI header type look up resulted in illegal type" range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR" width="1" begin="26" end="26" resetval="0" description="OBSAI header address look up resulted in illegal address" range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR" width="1" begin="25" end="25" resetval="0" description="Frame sync or K character different than FSM expected" range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERROR" width="1" begin="24" end="24" resetval="0" description="OBSAI time stamp error" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS" width="1" begin="16" end="16" resetval="0" description="Loss of signal condition" range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE" width="1" begin="15" end="15" resetval="0" description="CPRI receiver entered State 0 or State 1" range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE" width="1" begin="14" end="14" resetval="0" description="CPRI receiver in FSM State 3" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF" width="1" begin="13" end="13" resetval="0" description="Received lof (Z.130.0, b4)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS" width="1" begin="12" end="12" resetval="0" description="Received los (Z.130.0, b3)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI" width="1" begin="11" end="11" resetval="0" description="Received sdi (Z.130.0, b2)  (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI" width="1" begin="10" end="10" resetval="0" description="Received rai (Z.130.0, b1)  (CPRI only) " range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST" width="1" begin="9" end="9" resetval="0" description="Received reset (Z.130.0, b0) (CPRI only)" range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET" width="1" begin="8" end="8" resetval="0" description="Indicates that a K30.7 character was detected (OBSAI only)." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE" width="1" begin="7" end="7" resetval="0" description="This error is indicated when received Master Frame is detected outside the programmable window valid_mstr_frame_wind (typically 65ns)" range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR" width="1" begin="6" end="6" resetval="0" description="Indicates that a K28.7 (OBSAI) or a K28.5 (CPRI) character was missing and assumes receiver is in state ST3" range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28p5" width="1" begin="5" end="5" resetval="0" description="Indicates that a K28.5 characters was missing (OBSAI only and assumes receiver is in frame sync state ST3." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET" width="1" begin="4" end="4" resetval="0" description="Block boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET" width="1" begin="3" end="3" resetval="0" description="Master frame boundary (OBSAI) is detected or at a Hyperframe boundary (CPRI) that delimits a UMTS frame" range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERROR" width="1" begin="2" end="2" resetval="0" description="8b10b error has occurred." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET" width="1" begin="1" end="1" resetval="0" description="los_thold is reached" range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates the status of the rx state machine." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_IMS_B" acronym="EE_EV3_LINK_IMS_B" offset="0x3311c" width="32" description="Event Enable Event 3 Interrupt Source Masked Status Reg B">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW" width="1" begin="20" end="20" resetval="0" description="Circuit Switch RAM Outbound DMA underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW" width="1" begin="19" end="19" resetval="0" description="Circuit Switch RAM Inbound DMA underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW" width="1" begin="18" end="18" resetval="0" description="Circuit Switch RAM Outbound RAM burst strobe overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW" width="1" begin="17" end="17" resetval="0" description="Circuit Switch RAM Outbound DMA overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW" width="1" begin="16" end="16" resetval="0" description="Circuit Switch RAM Inbound DMA overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF" width="1" begin="13" end="13" resetval="0" description="Output FIFO underflow" range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF" width="1" begin="12" end="12" resetval="0" description="Output FIFO overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF" width="1" begin="10" end="10" resetval="0" description="Summation overflow on any AxC " range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR" width="1" begin="9" end="9" resetval="0" description="Frame alignment error between PE and CD" range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR" width="1" begin="8" end="8" resetval="0" description="Link header error on any message slot" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF" width="1" begin="4" end="4" resetval="0" description="TX MAC FIFO Underflow flag" range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF" width="1" begin="3" end="3" resetval="0" description="TX MAC FIFO Overflow flag" range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED" width="1" begin="2" end="2" resetval="0" description="This error is indicated when data to be transmitted is detected as not aligned with Master Frame + delta_offset (i.e. Frame boundary to be transmitted is not aligned with frame boundary received internally)" range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED" width="1" begin="1" end="1" resetval="0" description="This error is indicated when the frame strobe from the Frame Sync Module is not aligned with Master Frame + delta_offset." range="" rwaccess="R/W"/>
		<bitfield id="TM_SYNC_STATUS_CHANGE" width="1" begin="0" end="0" resetval="0" description="Indicates a change of tx state machine state" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_IMS_EV3" acronym="EE_COMMON_IMS_EV3" offset="0x33120" width="32" description="Event Enable Common Interrupt Event 3 Masked Status Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_SET_EV0" acronym="EE_COMMON_MSK_SET_EV0" offset="0x33124" width="32" description="Event Enable 0 Common Interrupt Mask Set Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_SET_EV1" acronym="EE_COMMON_MSK_SET_EV1" offset="0x33128" width="32" description="Event Enable 1 Common Interrupt Mask Set Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_MSK_SET_A" acronym="EE_EV2_LINK_MSK_SET_A" offset="0x3312c" width="32" description="Event 2 Link Interrupt Source Mask Set Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_MSK_SET_B" acronym="EE_EV2_LINK_MSK_SET_B" offset="0x33130" width="32" description="Event 2 Link Interrupt Source Mask Set Reg B">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="Reserved" width="4" begin="24" end="21" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_13" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_16" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_20" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_SET_EV2" acronym="EE_COMMON_MSK_SET_EV2" offset="0x33134" width="32" description="Event Enable 2 Common Interrupt Mask Set Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_MSK_SET_A" acronym="EE_EV3_LINK_MSK_SET_A" offset="0x33138" width="32" description="Event 3 Link Interrupt Source Mask Set Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERR0R_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_MSK_SET_B" acronym="EE_EV3_LINK_MSK_SET_B" offset="0x3313c" width="32" description="Event 3 Link Interrupt Source Mask Set Reg B">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="Reserved" width="4" begin="24" end="21" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_13" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_16" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_20" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 sets the mask to 1 to enable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_SET_EV3" acronym="EE_COMMON_MSK_SET_EV3" offset="0x33140" width="32" description="Event Enable 3 Common Interrupt Mask Set Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Capture buffer, dma reading wrong/wr half of RAM" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Circuit Switched Outbound RAM VBUS read (OK for offline debug and delayed streams)" range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Circuit Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Packet Switched Outbound RAM VBUS read (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Packet Switched Inbound RAM VBUS write (OK for offline debug)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Packet Switched Outbound RAM/FIFO overflow write pointer wrap into read" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Packet Switched Outbound RAM/FIFO linked list error " range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Packet Switched Outbound RAM wr (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Packet Switched Inbound RAM rd (OBSAI only; OK for CPRI)" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Packet Switched Error FIFO DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Underflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Packet Switched Error FIFO DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Packet Switched Inbound RAM/FIFO #2 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Packet Switched Inbound RAM/FIFO #1 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Packet Switched Inbound RAM/FIFO #0 DMA Overflow" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="RM inputs not aligned to CD #1" range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="RM inputs not aligned to CD #0" range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_CLR_EV0" acronym="EE_COMMON_MSK_CLR_EV0" offset="0x33144" width="32" description="Event Enable 0 Common Interrupt Mask Clear Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_CLR_EV1" acronym="EE_COMMON_MSK_CLR_EV1" offset="0x33148" width="32" description="Event Enable 1 Common Interrupt Mask Clear Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_MSK_CLR_A" acronym="EE_EV2_LINK_MSK_CLR_A" offset="0x3314c" width="32" description="Event 2 Link Interrupt Mask Clear Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV2_LINK_MSK_CLR_B" acronym="EE_EV2_LINK_MSK_CLR_B" offset="0x33150" width="32" description="Event 2 Link Interrupt Mask Clear Reg B">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_CLR_EV2" acronym="EE_COMMON_MSK_CLR_EV2" offset="0x33154" width="32" description="Event Enable 2 Common Interrupt Mask Clear Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_MSK_CLR_A" acronym="EE_EV3_LINK_MSK_CLR_A" offset="0x33158" width="32" description="Event 3 Link Interrupt Mask Clear Reg A">
		<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="PD_CPRI_HFN_ERR_MSK" width="1" begin="28" end="28" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_TYPE_ERR_MSK" width="1" begin="27" end="27" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_OBSAI_ADR_ERR_MSK" width="1" begin="26" end="26" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_FSYNC_OR_K_ERR_MSK" width="1" begin="25" end="25" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="PD_TIME_STAMP_ERR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="SD_LOS_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOF_STATE_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_HFNSYNC_STATE_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_LOS_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_SDI_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RAI_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_RCVD_RST_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_K30P7_DET_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MSTR_FRAME_BNDY_OUT_OF_RANGE_MSK" width="1" begin="7" end="7" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_FRAME_INDICATOR_MSK" width="1" begin="6" end="6" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_MISSING_K28P5_MSK" width="1" begin="5" end="5" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_BLOCK_BNDRY_DET_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_FRAME_BNDRY_DET_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_8B10B_DECODE_ERROR_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_LOS_DET_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_A register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_EV3_LINK_MSK_CLR_B" acronym="EE_EV3_LINK_MSK_CLR_B" offset="0x3315c" width="32" description="Event 3 Link Interrupt Mask Clear Reg B">
		<bitfield id="_RESV_1" width="11" begin="31" end="21" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CIRSW_OUT_DMA_UFLOW_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_UFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_BURST_OFLOW_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_DMA_OFLOW_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_DMA_OFLOW_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_7" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD_OUT_FIFO_UNF_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD_OUT_FIFO_OVF_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_10" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="AG_LINK_SUM_OVF_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_FRM_ALIGN_ERR_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="AG_LINK_HDR_ERR_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_14" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="TM_FIFO_UNF_MSK" width="1" begin="4" end="4" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FIFO_OVF_MSK" width="1" begin="3" end="3" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_DATA_NOT_ALIGNED_MSK" width="1" begin="2" end="2" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="TM_FRAME_NOT_ALIGNED_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="RM_SYNC_STATUS_CHANGE_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_EV0_LINK_ISM_B register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_COMMON_MSK_CLR_EV3" acronym="EE_COMMON_MSK_CLR_EV3" offset="0x33160" width="32" description="Event Enable 3 Common Interrupt Mask Clear Register">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="DB_CAPT_RAM_VBUS_ERROR_MSK" width="1" begin="24" end="24" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_OUT_RD_DEBUG_MSK" width="1" begin="23" end="23" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_CIRSW_IN_WR_DEBUG_MSK" width="1" begin="22" end="22" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RD_DEBUG_MSK" width="1" begin="21" end="21" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_WR_DEBUG_MSK" width="1" begin="20" end="20" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_FIFO_OFLOW_MSK" width="1" begin="19" end="19" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_MEM_LEAK_MSK" width="1" begin="18" end="18" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_OUT_RAM_WR_MSK" width="1" begin="17" end="17" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_RAM_RD_MSK" width="1" begin="16" end="16" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW3_MSK" width="1" begin="15" end="15" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW2_MSK" width="1" begin="14" end="14" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW1_MSK" width="1" begin="13" end="13" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_UFLOW0_MSK" width="1" begin="12" end="12" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW3_MSK" width="1" begin="11" end="11" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW2_MSK" width="1" begin="10" end="10" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW1_MSK" width="1" begin="9" end="9" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="DB_PKTSW_IN_FIFO_OFLOW0_MSK" width="1" begin="8" end="8" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="_RESV_19" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="CD1_ALIGN_ERR_MSK" width="1" begin="1" end="1" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
		<bitfield id="CD0_ALIGN_ERR_MSK" width="1" begin="0" end="0" resetval="0" description="Mask for associated bit in the EE_LINK_COMMON_EV register. Writing this bit to a 1 clears the mask to 0 to disable the associated error/alarm. Reading this register returns the value of the mask bit." range="" rwaccess="R/W"/>
	</register>
	<register id="EE_INT_VECT_EV0" acronym="EE_INT_VECT_EV0" offset="0x33200" width="32" description="Event Enable Interrupt Vector Register for AI_EVENT0">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="COMMON_STATUS" width="1" begin="12" end="12" resetval="0" description="Status for EE_COMMON_IMS_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK5_B_STATUS" width="1" begin="11" end="11" resetval="0" description="Status for EE_LINK5_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK5_A_STATUS" width="1" begin="10" end="10" resetval="0" description="Status for EE_LINK5_IMS_A_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK4_B_STATUS" width="1" begin="9" end="9" resetval="0" description="Status for EE_LINK4_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK4_A_STATUS" width="1" begin="8" end="8" resetval="0" description="Status for EE_LINK4_IMS_A_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK3_B_STATUS" width="1" begin="7" end="7" resetval="0" description="Status for EE_LINK3_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK3_A_STATUS" width="1" begin="6" end="6" resetval="0" description="Status for EE_LINK3_IMS_A_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK2_B_STATUS" width="1" begin="5" end="5" resetval="0" description="Status for EE_LINK2_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK2_A_STATUS" width="1" begin="4" end="4" resetval="0" description="Status for EE_LINK2_IMS_A_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK1_B_STATUS" width="1" begin="3" end="3" resetval="0" description="Status for EE_LINK1_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK1_A_STATUS" width="1" begin="2" end="2" resetval="0" description="Status for EE_LINK1_IMS_A_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_B_STATUS" width="1" begin="1" end="1" resetval="0" description="Status for EE_LINK0_IMS_B_EV0 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_A_STATUS" width="1" begin="0" end="0" resetval="0" description="Status for EE_LINK0_IMS_A_EV0 register:" range="1-0" rwaccess="R">
			<bitenum id="NO_ERRORS" value="0" token="NO_ERRORS" description="0 - NO ACTIVE ERROR/ALARM IN REGISTER"/>
			<bitenum id="ERRORS" value="1" token="ERRORS" description="1 - 1 OR MORE ACTIVE ERRORS/ALARMS IN REGISTER"/>
		</bitfield>
	</register>
	<register id="EE_INT_VECT_EV1" acronym="EE_INT_VECT_EV1" offset="0x33204" width="32" description="Event Enable Interrupt Vector Register for AI_EVENT1">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="COMMON_STATUS" width="1" begin="12" end="12" resetval="0" description="Status for EE_COMMON_IMS_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK5_B_STATUS" width="1" begin="11" end="11" resetval="0" description="Status for EE_LINK5_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK5_A_STATUS" width="1" begin="10" end="10" resetval="0" description="Status for EE_LINK5_IMS_A_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK4_B_STATUS" width="1" begin="9" end="9" resetval="0" description="Status for EE_LINK4_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK4_A_STATUS" width="1" begin="8" end="8" resetval="0" description="Status for EE_LINK4_IMS_A_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK3_B_STATUS" width="1" begin="7" end="7" resetval="0" description="Status for EE_LINK3_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK3_A_STATUS" width="1" begin="6" end="6" resetval="0" description="Status for EE_LINK3_IMS_A_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK2_B_STATUS" width="1" begin="5" end="5" resetval="0" description="Status for EE_LINK2_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK2_A_STATUS" width="1" begin="4" end="4" resetval="0" description="Status for EE_LINK2_IMS_A_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK1_B_STATUS" width="1" begin="3" end="3" resetval="0" description="Status for EE_LINK1_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK1_A_STATUS" width="1" begin="2" end="2" resetval="0" description="Status for EE_LINK1_IMS_A_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_B_STATUS" width="1" begin="1" end="1" resetval="0" description="Status for EE_LINK0_IMS_B_EV1 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_A_STATUS" width="1" begin="0" end="0" resetval="0" description="Status for EE_LINK0_IMS_A_EV1 register:" range="1-0" rwaccess="R">
			<bitenum id="NO_ERRORS" value="0" token="NO_ERRORS" description="0 - NO ACTIVE ERROR/ALARM IN REGISTER"/>
			<bitenum id="ERRORS" value="1" token="ERRORS" description="1 - 1 OR MORE ACTIVE ERRORS/ALARMS IN REGISTER"/>
		</bitfield>
	</register>
	<register id="EE_INT_VECT_EV2" acronym="EE_INT_VECT_EV2" offset="0x33208" width="32" description="Event Enable Interrupt Vector Register for AI_EVENT2">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="COMMON_STATUS" width="1" begin="2" end="2" resetval="0" description="Status for EE_COMMON_EV2 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_B_STATUS" width="1" begin="1" end="1" resetval="0" description="Status for EE_LINK1_IMS_B_EV2 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_A_STATUS" width="1" begin="0" end="0" resetval="0" description="Status for EE_LINK_IMS_A_EV2 register:" range="1-0" rwaccess="R">
			<bitenum id="NO_ERRORS" value="0" token="NO_ERRORS" description="0 - NO ACTIVE ERROR/ALARM IN REGISTER"/>
			<bitenum id="ERRORS" value="1" token="ERRORS" description="1 - 1 OR MORE ACTIVE ERRORS/ALARMS IN REGISTER"/>
		</bitfield>
	</register>
	<register id="EE_INT_VECT_EV3" acronym="EE_INT_VECT_EV3" offset="0x3320c" width="32" description="Event Enable Interrupt Vector Register for AI_EVENT3">
		<bitfield id="_RESV_1" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="COMMON_STATUS" width="1" begin="2" end="2" resetval="0" description="Status for EE_COMMON_EV3 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_B_STATUS" width="1" begin="1" end="1" resetval="0" description="Status for EE_LINK1_IMS_B_EV3 register:" range="" rwaccess="R"/>
		<bitfield id="LINK0_A_STATUS" width="1" begin="0" end="0" resetval="0" description="Status for EE_LINK_IMS_A_EV3 register:" range="1-0" rwaccess="R">
			<bitenum id="NO_ERRORS" value="0" token="NO_ERRORS" description="0 - NO ACTIVE ERROR/ALARM IN REGISTER"/>
			<bitenum id="ERRORS" value="1" token="ERRORS" description="1 - 1 OR MORE ACTIVE ERRORS/ALARMS IN REGISTER"/>
		</bitfield>
	</register>
	<register id="VD_RD_BUSERR" acronym="VD_RD_BUSERR" offset="0x3c000" width="32" description="VBUSP DMA Read Bus Interface Status Registers">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="Reserved" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="ADDR" width="24" begin="23" end="0" resetval="0" description="VBUSP configuration bus address that resulted in a bus error" range="" rwaccess="R/W"/>
	</register>
	<register id="VD_WR_BUSERR" acronym="VD_WR_BUSERR" offset="0x3c004" width="32" description="VBUSP DMA Write Bus Interface Status Registers">
		<bitfield id="_RESV_1" width="7" begin="31" end="25" resetval="0" description="Reserved" range="" rwaccess="R"/>
		<bitfield id="Reserved" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="ADDR" width="24" begin="23" end="0" resetval="0" description="VBUSP configuration bus address that resulted in a bus error" range="" rwaccess="R/W"/>
	</register>
</module>
