const char * F_1 ( void )\r\n{\r\nreturn L_1 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nunsigned char * V_1 ;\r\nunsigned long V_2 ;\r\nV_3 = V_4 ;\r\nV_5 = ( char * * ) V_6 ;\r\nV_7 = ( char * * ) V_8 ;\r\nF_3 () ;\r\nV_1 = F_4 ( L_2 ) ;\r\nif ( ! V_1 || F_5 ( V_1 , 0 , & V_2 ) )\r\nV_2 = 0x04000000 ;\r\nF_6 ( 0 , V_2 , V_9 ) ;\r\n}\r\nvoid F_7 ( unsigned char V_10 )\r\n{\r\nF_8 ( V_11 , V_10 ) ;\r\n}\r\nstatic void F_9 ( char * V_10 )\r\n{\r\n__asm__ __volatile__("jr\t%0" : : "r"(0xbfc00000));\r\n}\r\nstatic void F_10 ( void )\r\n{\r\nwhile ( 1 )\r\nasm volatile (\r\n" .set mips32 \n"\r\n" wait \n"\r\n" .set mips0 \n");\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\n#if F_12 ( V_12 )\r\nF_13 ( 204 , 0 ) ;\r\n#endif\r\nF_14 ( V_13 , V_14 ) ;\r\nF_14 ( ~ 0 , V_15 ) ;\r\nF_13 ( 0 , 0 ) ;\r\nF_13 ( 3 , 1 ) ;\r\nF_13 ( 1 , 1 ) ;\r\nF_13 ( 5 , 0 ) ;\r\nF_13 ( 211 , 1 ) ;\r\nF_13 ( 212 , 0 ) ;\r\nV_16 = F_10 ;\r\nV_17 = F_10 ;\r\nV_18 = F_9 ;\r\nF_15 ( V_19 L_3 ) ;\r\n}\r\nstatic int F_16 ( unsigned int V_20 , int assert )\r\n{\r\nF_17 ( 1 ) ;\r\nif ( assert && V_20 != 0 )\r\nF_18 ( 1 , 0 ) ;\r\nelse\r\nF_18 ( 1 , 1 ) ;\r\nF_17 ( 1 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_19 ( const struct V_21 * V_22 , T_2 V_23 , T_2 V_24 )\r\n{\r\nreturn V_25 [ V_23 ] [ V_24 ] ;\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nint V_26 ;\r\nF_21 ( V_27 , V_28 ) ;\r\nF_21 ( V_29 , V_30 ) ;\r\nF_21 ( V_31 , V_30 ) ;\r\nF_21 ( V_32 , V_30 ) ;\r\nF_21 ( V_33 , V_30 ) ;\r\nF_22 ( 0 , & V_34 ) ;\r\nV_26 = F_23 ( V_35 [ 0 ] . V_36 ,\r\nV_35 [ 0 ] . V_37 ) ;\r\nif ( V_26 < 0 ) {\r\nF_15 ( V_19 L_4 ,\r\nV_35 [ 0 ] . V_36 ) ;\r\ngoto V_38;\r\n}\r\nF_24 ( V_35 [ 0 ] . V_36 ) ;\r\nV_38:\r\nreturn F_25 ( V_39 , F_26 ( V_39 ) ) ;\r\n}
