// Seed: 1649732732
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input wor id_3,
    input supply1 id_4,
    output wor id_5,
    output uwire id_6
);
  logic [-1 : ""] id_8 = -1'd0;
  wire id_9 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3
    , id_13,
    input supply0 id_4,
    input tri id_5,
    inout supply0 id_6,
    input tri1 id_7,
    input wand id_8,
    output wor id_9,
    input tri0 id_10,
    input tri id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6
  );
  wire id_15;
endmodule
