<p>Code coverage on each ncore unit is currently achieved in multiple steps. </p><ol start="1"><li><p>A known regression is run on multiple iterations. These tests have code coverage enabled on them and each test generates a coverage database that are then all merged together into one database.</p></li><li><p>A ‘formal’ check is run on the design that was compiled, looking for unreachable parts of the code for that configuration. (CoverCheck for Siemens &amp; VCFormal for Synopsys). This will yield a list of exclusions that applied to the database obtained in step #1 above. </p></li><li><p>A designer will examine the database from step #2 and begin to write a list of exclusions &amp; justifications that will help close code coverage for that ncore unit. (Attaining a certain goal in percentage for a unit) This list of exclusions can be a list of modules that can be waived due to coverage on another block, uncovered wrappers like memory cells or special circumstances of untestable logic for a particular configuration. </p></li></ol><p /><p>TEMP: Currently (as of 5/22/23) have to manually update VCS to latest version: </p><ol start="1"><li><p>module unload snps/2017.12_engineering</p></li><li><p>module load snps/vcs/vU-2023.03</p></li><li><p>export LM_LICENSE_FILE=&quot;5285@lic-node0&quot;</p></li></ol><p>Example Run command: runsim -e dve -c hw_config_resiliency_duplication_pma -l regr_cov -sim VCS</p><p /><h1 id="VCSMigrationofCodeCoverageonDVE-NOTES">NOTES</h1><p>+Synopsys code coverage does not have an “Expression” type coverage element that was observed in Siemens. These types are lumped into the Synopsys “Condition” types. </p><p>+Synopsys code coverage includes “Toggle” type coverage element not currently tracked on Siemens. </p><p>+Link to notes on running VCS code coverage can be found at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/220233882/VCS+Code+Coverage+Collection" data-linked-resource-id="220233882" data-linked-resource-version="3" data-linked-resource-type="page">VCS Code Coverage Collection</a> </p><h1 id="VCSMigrationofCodeCoverageonDVE-SYNOPSYS">SYNOPSYS</h1><p>*RTL exclusion waivers are not generated.</p><div class="table-wrap"><table data-layout="full-width" data-local-id="49f186c5-49ed-4b52-bc93-b9bc1573047f" class="confluenceTable"><colgroup><col/><col style="width: 296.0px;"/><col style="width: 107.0px;"/><col style="width: 117.0px;"/><col style="width: 115.0px;"/><col style="width: 123.0px;"/><col style="width: 105.0px;"/><col style="width: 98.0px;"/><col style="width: 119.0px;"/><col style="width: 860.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Config Name</strong></p></th><th class="confluenceTh"><p><strong>Pass Rate</strong></p></th><th class="confluenceTh"><p><strong>Line</strong></p><p><strong>(95% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Expression</strong></p><p><strong>(99% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Condition </strong></p><p><strong>(99% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Branch</strong></p></th><th class="confluenceTh"><p><strong>Toggle</strong></p></th><th class="confluenceTh"><p><strong>FSM </strong></p><p><strong>(100% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>hw_cfg_7</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>hw_cfg_7_all_ecc</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>hw_config_10</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>hw_config_resiliency_parity</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>hw_config_resiliency_duplication_pma</p></td><td class="confluenceTd"><p>100%</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Raw/dashboard.html" rel="nofollow"><u>97.95%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Raw/dashboard.html" rel="nofollow"><u>70.14%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Raw/dashboard.html" rel="nofollow"><u>88.28%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Raw/dashboard.html" rel="nofollow"><u>67.07%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Formal/dashboard.html" rel="nofollow"><u>99.37%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Formal/dashboard.html" rel="nofollow"><u>95.47%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Formal/dashboard.html" rel="nofollow"><u>88.28%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~jasonv/ncore3.6/dveCodeCov/hw_config_resiliency_duplication_pma/urgReport_Formal/dashboard.html" rel="nofollow"><u>81.98%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>hw_cfg_meye_q7_latest</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after VCFormal &amp; RTL exclusions applied. </p></td></tr></tbody></table></div><h1 id="VCSMigrationofCodeCoverageonDVE-SIEMENS">SIEMENS</h1><p>*No waiver code coverage database not available.</p><div class="table-wrap"><table data-layout="full-width" data-local-id="4af1127b-388d-4b46-8ffc-e68508730b05" class="confluenceTable"><colgroup><col/><col style="width: 296.0px;"/><col style="width: 107.0px;"/><col style="width: 117.0px;"/><col style="width: 115.0px;"/><col style="width: 123.0px;"/><col style="width: 105.0px;"/><col style="width: 125.0px;"/><col style="width: 812.0px;"/></colgroup><tbody><tr><th class="numberingColumn confluenceTh" /><th class="confluenceTh"><p><strong>Config Name</strong></p></th><th class="confluenceTh"><p><strong>Pass Rate</strong></p></th><th class="confluenceTh"><p><strong>Statement </strong></p><p><strong>(95% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Expression</strong></p><p><strong>(99% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Condition </strong></p><p><strong>(99% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Branch</strong></p></th><th class="confluenceTh"><p><strong>FSM </strong></p><p><strong>(100% Goal)</strong></p></th><th class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><td class="numberingColumn confluenceTd">1</td><td class="confluenceTd"><p>hw_cfg_7</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">99.78%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">86.64%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">91.50%</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">99.83%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">97.84%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">96.36%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.64%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td class="confluenceTd"><p>hw_cfg_7_all_ecc</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">5</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">99.89%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">92.03%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">94.64%</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">99.94%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.80%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">98.77%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_7_all_ecc/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.80%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td class="confluenceTd"><p>hw_config_10</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">99.78%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">59.62%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow">83.01%</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">99.89%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">96.76%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.43%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_10/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.57%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">10</td><td class="confluenceTd"><p>hw_config_resiliency_parity</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">11</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>99.79%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>80.03%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>89.01%</u></a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>99.88%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">95.16%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>97.87%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_parity/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.03%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td class="confluenceTd"><p>hw_config_resiliency_duplication_pma</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/No_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>99.83%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/No_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>70.34%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/No_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>84.07%</u></a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">15</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>99.90%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">95.39%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.30%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_config_resiliency_duplication_pma/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">98.42%</a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">16</td><td class="confluenceTd"><p>hw_cfg_meye_q7_latest</p></td><td class="confluenceTd"><p>100%</p></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td data-highlight-colour="#ffebe6" class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after regression run.</p></td></tr><tr><td class="numberingColumn confluenceTd">17</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>99.78%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>84.24%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_waiver_only/html_rtl/#covSummary.html" rel="nofollow"><u>91.08%</u></a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck exclusions applied. </p></td></tr><tr><td class="numberingColumn confluenceTd">18</td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>99.91%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>96.25%</u></a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow">95.74%</a></p></td><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~robertp/dve_code_coverage/hw_cfg_meye_q7_latest/Formal_and_rtl_waiver/html_rtl/#covSummary.html" rel="nofollow"><u>98.25%</u></a></p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Code coverage after CoverCheck &amp; RTL exclusions applied. </p></td></tr></tbody></table></div><p /><p />