{"vcs1":{"timestamp_begin":1693335107.550698987, "rt":0.56, "ut":0.25, "st":0.21}}
{"vcselab":{"timestamp_begin":1693335108.228616511, "rt":0.59, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1693335108.912554557, "rt":0.51, "ut":0.23, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693335107.040215385}
{"VCS_COMP_START_TIME": 1693335107.040215385}
{"VCS_COMP_END_TIME": 1693335109.540856846}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336144}}
{"stitch_vcselab": {"peak_mem": 222628}}
