{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 17:36:08 2016 " "Info: Processing started: Sun Sep 04 17:36:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_2MHz " "Info: Assuming node \"clk_2MHz\" is an undefined clock" {  } { { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_2MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequency:inst3\|F2 " "Info: Detected ripple clock \"frequency:inst3\|F2\" as buffer" {  } { { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } } { "c:/altera/71/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin64/Assignment Editor.qase" 1 { { 0 "frequency:inst3\|F2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_2MHz register FSM:inst1\|T2\[1\] register FSM:inst1\|T2\[4\] 148.37 MHz 6.74 ns Internal " "Info: Clock \"clk_2MHz\" has Internal fmax of 148.37 MHz between source register \"FSM:inst1\|T2\[1\]\" and destination register \"FSM:inst1\|T2\[4\]\" (period= 6.74 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.479 ns + Longest register register " "Info: + Longest register to register delay is 6.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:inst1\|T2\[1\] 1 REG LC_X25_Y9_N2 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y9_N2; Fanout = 25; REG Node = 'FSM:inst1\|T2\[1\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst1|T2[1] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.292 ns) 0.840 ns FSM:inst1\|Equal1~103 2 COMB LC_X25_Y9_N4 4 " "Info: 2: + IC(0.548 ns) + CELL(0.292 ns) = 0.840 ns; Loc. = LC_X25_Y9_N4; Fanout = 4; COMB Node = 'FSM:inst1\|Equal1~103'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { FSM:inst1|T2[1] FSM:inst1|Equal1~103 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.292 ns) 1.602 ns FSM:inst1\|T1\[0\]~1401 3 COMB LC_X25_Y9_N6 8 " "Info: 3: + IC(0.470 ns) + CELL(0.292 ns) = 1.602 ns; Loc. = LC_X25_Y9_N6; Fanout = 8; COMB Node = 'FSM:inst1\|T1\[0\]~1401'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.762 ns" { FSM:inst1|Equal1~103 FSM:inst1|T1[0]~1401 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.114 ns) 3.267 ns FSM:inst1\|T2\[1\]~869 4 COMB LC_X23_Y8_N0 3 " "Info: 4: + IC(1.551 ns) + CELL(0.114 ns) = 3.267 ns; Loc. = LC_X23_Y8_N0; Fanout = 3; COMB Node = 'FSM:inst1\|T2\[1\]~869'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.665 ns" { FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.114 ns) 4.930 ns FSM:inst1\|T2~873 5 COMB LC_X25_Y7_N5 1 " "Info: 5: + IC(1.549 ns) + CELL(0.114 ns) = 4.930 ns; Loc. = LC_X25_Y7_N5; Fanout = 1; COMB Node = 'FSM:inst1\|T2~873'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.663 ns" { FSM:inst1|T2[1]~869 FSM:inst1|T2~873 } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.309 ns) 6.479 ns FSM:inst1\|T2\[4\] 6 REG LC_X25_Y9_N7 23 " "Info: 6: + IC(1.240 ns) + CELL(0.309 ns) = 6.479 ns; Loc. = LC_X25_Y9_N7; Fanout = 23; REG Node = 'FSM:inst1\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { FSM:inst1|T2~873 FSM:inst1|T2[4] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns ( 17.30 % ) " "Info: Total cell delay = 1.121 ns ( 17.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 82.70 % ) " "Info: Total interconnect delay = 5.358 ns ( 82.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.479 ns" { FSM:inst1|T2[1] FSM:inst1|Equal1~103 FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 FSM:inst1|T2~873 FSM:inst1|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.479 ns" { FSM:inst1|T2[1] FSM:inst1|Equal1~103 FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 FSM:inst1|T2~873 FSM:inst1|T2[4] } { 0.000ns 0.548ns 0.470ns 1.551ns 1.549ns 1.240ns } { 0.000ns 0.292ns 0.292ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.368 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_2MHz\" to destination register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst3\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst3\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst3|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns FSM:inst1\|T2\[4\] 3 REG LC_X25_Y9_N7 23 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X25_Y9_N7; Fanout = 23; REG Node = 'FSM:inst1\|T2\[4\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst3|F2 FSM:inst1|T2[4] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[4] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz source 7.368 ns - Longest register " "Info: - Longest clock path from clock \"clk_2MHz\" to source register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst3\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst3\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst3|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns FSM:inst1\|T2\[1\] 3 REG LC_X25_Y9_N2 25 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X25_Y9_N2; Fanout = 25; REG Node = 'FSM:inst1\|T2\[1\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst3|F2 FSM:inst1|T2[1] } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[1] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[4] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[1] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "6.479 ns" { FSM:inst1|T2[1] FSM:inst1|Equal1~103 FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 FSM:inst1|T2~873 FSM:inst1|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "6.479 ns" { FSM:inst1|T2[1] FSM:inst1|Equal1~103 FSM:inst1|T1[0]~1401 FSM:inst1|T2[1]~869 FSM:inst1|T2~873 FSM:inst1|T2[4] } { 0.000ns 0.548ns 0.470ns 1.551ns 1.549ns 1.240ns } { 0.000ns 0.292ns 0.292ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[4] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|T2[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|T2[1] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "nixie_tube:inst5\|CR\[0\] C clk_2MHz 0.586 ns register " "Info: tsu for register \"nixie_tube:inst5\|CR\[0\]\" (data pin = \"C\", clock pin = \"clk_2MHz\") is 0.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.917 ns + Longest pin register " "Info: + Longest pin to register delay is 7.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_152 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 42; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 24 168 336 40 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.442 ns) 4.166 ns nixie_tube:inst5\|Mux13~793 2 COMB LC_X25_Y5_N4 1 " "Info: 2: + IC(2.255 ns) + CELL(0.442 ns) = 4.166 ns; Loc. = LC_X25_Y5_N4; Fanout = 1; COMB Node = 'nixie_tube:inst5\|Mux13~793'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.697 ns" { C nixie_tube:inst5|Mux13~793 } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.292 ns) 5.685 ns nixie_tube:inst5\|Mux13~794 3 COMB LC_X24_Y6_N9 3 " "Info: 3: + IC(1.227 ns) + CELL(0.292 ns) = 5.685 ns; Loc. = LC_X24_Y6_N9; Fanout = 3; COMB Node = 'nixie_tube:inst5\|Mux13~794'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.519 ns" { nixie_tube:inst5|Mux13~793 nixie_tube:inst5|Mux13~794 } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 6.443 ns nixie_tube:inst5\|CR~105 4 COMB LC_X24_Y6_N7 1 " "Info: 4: + IC(0.466 ns) + CELL(0.292 ns) = 6.443 ns; Loc. = LC_X24_Y6_N7; Fanout = 1; COMB Node = 'nixie_tube:inst5\|CR~105'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.758 ns" { nixie_tube:inst5|Mux13~794 nixie_tube:inst5|CR~105 } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.292 ns) 7.187 ns nixie_tube:inst5\|CR~106 5 COMB LC_X24_Y6_N5 1 " "Info: 5: + IC(0.452 ns) + CELL(0.292 ns) = 7.187 ns; Loc. = LC_X24_Y6_N5; Fanout = 1; COMB Node = 'nixie_tube:inst5\|CR~106'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.744 ns" { nixie_tube:inst5|CR~105 nixie_tube:inst5|CR~106 } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.309 ns) 7.917 ns nixie_tube:inst5\|CR\[0\] 6 REG LC_X24_Y6_N8 1 " "Info: 6: + IC(0.421 ns) + CELL(0.309 ns) = 7.917 ns; Loc. = LC_X24_Y6_N8; Fanout = 1; REG Node = 'nixie_tube:inst5\|CR\[0\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "0.730 ns" { nixie_tube:inst5|CR~106 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 39.11 % ) " "Info: Total cell delay = 3.096 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.821 ns ( 60.89 % ) " "Info: Total interconnect delay = 4.821 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.917 ns" { C nixie_tube:inst5|Mux13~793 nixie_tube:inst5|Mux13~794 nixie_tube:inst5|CR~105 nixie_tube:inst5|CR~106 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.917 ns" { C C~out0 nixie_tube:inst5|Mux13~793 nixie_tube:inst5|Mux13~794 nixie_tube:inst5|CR~105 nixie_tube:inst5|CR~106 nixie_tube:inst5|CR[0] } { 0.000ns 0.000ns 2.255ns 1.227ns 0.466ns 0.452ns 0.421ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.292ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.368 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_2MHz\" to destination register is 7.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst3\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst3\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst3|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.508 ns) + CELL(0.711 ns) 7.368 ns nixie_tube:inst5\|CR\[0\] 3 REG LC_X24_Y6_N8 1 " "Info: 3: + IC(3.508 ns) + CELL(0.711 ns) = 7.368 ns; Loc. = LC_X24_Y6_N8; Fanout = 1; REG Node = 'nixie_tube:inst5\|CR\[0\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.219 ns" { frequency:inst3|F2 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.28 % ) " "Info: Total cell delay = 3.115 ns ( 42.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 57.72 % ) " "Info: Total interconnect delay = 4.253 ns ( 57.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 nixie_tube:inst5|CR[0] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.917 ns" { C nixie_tube:inst5|Mux13~793 nixie_tube:inst5|Mux13~794 nixie_tube:inst5|CR~105 nixie_tube:inst5|CR~106 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.917 ns" { C C~out0 nixie_tube:inst5|Mux13~793 nixie_tube:inst5|Mux13~794 nixie_tube:inst5|CR~105 nixie_tube:inst5|CR~106 nixie_tube:inst5|CR[0] } { 0.000ns 0.000ns 2.255ns 1.227ns 0.466ns 0.452ns 0.421ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.292ns 0.292ns 0.309ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.368 ns" { clk_2MHz frequency:inst3|F2 nixie_tube:inst5|CR[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.368 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 nixie_tube:inst5|CR[0] } { 0.000ns 0.000ns 0.745ns 3.508ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_2MHz CR FSM:inst1\|CR 13.359 ns register " "Info: tco from clock \"clk_2MHz\" to destination pin \"CR\" through register \"FSM:inst1\|CR\" is 13.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz source 7.398 ns + Longest register " "Info: + Longest clock path from clock \"clk_2MHz\" to source register is 7.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst3\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst3\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst3|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.538 ns) + CELL(0.711 ns) 7.398 ns FSM:inst1\|CR 3 REG LC_X24_Y10_N0 2 " "Info: 3: + IC(3.538 ns) + CELL(0.711 ns) = 7.398 ns; Loc. = LC_X24_Y10_N0; Fanout = 2; REG Node = 'FSM:inst1\|CR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.249 ns" { frequency:inst3|F2 FSM:inst1|CR } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.11 % ) " "Info: Total cell delay = 3.115 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.283 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.398 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|CR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.398 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|CR } { 0.000ns 0.000ns 0.745ns 3.538ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.737 ns + Longest register pin " "Info: + Longest register to pin delay is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM:inst1\|CR 1 REG LC_X24_Y10_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y10_N0; Fanout = 2; REG Node = 'FSM:inst1\|CR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FSM:inst1|CR } "NODE_NAME" } } { "FSM.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/FSM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.613 ns) + CELL(2.124 ns) 5.737 ns CR 2 PIN PIN_39 0 " "Info: 2: + IC(3.613 ns) + CELL(2.124 ns) = 5.737 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'CR'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { FSM:inst1|CR CR } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 160 664 840 176 "CR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 37.02 % ) " "Info: Total cell delay = 2.124 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.613 ns ( 62.98 % ) " "Info: Total interconnect delay = 3.613 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { FSM:inst1|CR CR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { FSM:inst1|CR CR } { 0.000ns 3.613ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.398 ns" { clk_2MHz frequency:inst3|F2 FSM:inst1|CR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.398 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 FSM:inst1|CR } { 0.000ns 0.000ns 0.745ns 3.538ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "5.737 ns" { FSM:inst1|CR CR } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "5.737 ns" { FSM:inst1|CR CR } { 0.000ns 3.613ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "nixie_tube:inst5\|CL\[1\] C clk_2MHz 4.336 ns register " "Info: th for register \"nixie_tube:inst5\|CL\[1\]\" (data pin = \"C\", clock pin = \"clk_2MHz\") is 4.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_2MHz destination 7.398 ns + Longest register " "Info: + Longest clock path from clock \"clk_2MHz\" to destination register is 7.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_2MHz 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk_2MHz'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_2MHz } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 184 16 184 200 "clk_2MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.935 ns) 3.149 ns frequency:inst3\|F2 2 REG LC_X8_Y10_N2 60 " "Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N2; Fanout = 60; REG Node = 'frequency:inst3\|F2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_2MHz frequency:inst3|F2 } "NODE_NAME" } } { "frequency.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/frequency.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.538 ns) + CELL(0.711 ns) 7.398 ns nixie_tube:inst5\|CL\[1\] 3 REG LC_X24_Y10_N4 1 " "Info: 3: + IC(3.538 ns) + CELL(0.711 ns) = 7.398 ns; Loc. = LC_X24_Y10_N4; Fanout = 1; REG Node = 'nixie_tube:inst5\|CL\[1\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "4.249 ns" { frequency:inst3|F2 nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 42.11 % ) " "Info: Total cell delay = 3.115 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.283 ns ( 57.89 % ) " "Info: Total interconnect delay = 4.283 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.398 ns" { clk_2MHz frequency:inst3|F2 nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.398 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 nixie_tube:inst5|CL[1] } { 0.000ns 0.000ns 0.745ns 3.538ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.077 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns C 1 PIN PIN_152 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 42; PIN Node = 'C'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "traffic_light.bdf" "" { Schematic "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/traffic_light.bdf" { { 24 168 336 40 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.607 ns) 3.077 ns nixie_tube:inst5\|CL\[1\] 2 REG LC_X24_Y10_N4 1 " "Info: 2: + IC(1.001 ns) + CELL(0.607 ns) = 3.077 ns; Loc. = LC_X24_Y10_N4; Fanout = 1; REG Node = 'nixie_tube:inst5\|CL\[1\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "1.608 ns" { C nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "nixie_tube.v" "" { Text "E:/学习/数字系统课程设计/交通灯控制系统/traffic_light/nixie_tube.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 67.47 % ) " "Info: Total cell delay = 2.076 ns ( 67.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 32.53 % ) " "Info: Total interconnect delay = 1.001 ns ( 32.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "3.077 ns" { C nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "3.077 ns" { C C~out0 nixie_tube:inst5|CL[1] } { 0.000ns 0.000ns 1.001ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "7.398 ns" { clk_2MHz frequency:inst3|F2 nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "7.398 ns" { clk_2MHz clk_2MHz~out0 frequency:inst3|F2 nixie_tube:inst5|CL[1] } { 0.000ns 0.000ns 0.745ns 3.538ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "3.077 ns" { C nixie_tube:inst5|CL[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin64/Technology_Viewer.qrui" "3.077 ns" { C C~out0 nixie_tube:inst5|CL[1] } { 0.000ns 0.000ns 1.001ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Allocated 197 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 17:36:22 2016 " "Info: Processing ended: Sun Sep 04 17:36:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
