Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Feb  7 19:17:14 2018
| Host         : c125m-23.EECS.Berkeley.EDU running 64-bit CentOS release 6.9 (Final)
| Command      : report_control_sets -verbose -file z1top_control_sets_placed.rpt
| Design       : z1top
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|        Clock Signal        |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                     |                                     |                1 |              1 |
|  CLK_125MHZ_FPGA_IBUF_BUFG | streamer/address_reg_rep[9]_i_2_n_0 | streamer/address_reg_0              |                5 |             18 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                     | streamer/address_reg_rep[9]_i_2_n_0 |                6 |             23 |
|  CLK_125MHZ_FPGA_IBUF_BUFG |                                     | audio_controller/sq_wave_reg        |                6 |             24 |
+----------------------------+-------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


