.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R13C30:CIB_DSP
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R1C30:CIB
arc: E1_H02E0501 S3_V06N0303

.tile CIB_R1C32:CIB
arc: E1_H02E0501 W1_H02E0501

.tile CIB_R1C34:CIB
arc: E3_H06E0303 W1_H02E0501

.tile CIB_R1C39:CIB
arc: JD7 E1_H01W0100

.tile CIB_R1C40:CIB
arc: H01W0100 W3_H06E0303

.tile CIB_R25C2:ECLK_L
arc: S2W2_JINCK S2W2_JPADDI

.tile CIB_R25C30:CIB_EBR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R25C71:CIB_LR_S
arc: V01S0100 S3_V06N0303

.tile CIB_R26C1:CIB_LR
arc: H00L0100 H02W0101
arc: JA3 H00L0100
enum: CIB.JB3MUX 0

.tile CIB_R26C71:CIB_LR
arc: H00L0100 H02E0101
arc: H01W0000 JQ5
arc: JA0 H01E0001
arc: JA3 H00L0100
arc: JB0 H02E0301
arc: JB3 H02E0301
arc: S1_V02S0501 H01E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 JF5
arc: W1_H02W0701 N1_V01S0100

.tile CIB_R27C71:CIB_LR
arc: S1_V02S0601 H01E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 N1_V01S0100

.tile CIB_R28C1:CIB_LR
arc: JA3 S1_V02N0701
enum: CIB.JB3MUX 0

.tile CIB_R28C71:CIB_LR
arc: H01W0000 JF5
arc: JA0 N1_V02S0501
arc: JA3 H02E0501
arc: JB0 H02E0301
arc: JB3 H02E0301
arc: N1_V01N0001 JQ5
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303

.tile CIB_R29C71:CIB_LR
arc: JA3 H01E0001
arc: N1_V02N0001 S1_V02N0501
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: V01S0100 S3_V06N0303
enum: CIB.JB3MUX 0

.tile CIB_R30C1:CIB_LR
arc: N1_V02N0701 H06W0203

.tile CIB_R30C71:CIB_LR
arc: W1_H02W0101 N1_V01S0100

.tile CIB_R31C71:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 N1_V02S0701
arc: JB0 H02E0301
arc: JB3 H02E0301
arc: N1_V02N0501 JQ5
arc: N3_V06N0303 JF5

.tile CIB_R32C1:CIB_LR
arc: H00L0100 E1_H02W0301
arc: JA3 H00L0100
arc: S1_V02S0701 E1_H01W0100
enum: CIB.JB3MUX 0

.tile CIB_R32C71:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R34C1:CIB_LR
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R34C71:CIB_LR
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H01E0101
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R35C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R35C71:CIB_LR
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R36C71:CIB_LR
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 H02E0701

.tile CIB_R37C65:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R37C70:CIB_EBR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R38C71:CIB_LR
arc: H01W0000 JQ5
arc: JA0 N1_V02S0701
arc: JA3 V00T0000
arc: JB0 N1_V02S0301
arc: JB3 N1_V02S0301
arc: N3_V06N0303 JF5
arc: V00T0000 W1_H02E0201

.tile CIB_R40C71:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R41C1:CIB_LR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R41C71:CIB_LR
arc: JA3 H02E0701
arc: N3_V06N0303 JF5
enum: CIB.JB3MUX 0

.tile CIB_R43C71:CIB_LR
arc: JA0 H02E0701
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R44C71:CIB_LR
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R46C71:CIB_LR
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: N3_V06N0303 JF5

.tile CIB_R49C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile MIB_R0C31:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100
arc: G_ULPCLK1 G_VPFS0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100
arc: G_URPCLK1 G_VPFS0000

.tile MIB_R13C3:DSP_SPINE_UL1
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R25C3:LMID_0
arc: G_LDCC1CLKI G_JPCLKT61

.tile MIB_R26C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R26C72:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R27C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE

.tile MIB_R27C72:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R28C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R28C72:PICR2
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R29C72:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C72:PICR1_DQS0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE UP
enum: PIOB.OPENDRAIN ON
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R31C72:PICR2_DQS1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOC.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R32C0:PICL0_DQS2
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C0:PICL1_DQS3
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R34C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100
arc: G_LLPCLK1 G_VPFS0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100
arc: G_LRPCLK1 G_VPFS0000

.tile MIB_R37C59:EBR_SPINE_LR1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R38C72:PICR0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R39C72:PICR1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R40C72:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R41C72:PICR0
arc: JDIA JPADDIA_PIO
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R42C72:PICR1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R43C72:PICR2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R44C72:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C72:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE UP
enum: PIOA.DRIVE 4

.tile MIB_R46C72:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE DOWN
enum: PIOA.DRIVE 4

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R50C5:EFB1_PICB1
enum: SYSCONFIG.MASTER_SPI_PORT DISABLE

.tile MIB_R50C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R50C71:BANKREF3
enum: BANK.VCCIO 3V3

.tile R19C30:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R26C2:PLC2
arc: F3 F3_SLICE
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R26C68:PLC2
arc: E1_H02E0001 E1_H01W0000

.tile R26C69:PLC2
arc: V00B0100 E1_H02W0701
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: H01W0000 Q6
arc: M6 V00B0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C70:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0401
arc: V00B0100 H02W0501
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q3
arc: H00R0100 Q7
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00B0000 Q4
arc: V01S0100 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C69:PLC2
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: E1_H02E0301 Q1
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C70:PLC2
arc: H00L0100 H02E0301
arc: S1_V02S0501 N1_V01S0100
arc: V00B0100 H02W0701
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: H00R0100 Q7
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M5 H00R0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
arc: V01S0100 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C64:PLC2
arc: S1_V02S0201 E1_H02W0201

.tile R28C66:PLC2
arc: B0 S1_V02N0301
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0011001111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R28C68:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: CLK0 G_HPBX0100
arc: E1_H02E0701 Q5
arc: LSR0 V00T0000
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S3_V06S0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C69:PLC2
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 H06E0003
arc: A6 H02E0701
arc: B6 H02E0301
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F6 F6_SLICE
arc: N1_V02N0601 F6
arc: S1_V02S0601 F6
arc: V01S0000 F6
word: SLICED.K0.INIT 0010001000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1

.tile R28C70:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: A1 H02W0501
arc: A2 W1_H02E0701
arc: B1 W1_H02E0301
arc: C0 H02W0601
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V02N0101 F1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q0
arc: V01S0000 F1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 0001000000000000
word: SLICEB.K0.INIT 1111101010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R29C69:PLC2
arc: E1_H02E0301 V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0201 N1_V01S0000
arc: CE0 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: M0 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 Q0
arc: V00B0100 Q5
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C70:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: V00T0100 V02S0701
arc: B0 H02E0301
arc: C5 V01N0101
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: LSR0 H02E0301
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
arc: V01S0000 F5
word: SLICEA.K0.INIT 0011001100110011
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C10:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R30C16:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R30C22:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R30C28:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R30C34:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R30C40:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R30C46:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R30C4:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R30C52:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R30C58:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R30C59:PLC2
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 E1_H02W0701
arc: A7 V02N0301
arc: C4 S1_V02N0001
arc: C7 V02N0201
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D7 S1_V02N0401
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
word: SLICEB.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEC.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0000000000000101
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R30C60:PLC2
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 E1_H02W0601

.tile R30C61:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V01N0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 E1_H01W0000
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100

.tile R30C62:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: W1_H02W0601 E1_H01W0000
arc: A4 E1_H01W0000
arc: B4 V01S0000
arc: C0 E1_H01W0000
arc: C4 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D4 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000000000000010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R30C63:PLC2
arc: V00B0000 V02N0201
arc: A0 H01E0001
arc: A2 H01E0001
arc: A3 V00B0000
arc: C2 H00L0000
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 V02N0201
arc: D3 H02E0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 F3
arc: V01S0000 F2
arc: W1_H02W0001 Q0
word: SLICEB.K0.INIT 0000000010100101
word: SLICEA.K0.INIT 1010101011111111
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C64:PLC2
arc: H00L0000 N1_V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: W3_H06W0003 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C66:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003

.tile R30C68:PLC2
arc: N1_V02N0001 W3_H06E0003

.tile R30C69:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: N1_V02N0401 H02W0401

.tile R30C70:PLC2
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: W1_H02W0401 S1_V02N0401
arc: A4 V00B0000
arc: B0 H02W0101
arc: B4 H02W0101
arc: C0 N1_V01N0001
arc: C4 N1_V02S0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V02S0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0401 Q4
arc: S1_V02S0401 Q4
arc: V00B0000 Q4
word: SLICEA.K0.INIT 0000000000110000
word: SLICEC.K0.INIT 1111111110101000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R31C30:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R31C36:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R31C42:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R31C48:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R31C54:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R31C59:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: A6 V02S0101
arc: B0 E1_H02W0301
arc: B6 V02S0701
arc: C6 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D6 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICED.K0.INIT 0000000001000110
word: SLICEA.K0.INIT 1100110000110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R31C60:PLC2
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0401
arc: W3_H06W0203 E3_H06W0203
arc: A2 H02E0501
arc: A3 H02E0501
arc: B0 V00T0000
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C0 H00L0000
arc: C2 V02S0601
arc: C3 V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V00T0100 F3
word: SLICEA.K0.INIT 1100110011000011
word: SLICEB.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C61:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 H01E0101
arc: A0 E1_H01E0001
arc: B0 W1_H02E0301
arc: C0 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0111001000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R31C62:PLC2
arc: H00R0100 H02E0501
arc: V00T0000 V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R31C63:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201

.tile R31C64:PLC2
arc: N1_V02N0201 H02E0201

.tile R31C65:PLC2
arc: E1_H02E0601 S3_V06N0303

.tile R31C66:PLC2
arc: C4 H02E0601
arc: D4 V02N0601
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R31C68:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303

.tile R31C69:PLC2
arc: E1_H02E0301 V06S0003

.tile R31C70:PLC2
arc: E1_H02E0301 V06N0003
arc: H00R0000 W1_H02E0601
arc: V00B0100 V02S0101
arc: A5 W1_H02E0501
arc: B5 V00B0100
arc: C5 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D5 V02S0401
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: LSR1 H02E0301
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
word: SLICEC.K1.INIT 0000001110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R32C2:PLC2
arc: C0 S1_V02N0601
arc: F0 F0_SLICE
arc: H01W0100 F0
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R32C3:PLC2
arc: D3 V02N0201
arc: F3 F3_SLICE
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R32C49:PLC2
arc: E1_H02E0601 V02N0601

.tile R32C51:PLC2
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: M0 W1_H02E0601
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C57:PLC2
arc: E1_H02E0301 W3_H06E0003

.tile R32C59:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: V00T0100 W1_H02E0301
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C62:PLC2
arc: N1_V02N0201 H06E0103

.tile R32C66:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R32C70:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R33C3:PLC2
arc: N1_V02N0201 E1_H02W0201

.tile R33C49:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R33C5:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R33C70:PLC2
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103

.tile R34C11:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R34C17:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R34C23:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R34C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R34C2:PLC2
arc: N1_V02N0601 H06W0303

.tile R34C35:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R34C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R34C47:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R34C53:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R34C59:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R34C5:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R34C65:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R34C66:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R34C70:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02S0101
arc: D3 V00B0100
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
arc: N3_V06N0003 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R35C11:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R35C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R35C17:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R35C19:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C23:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R35C25:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C29:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R35C31:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R35C35:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R35C37:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C41:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C43:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C47:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R35C49:PLC2
arc: N1_V02N0601 W3_H06E0303

.tile R35C53:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R35C59:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R35C5:PLC2
arc: N1_V02N0201 E3_H06W0103

.tile R35C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C69:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R35C70:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R35C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R36C70:PLC2
arc: E1_H02E0701 V06S0203

.tile R38C69:PLC2
arc: E1_H02E0201 V06S0103

.tile R38C70:PLC2
arc: N3_V06N0203 E1_H01W0000

.tile R40C70:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R41C70:PLC2
arc: E1_H02E0701 N3_V06S0203

.tile R43C65:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R43C70:PLC2
arc: E1_H02E0701 V06S0203
arc: S3_V06S0203 N3_V06S0103

.tile R44C69:PLC2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R44C70:PLC2
arc: E1_H02E0701 H01E0101

.tile R46C70:PLC2
arc: E1_H02E0701 V06S0203

.tile R7C30:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile TAP_R26C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R27C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R28C60:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R29C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R30C60:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R31C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R32C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

