INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nhu/140 labs/SOC/SOC.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_decoder
INFO: [VRFC 10-311] analyzing module GPIO_MUX
INFO: [VRFC 10-311] analyzing module GPIO_reg
INFO: [VRFC 10-311] analyzing module GPIO_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nhu/140 labs/SOC/SOC.srcs/sim_1/new/GPIO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nhu/140 labs/SOC/SOC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
