# bare_metal_riscv.py
import m5
from m5.objects import *

# --- System ---
system = System()
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = "1GHz"
system.clk_domain.voltage_domain = VoltageDomain()
system.mem_mode = "timing"
system.mem_ranges = [AddrRange("512MB")]
system.m5ops_base = 0x10010000   #enables m5ops pseudo-inst decoding

# --- CPU ---
system.cpu = RiscvTimingSimpleCPU()

# --- Memory bus ---
system.membus = SystemXBar()

# --- Connect CPU cache ports ---
system.cpu.icache_port = system.membus.cpu_side_ports
system.cpu.dcache_port = system.membus.cpu_side_ports

# --- Interrupt controller (no interrupt bus wiring needed for RISC-V) ---
system.cpu.createInterruptController()

# --- Memory controller ---
system.mem_ctrl = MemCtrl()
system.mem_ctrl.dram = DDR3_1600_8x8()
system.mem_ctrl.dram.range = system.mem_ranges[0]
system.mem_ctrl.port = system.membus.mem_side_ports

# --- System port ---
system.system_port = system.membus.cpu_side_ports

# --- Bare-metal workload (M-mode, no BBL/Linux) ---
system.workload = RiscvBareMetal()
system.workload.bootloader = sys.argv[1]  # ELF entry must be at 0x80000000

# Halt CPU at tick 0 and wait for GDB to connect before running
#system.workload.wait_for_remote_gdb = True
system.workload.wait_for_remote_gdb = False

# Enable RISC-V semihosting — output goes directly to gem5's stdout
system.workload.semihosting = RiscvSemihosting()

system.cpu.createThreads()

# --- Instantiate & run ---
root = Root(full_system=True, system=system)
m5.instantiate()

print("Starting bare-metal RISC-V M-mode simulation...")
exit_event = m5.simulate()
print(f"Exit @ tick {m5.curTick()}: {exit_event.getCause()}")