NDSearch.OnPrefixDataLoaded("up_",["Variable","Module","File"],[["up_rack",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_rack","SystemVerilogModule:axi_lite_uart_lite:up_rack"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_rack","SystemVerilogModule:wishbone_standard_uart_lite:up_rack"]]],["up_raddr",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_raddr","SystemVerilogModule:axi_lite_uart_lite:up_raddr"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_raddr","SystemVerilogModule:wishbone_standard_uart_lite:up_raddr"]]],["up_rdata",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_rdata","SystemVerilogModule:axi_lite_uart_lite:up_rdata"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_rdata","SystemVerilogModule:wishbone_standard_uart_lite:up_rdata"]]],["up_rreq",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_rreq","SystemVerilogModule:axi_lite_uart_lite:up_rreq"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_rreq","SystemVerilogModule:wishbone_standard_uart_lite:up_rreq"]]],["up_uart_lite",,[[,,,,1,"File:up_uart_lite.v:up_uart_lite","SystemVerilogModule:up_uart_lite"],[,"up_uart_lite.v",,,2,"File:up_uart_lite.v:up_uart_lite.v"]]],["up_wack",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_wack","SystemVerilogModule:axi_lite_uart_lite:up_wack"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_wack","SystemVerilogModule:wishbone_standard_uart_lite:up_wack"]]],["up_waddr",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_waddr","SystemVerilogModule:axi_lite_uart_lite:up_waddr"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_waddr","SystemVerilogModule:wishbone_standard_uart_lite:up_waddr"]]],["up_wdata",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_wdata","SystemVerilogModule:axi_lite_uart_lite:up_wdata"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_wdata","SystemVerilogModule:wishbone_standard_uart_lite:up_wdata"]]],["up_wreq",,[["axi_lite_uart_lite",,,,0,"File:axi_lite_uart_lite.v:axi_lite_uart_lite.up_wreq","SystemVerilogModule:axi_lite_uart_lite:up_wreq"],["wishbone_standard_uart_lite",,,,0,"File:wishbone_standard_uart_lite.v:wishbone_standard_uart_lite.up_wreq","SystemVerilogModule:wishbone_standard_uart_lite:up_wreq"]]]]);