#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d59f58b260 .scope module, "uart_full_duplex_tb" "uart_full_duplex_tb" 2 6;
 .timescale -9 -12;
P_000001d59f563510 .param/l "CLKS_PER_BIT" 0 2 10, +C4<00000000000000000000000011011001>;
P_000001d59f563548 .param/l "CLOCK_PERIOD_NS" 0 2 9, +C4<00000000000000000000000000010100>;
v000001d59f6055d0_0 .var "clk", 0 0;
v000001d59f605170_0 .var "rst", 0 0;
v000001d59f6052b0_0 .net "rx_byte", 7 0, v000001d59f562d40_0;  1 drivers
v000001d59f605e90_0 .net "rx_done", 0 0, v000001d59f562de0_0;  1 drivers
v000001d59f605fd0_0 .var "rx_serial", 0 0;
v000001d59f6057b0_0 .net "tx_busy", 0 0, v000001d59f605530_0;  1 drivers
v000001d59f605f30_0 .var "tx_byte", 7 0;
v000001d59f605990_0 .net "tx_out", 0 0, v000001d59f605df0_0;  1 drivers
v000001d59f605b70_0 .var "tx_start", 0 0;
S_000001d59f59dd90 .scope module, "uart_rx_inst" "uart_rx" 2 33, 3 3 0, S_000001d59f58b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /OUTPUT 1 "rx_done";
    .port_info 4 /OUTPUT 8 "rx_byte";
P_000001d59f59df20 .param/l "CLEANUP" 0 3 17, C4<100>;
P_000001d59f59df58 .param/l "CLKS_PER_BIT" 0 3 4, +C4<00000000000000000000000011011001>;
P_000001d59f59df90 .param/l "DATA" 0 3 15, C4<010>;
P_000001d59f59dfc8 .param/l "IDLE" 0 3 13, C4<000>;
P_000001d59f59e000 .param/l "START" 0 3 14, C4<001>;
P_000001d59f59e038 .param/l "STOP" 0 3 16, C4<011>;
v000001d59f5632f0_0 .var "baud_counter", 7 0;
v000001d59f58b3f0_0 .var "bit_index", 2 0;
v000001d59f59e080_0 .net "clk", 0 0, v000001d59f6055d0_0;  1 drivers
v000001d59f59e120_0 .net "rst", 0 0, v000001d59f605170_0;  1 drivers
v000001d59f562d40_0 .var "rx_byte", 7 0;
v000001d59f562de0_0 .var "rx_done", 0 0;
v000001d59f562e80_0 .net "rx_serial", 0 0, v000001d59f605fd0_0;  1 drivers
v000001d59f562f20_0 .var "shift_reg", 7 0;
v000001d59f562fc0_0 .var "state", 2 0;
E_000001d59f58d200 .event posedge, v000001d59f59e120_0, v000001d59f59e080_0;
S_000001d59f5916d0 .scope module, "uart_tx_inst" "uart_tx" 2 24, 4 3 0, S_000001d59f58b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_byte";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_000001d59f563060 .param/l "CLEANUP" 0 4 18, C4<100>;
P_000001d59f563098 .param/l "CLKS_PER_BIT" 0 4 4, +C4<00000000000000000000000011011001>;
P_000001d59f5630d0 .param/l "DATA" 0 4 16, C4<010>;
P_000001d59f563108 .param/l "IDLE" 0 4 14, C4<000>;
P_000001d59f563140 .param/l "START" 0 4 15, C4<001>;
P_000001d59f563178 .param/l "STOP" 0 4 17, C4<011>;
v000001d59f591040_0 .var "baud_counter", 7 0;
v000001d59f5910e0_0 .var "bit_index", 2 0;
v000001d59f591860_0 .net "clk", 0 0, v000001d59f6055d0_0;  alias, 1 drivers
v000001d59f591900_0 .net "rst", 0 0, v000001d59f605170_0;  alias, 1 drivers
v000001d59f5919a0_0 .var "shift_reg", 7 0;
v000001d59f591a40_0 .var "state", 2 0;
v000001d59f605530_0 .var "tx_busy", 0 0;
v000001d59f605210_0 .net "tx_byte", 7 0, v000001d59f605f30_0;  1 drivers
v000001d59f605df0_0 .var "tx_out", 0 0;
v000001d59f6050d0_0 .net "tx_start", 0 0, v000001d59f605b70_0;  1 drivers
    .scope S_000001d59f5916d0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d59f591a40_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d59f591040_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d59f5910e0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d59f5919a0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001d59f5916d0;
T_1 ;
    %wait E_000001d59f58d200;
    %load/vec4 v000001d59f591900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d59f605df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f605530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5919a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f5910e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d59f591a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d59f605df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f605530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f5910e0_0, 0;
    %load/vec4 v000001d59f6050d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v000001d59f605210_0;
    %assign/vec4 v000001d59f5919a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d59f605530_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
T_1.9 ;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f605df0_0, 0;
    %load/vec4 v000001d59f591040_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v000001d59f591040_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
T_1.12 ;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001d59f5919a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001d59f605df0_0, 0;
    %load/vec4 v000001d59f591040_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v000001d59f591040_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %load/vec4 v000001d59f5919a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000001d59f5919a0_0, 0;
    %load/vec4 v000001d59f5910e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v000001d59f5910e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d59f5910e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f5910e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
T_1.16 ;
T_1.14 ;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d59f605df0_0, 0;
    %load/vec4 v000001d59f591040_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_1.17, 5;
    %load/vec4 v000001d59f591040_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f605530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f591040_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
T_1.18 ;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f591a40_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d59f59dd90;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d59f562fc0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d59f5632f0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d59f58b3f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d59f562f20_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001d59f59dd90;
T_3 ;
    %wait E_000001d59f58d200;
    %load/vec4 v000001d59f59e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f562de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f562d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f562f20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f58b3f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d59f562fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f562de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f58b3f0_0, 0;
    %load/vec4 v000001d59f562e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000001d59f5632f0_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v000001d59f562e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
T_3.14 ;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v000001d59f5632f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001d59f5632f0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v000001d59f5632f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %load/vec4 v000001d59f562e80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001d59f58b3f0_0;
    %assign/vec4/off/d v000001d59f562f20_0, 4, 5;
    %load/vec4 v000001d59f58b3f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v000001d59f58b3f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d59f58b3f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f58b3f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
T_3.18 ;
T_3.16 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001d59f5632f0_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v000001d59f5632f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d59f562de0_0, 0;
    %load/vec4 v000001d59f562f20_0;
    %assign/vec4 v000001d59f562d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d59f5632f0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
T_3.20 ;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d59f562de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d59f562fc0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d59f58b260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d59f6055d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d59f605170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d59f605b70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d59f605f30_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_000001d59f58b260;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v000001d59f6055d0_0;
    %inv;
    %store/vec4 v000001d59f6055d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d59f58b260;
T_6 ;
    %vpi_call 2 46 "$dumpfile", "uart_full_duplex.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d59f58b260 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d59f605fd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d59f605170_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001d59f605f30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d59f605b70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d59f605b70_0, 0, 1;
T_6.0 ;
    %load/vec4 v000001d59f605990_0;
    %store/vec4 v000001d59f605fd0_0, 0, 1;
    %load/vec4 v000001d59f605e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.1, 8;
T_6.1 ;
    %jmp T_6.0;
    %delay 1000000, 0;
    %load/vec4 v000001d59f6052b0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_6.3, 4;
    %vpi_call 2 68 "$display", "Test Passed: RX Received Correct Byte 0xA5" {0 0 0};
    %jmp T_6.4;
T_6.3 ;
    %vpi_call 2 70 "$display", "Test Failed: RX Received Incorrect Byte 0x%h", v000001d59f6052b0_0 {0 0 0};
T_6.4 ;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "./uart_rx.v";
    "./uart_tx.v";
