Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 17:21:36 2024
| Host         : DESKTOP-DGPTGC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    37          
SYNTH-10   Warning           Wide multiplier                48          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (61)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: main_vga/horizontal/newline_out_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vga_clock/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (61)
-------------------------------------------------
 There are 61 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.979        0.000                      0                   15        0.167        0.000                      0                   15        4.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.979        0.000                      0                   15        0.167        0.000                      0                   15        4.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.350%)  route 1.794ns (73.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.645     7.756    mic_clock/clk_counter0_n_0
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y101        FDRE (Setup_fdre_C_R)       -0.524    14.735    mic_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.350%)  route 1.794ns (73.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.645     7.756    mic_clock/clk_counter0_n_0
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y101        FDRE (Setup_fdre_C_R)       -0.524    14.735    mic_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.722%)  route 1.761ns (73.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.611     7.722    mic_clock/clk_counter0_n_0
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.760    mic_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.722%)  route 1.761ns (73.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.611     7.722    mic_clock/clk_counter0_n_0
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.760    mic_clock/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.722%)  route 1.761ns (73.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.611     7.722    mic_clock/clk_counter0_n_0
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.760    mic_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.722%)  route 1.761ns (73.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.150     6.987    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.111 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.611     7.722    mic_clock/clk_counter0_n_0
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X88Y100        FDRE (Setup_fdre_C_R)       -0.524    14.760    mic_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 1.498ns (69.693%)  route 0.651ns (30.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.651     6.489    mic_clock/clk_counter_reg[1]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  mic_clock/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    mic_clock/clk_counter_reg[0]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.469 r  mic_clock/clk_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.469    mic_clock/clk_counter_reg[4]_i_1_n_6
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y101        FDRE (Setup_fdre_C_D)        0.109    15.368    mic_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             8.003ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 1.394ns (68.152%)  route 0.651ns (31.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.651     6.489    mic_clock/clk_counter_reg[1]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.146 r  mic_clock/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.146    mic_clock/clk_counter_reg[0]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.365 r  mic_clock/clk_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.365    mic_clock/clk_counter_reg[4]_i_1_n_7
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X88Y101        FDRE (Setup_fdre_C_D)        0.109    15.368    mic_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  8.003    

Slack (MET) :             8.137ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 1.285ns (66.359%)  route 0.651ns (33.641%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.651     6.489    mic_clock/clk_counter_reg[1]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     7.256 r  mic_clock/clk_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.256    mic_clock/clk_counter_reg[0]_i_1_n_4
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
                         clock pessimism              0.300    15.319    
                         clock uncertainty           -0.035    15.284    
    SLICE_X88Y100        FDRE (Setup_fdre_C_D)        0.109    15.393    mic_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.393    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  8.137    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.642ns (35.809%)  route 1.151ns (64.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.151     6.988    mic_clock/clk_counter_reg[3]
    SLICE_X89Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.112 r  mic_clock/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     7.112    mic_clock/clk_out_reg_i_1_n_0
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.597    15.019    mic_clock/clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X89Y100        FDRE (Setup_fdre_C_D)        0.029    15.291    mic_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.112    
  -------------------------------------------------------------------
                         slack                                  8.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.062     1.747    mic_clock/clk_counter_reg[2]
    SLICE_X89Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  mic_clock/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.792    mic_clock/clk_out_reg_i_1_n_0
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/C
                         clock pessimism             -0.504     1.534    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.091     1.625    mic_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.137     1.822    mic_clock/clk_counter_reg[2]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  mic_clock/clk_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    mic_clock/clk_counter_reg[0]_i_1_n_5
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 f  mic_clock/clk_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.849    mic_clock/clk_counter_reg_n_0_[0]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  mic_clock/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    mic_clock/clk_counter[0]_i_2_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.964 r  mic_clock/clk_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    mic_clock/clk_counter_reg[0]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.357%)  route 0.137ns (30.643%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.137     1.822    mic_clock/clk_counter_reg[2]
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.968 r  mic_clock/clk_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    mic_clock/clk_counter_reg[0]_i_1_n_4
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.183     1.868    mic_clock/clk_counter_reg[4]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 r  mic_clock/clk_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    mic_clock/clk_counter_reg[4]_i_1_n_7
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[4]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y101        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.275ns (58.187%)  route 0.198ns (41.813%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[5]/Q
                         net (fo=3, routed)           0.198     1.883    mic_clock/clk_counter_reg[5]
    SLICE_X88Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.994 r  mic_clock/clk_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    mic_clock/clk_counter_reg[4]_i_1_n_6
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y101        FDRE                                         r  mic_clock/clk_counter_reg[5]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y101        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 f  mic_clock/clk_counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.849    mic_clock/clk_counter_reg_n_0_[0]
    SLICE_X88Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.894 r  mic_clock/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    mic_clock/clk_counter[0]_i_2_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.999 r  mic_clock/clk_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    mic_clock/clk_counter_reg[0]_i_1_n_6
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.655    mic_clock/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 vga_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.210ns (36.143%)  route 0.371ns (63.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.479    vga_clock/clk_IBUF_BUFG
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  vga_clock/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     2.014    vga_clock/clk_counter_reg[0]
    SLICE_X46Y143        LUT2 (Prop_lut2_I0_O)        0.046     2.060 r  vga_clock/clk_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    vga_clock/clk_out_reg_i_1__0_n_0
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.996    vga_clock/clk_IBUF_BUFG
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_out_reg_reg/C
                         clock pessimism             -0.516     1.479    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.131     1.610    vga_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 vga_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_clock/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.033%)  route 0.371ns (63.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.560     1.479    vga_clock/clk_IBUF_BUFG
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y143        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  vga_clock/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.371     2.014    vga_clock/clk_counter_reg[0]
    SLICE_X46Y143        LUT1 (Prop_lut1_I0_O)        0.045     2.059 r  vga_clock/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.059    vga_clock/clk_counter[0]_i_1_n_0
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.831     1.996    vga_clock/clk_IBUF_BUFG
    SLICE_X46Y143        FDRE                                         r  vga_clock/clk_counter_reg[0]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X46Y143        FDRE (Hold_fdre_C_D)         0.120     1.599    vga_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.209ns (36.258%)  route 0.367ns (63.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y100        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  mic_clock/clk_counter_reg[1]/Q
                         net (fo=3, routed)           0.160     1.845    mic_clock/clk_counter_reg[1]
    SLICE_X89Y100        LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  mic_clock/clk_counter0/O
                         net (fo=6, routed)           0.208     2.098    mic_clock/clk_counter0_n_0
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.873     2.039    mic_clock/clk_IBUF_BUFG
    SLICE_X88Y100        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
                         clock pessimism             -0.517     1.521    
    SLICE_X88Y100        FDRE (Hold_fdre_C_R)         0.009     1.530    mic_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   mic_clock/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   mic_clock/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   mic_clock/clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y100   mic_clock/clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y101   mic_clock/clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y101   mic_clock/clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y100   mic_clock/clk_out_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y143   vga_clock/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y143   vga_clock/clk_out_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101   mic_clock/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101   mic_clock/clk_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y100   mic_clock/clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101   mic_clock/clk_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y101   mic_clock/clk_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/display/r_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.999ns  (logic 2.277ns (18.977%)  route 9.722ns (81.023%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[7]/C
    SLICE_X46Y142        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main_vga/vertical/counter_reg[7]/Q
                         net (fo=37, routed)          4.903     5.421    main_vga/display/Q[7]
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.545 r  main_vga/display/i__carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.545    main_vga/display/i__carry_i_5__12_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.946 r  main_vga/display/r_reg2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    main_vga/display/r_reg2_inferred__1/i__carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  main_vga/display/r_reg2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.060    main_vga/display/r_reg2_inferred__1/i__carry__0_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  main_vga/display/r_reg2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.174    main_vga/display/r_reg2_inferred__1/i__carry__1_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  main_vga/display/r_reg2_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.288    main_vga/display/r_reg2_inferred__1/i__carry__2_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.559 r  main_vga/display/r_reg2_inferred__1/i__carry__3/CO[0]
                         net (fo=2, routed)           2.403     8.962    main_vga/display/i__carry__3_i_1__0_0[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I5_O)        0.373     9.335 r  main_vga/display/r_reg[3]_i_17/O
                         net (fo=1, routed)           1.035    10.370    main_vga/horizontal/r_reg_reg[3]_1
    SLICE_X46Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  main_vga/horizontal/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.733    11.227    main_vga/horizontal/r_reg[3]_i_5_n_0
    SLICE_X46Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.351 r  main_vga/horizontal/r_reg[3]_i_1/O
                         net (fo=2, routed)           0.648    11.999    main_vga/display/D[1]
    SLICE_X48Y138        FDRE                                         r  main_vga/display/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/display/r_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.988ns  (logic 2.277ns (18.995%)  route 9.711ns (81.005%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[7]/C
    SLICE_X46Y142        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main_vga/vertical/counter_reg[7]/Q
                         net (fo=37, routed)          4.903     5.421    main_vga/display/Q[7]
    SLICE_X13Y88         LUT4 (Prop_lut4_I2_O)        0.124     5.545 r  main_vga/display/i__carry_i_5__12/O
                         net (fo=1, routed)           0.000     5.545    main_vga/display/i__carry_i_5__12_n_0
    SLICE_X13Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.946 r  main_vga/display/r_reg2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.946    main_vga/display/r_reg2_inferred__1/i__carry_n_0
    SLICE_X13Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.060 r  main_vga/display/r_reg2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.060    main_vga/display/r_reg2_inferred__1/i__carry__0_n_0
    SLICE_X13Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.174 r  main_vga/display/r_reg2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.174    main_vga/display/r_reg2_inferred__1/i__carry__1_n_0
    SLICE_X13Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.288 r  main_vga/display/r_reg2_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.288    main_vga/display/r_reg2_inferred__1/i__carry__2_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.559 r  main_vga/display/r_reg2_inferred__1/i__carry__3/CO[0]
                         net (fo=2, routed)           2.403     8.962    main_vga/display/i__carry__3_i_1__0_0[0]
    SLICE_X44Y139        LUT6 (Prop_lut6_I5_O)        0.373     9.335 r  main_vga/display/r_reg[3]_i_17/O
                         net (fo=1, routed)           1.035    10.370    main_vga/horizontal/r_reg_reg[3]_1
    SLICE_X46Y140        LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  main_vga/horizontal/r_reg[3]_i_5/O
                         net (fo=1, routed)           0.733    11.227    main_vga/horizontal/r_reg[3]_i_5_n_0
    SLICE_X46Y139        LUT6 (Prop_lut6_I3_O)        0.124    11.351 r  main_vga/horizontal/r_reg[3]_i_1/O
                         net (fo=2, routed)           0.637    11.988    main_vga/display/D[1]
    SLICE_X48Y142        FDRE                                         r  main_vga/display/r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.175ns (55.483%)  route 3.350ns (44.517%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE                         0.000     0.000 r  main_vga/display/r_reg_reg[1]/C
    SLICE_X48Y138        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/r_reg_reg[1]/Q
                         net (fo=1, routed)           3.350     3.977    r_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548     7.525 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.525    r[1]
    B4                                                                r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/r_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.511ns  (logic 4.162ns (55.413%)  route 3.349ns (44.587%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y142        FDRE                         0.000     0.000 r  main_vga/display/r_reg_reg[3]_lopt_replica/C
    SLICE_X48Y142        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/r_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.349     3.976    lopt_10
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.511 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.511    r[2]
    C5                                                                r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.386ns  (logic 4.179ns (56.577%)  route 3.207ns (43.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE                         0.000     0.000 r  main_vga/display/r_reg_reg[3]/C
    SLICE_X48Y138        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/r_reg_reg[3]/Q
                         net (fo=1, routed)           3.207     3.834    r_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552     7.386 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.386    r[3]
    A4                                                                r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/r_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 4.181ns (56.614%)  route 3.204ns (43.386%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE                         0.000     0.000 r  main_vga/display/r_reg_reg[1]_lopt_replica/C
    SLICE_X48Y138        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/r_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.204     3.831    lopt_8
    A3                   OBUF (Prop_obuf_I_O)         3.554     7.385 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.385    r[0]
    A3                                                                r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/g_reg_reg[3]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 4.179ns (56.800%)  route 3.178ns (43.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y141        FDRE                         0.000     0.000 r  main_vga/display/g_reg_reg[3]_lopt_replica_4/C
    SLICE_X48Y141        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/g_reg_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           3.178     3.805    lopt_3
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.357 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.357    b[3]
    D8                                                                r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/g_reg_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 4.173ns (56.769%)  route 3.178ns (43.231%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE                         0.000     0.000 r  main_vga/display/g_reg_reg[3]_lopt_replica_7/C
    SLICE_X48Y144        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/g_reg_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           3.178     3.805    lopt_6
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.351 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.351    g[2]
    B6                                                                r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/g_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.340ns  (logic 4.174ns (56.866%)  route 3.166ns (43.134%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y144        FDRE                         0.000     0.000 r  main_vga/display/g_reg_reg[3]_lopt_replica/C
    SLICE_X48Y144        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/g_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.166     3.793    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.340 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.340    b[0]
    B7                                                                r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/display/g_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.173ns (56.888%)  route 3.163ns (43.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y143        FDRE                         0.000     0.000 r  main_vga/display/g_reg_reg[3]/C
    SLICE_X48Y143        FDRE (Prop_fdre_C_Q)         0.627     0.627 r  main_vga/display/g_reg_reg[3]/Q
                         net (fo=1, routed)           3.163     3.790    b_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.336 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.336    g[3]
    A6                                                                r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.809%)  route 0.160ns (46.191%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[8]/C
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_vga/vertical/counter_reg[8]/Q
                         net (fo=39, routed)          0.160     0.301    main_vga/vertical/Q[8]
    SLICE_X49Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.346 r  main_vga/vertical/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.346    main_vga/vertical/p_0_in__1[8]
    SLICE_X49Y142        FDRE                                         r  main_vga/vertical/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.281%)  route 0.170ns (47.719%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[9]/C
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_vga/vertical/counter_reg[9]/Q
                         net (fo=38, routed)          0.170     0.311    main_vga/vertical/Q[9]
    SLICE_X49Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  main_vga/vertical/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.356    main_vga/vertical/p_0_in__1[9]
    SLICE_X49Y142        FDRE                                         r  main_vga/vertical/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/horizontal/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/horizontal/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.280ns (75.520%)  route 0.091ns (24.480%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y142        FDRE                         0.000     0.000 r  main_vga/horizontal/counter_reg[4]/C
    SLICE_X44Y142        FDRE (Prop_fdre_C_Q)         0.181     0.181 r  main_vga/horizontal/counter_reg[4]/Q
                         net (fo=28, routed)          0.091     0.272    main_vga/horizontal/Q[1]
    SLICE_X44Y142        LUT6 (Prop_lut6_I1_O)        0.099     0.371 r  main_vga/horizontal/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    main_vga/horizontal/p_0_in__0[5]
    SLICE_X44Y142        FDRE                                         r  main_vga/horizontal/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.985%)  route 0.194ns (51.015%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[6]/C
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_vga/vertical/counter_reg[6]/Q
                         net (fo=38, routed)          0.194     0.335    main_vga/vertical/Q[6]
    SLICE_X49Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.380 r  main_vga/vertical/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.380    main_vga/vertical/p_0_in__1[6]
    SLICE_X49Y142        FDRE                                         r  main_vga/vertical/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/horizontal/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/horizontal/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.239ns (62.678%)  route 0.142ns (37.322%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y142        FDRE                         0.000     0.000 r  main_vga/horizontal/counter_reg[0]/C
    SLICE_X45Y142        FDRE (Prop_fdre_C_Q)         0.194     0.194 r  main_vga/horizontal/counter_reg[0]/Q
                         net (fo=11, routed)          0.142     0.336    main_vga/horizontal/horizontal_count[0]
    SLICE_X44Y142        LUT4 (Prop_lut4_I1_O)        0.045     0.381 r  main_vga/horizontal/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.381    main_vga/horizontal/p_0_in__0[3]
    SLICE_X44Y142        FDRE                                         r  main_vga/horizontal/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[7]/C
    SLICE_X46Y142        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  main_vga/vertical/counter_reg[7]/Q
                         net (fo=37, routed)          0.175     0.339    main_vga/vertical/Q[7]
    SLICE_X46Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  main_vga/vertical/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.384    main_vga/vertical/p_0_in__1[7]
    SLICE_X46Y142        FDRE                                         r  main_vga/vertical/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/horizontal/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/horizontal/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.242ns (62.969%)  route 0.142ns (37.031%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y142        FDRE                         0.000     0.000 r  main_vga/horizontal/counter_reg[0]/C
    SLICE_X45Y142        FDRE (Prop_fdre_C_Q)         0.194     0.194 r  main_vga/horizontal/counter_reg[0]/Q
                         net (fo=11, routed)          0.142     0.336    main_vga/horizontal/horizontal_count[0]
    SLICE_X44Y142        LUT5 (Prop_lut5_I2_O)        0.048     0.384 r  main_vga/horizontal/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    main_vga/horizontal/p_0_in__0[4]
    SLICE_X44Y142        FDRE                                         r  main_vga/horizontal/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.364%)  route 0.207ns (52.636%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[0]/C
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  main_vga/vertical/counter_reg[0]/Q
                         net (fo=41, routed)          0.207     0.348    main_vga/vertical/Q[0]
    SLICE_X49Y142        LUT1 (Prop_lut1_I0_O)        0.045     0.393 r  main_vga/vertical/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    main_vga/vertical/p_0_in__1[0]
    SLICE_X49Y142        FDRE                                         r  main_vga/vertical/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.183ns (45.263%)  route 0.221ns (54.737%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[3]/C
    SLICE_X49Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_vga/vertical/counter_reg[3]/Q
                         net (fo=38, routed)          0.221     0.362    main_vga/vertical/Q[3]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.042     0.404 r  main_vga/vertical/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.404    main_vga/vertical/p_0_in__1[4]
    SLICE_X49Y143        FDRE                                         r  main_vga/vertical/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga/vertical/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/vertical/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.247ns (61.017%)  route 0.158ns (38.983%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y142        FDRE                         0.000     0.000 r  main_vga/vertical/counter_reg[2]/C
    SLICE_X46Y142        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  main_vga/vertical/counter_reg[2]/Q
                         net (fo=38, routed)          0.158     0.306    main_vga/vertical/Q[2]
    SLICE_X46Y142        LUT6 (Prop_lut6_I4_O)        0.099     0.405 r  main_vga/vertical/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.405    main_vga/vertical/p_0_in__1[5]
    SLICE_X46Y142        FDRE                                         r  main_vga/vertical/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.967ns (70.292%)  route 1.676ns (29.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.717     5.319    mic_clock/clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456     5.775 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           1.676     7.452    mic_clk_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    10.962 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.962    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.353ns (79.753%)  route 0.343ns (20.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.602     1.521    mic_clock/clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.343     2.006    mic_clk_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.218 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.218    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





