// Experimental narrow AArch64 emitter — round-6 extension.
//
// Target IR shape (derived from actual post-EasyJIT-specialization dumps):
//   - 1 function, ≤8 integer args in x0..x7, 1 pointer arg is allowed and
//     lives in its param register for the duration of the function
//   - multi-BB with forward/backward branches
//   - single alloca (fixed size, compile-time known), GEP of alloca with
//     constant offsets only
//   - load/store i32 and i64 from/to alloca-relative addresses or from a
//     pointer-arg register (with constant offset)
//   - llvm.memcpy.p0.p0.i64 with ConstantInt size, no overlap, lowered to
//     a sequence of LDR/STR pairs (at most 32 bytes; else Unsupported)
//   - icmp (eq/ne/slt/sle/sgt/sge/ult/ule/ugt/uge) fused into the following
//     conditional branch (icmp result is not otherwise used)
//   - br i1 / br label (no switch/invoke)
//   - phi i32 with N predecessors, lowered by pre-assigning one scratch
//     register and copying at each predecessor's terminator
//   - add/sub/mul/and/or/xor/shl/lshr/ashr  (reg-reg or reg-imm12; small
//     immediates up to 16 bits are materialized via MOVZ into x16)
//   - sext/zext/trunc between i1/i8/i16/i32/i64 (register aliases, no-op)
//   - ret (restores sp if a frame was allocated)
//
// Everything else -> Status::Unsupported. No register spilling (fail fast).
//
// Endian: the Writer and all LDR/STR lowerings assume little-endian memory
// and aarch64-LE instruction encoding.  aarch64_be is rejected up-front;
// all LDR/STR imm9/uimm12 sites are tagged "LE-only" in comments — see
// REPORT_ROUND6.md §aarch64_be for the full list.

#include "light_aarch64.h"

#include "llvm/IR/Function.h"
#include "llvm/IR/Instructions.h"
#include "llvm/IR/IntrinsicInst.h"
#include "llvm/IR/Constants.h"
#include "llvm/IR/Operator.h"
#include "llvm/IR/Module.h"
#include "llvm/IR/DataLayout.h"

#include <sys/mman.h>
#include <unistd.h>
#include <cstring>
#include <unordered_map>
#include <vector>

using namespace light;
using namespace llvm;

namespace {

// ----------------------------- encoders -----------------------------

// ADD/SUB (imm12). Used with rd/rn=31 for SP form (when opcode is ADD/SUB
// imm family, reg 31 means SP, not XZR). LE-only: result word is LE packed.
static uint32_t encAddSubImm(bool sub, bool is64, unsigned rd, unsigned rn,
                             unsigned imm12) {
  uint32_t op = sub ? 0x51000000u : 0x11000000u;
  if (is64) op |= 0x80000000u;
  return op | ((imm12 & 0xFFFu) << 10) | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encAddSubReg(bool sub, bool is64, unsigned rd, unsigned rn,
                             unsigned rm) {
  uint32_t op = sub ? 0x4B000000u : 0x0B000000u;
  if (is64) op |= 0x80000000u;
  return op | ((rm & 0x1Fu) << 16) | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encLogicReg(unsigned kind, bool is64, unsigned rd, unsigned rn,
                            unsigned rm) {
  static const uint32_t base[3] = {0x0A000000u, 0x2A000000u, 0x4A000000u};
  uint32_t op = base[kind];
  if (is64) op |= 0x80000000u;
  return op | ((rm & 0x1Fu) << 16) | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encMul(bool is64, unsigned rd, unsigned rn, unsigned rm) {
  uint32_t op = 0x1B000000u | (31u << 10);
  if (is64) op |= 0x80000000u;
  return op | ((rm & 0x1Fu) << 16) | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encMovz16(bool is64, unsigned rd, uint16_t imm16) {
  uint32_t op = 0x52800000u;
  if (is64) op |= 0x80000000u;
  return op | ((uint32_t)imm16 << 5) | (rd & 0x1Fu);
}
static uint32_t encMovReg(bool is64, unsigned rd, unsigned rm) {
  return encLogicReg(1, is64, rd, 31u, rm);
}
static uint32_t encLslImm(bool is64, unsigned rd, unsigned rn, unsigned sh) {
  unsigned regBits = is64 ? 64u : 32u;
  unsigned immr = (regBits - sh) & (regBits - 1);
  unsigned imms = (regBits - 1) - sh;
  uint32_t op = 0x53000000u;
  if (is64) op |= 0x80400000u;
  return op | ((immr & 0x3Fu) << 16) | ((imms & 0x3Fu) << 10)
           | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encLsrImm(bool is64, unsigned rd, unsigned rn, unsigned sh) {
  unsigned regBits = is64 ? 64u : 32u;
  unsigned immr = sh & (regBits - 1);
  unsigned imms = regBits - 1;
  uint32_t op = 0x53000000u;
  if (is64) op |= 0x80400000u;
  return op | ((immr & 0x3Fu) << 16) | ((imms & 0x3Fu) << 10)
           | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}
static uint32_t encAsrImm(bool is64, unsigned rd, unsigned rn, unsigned sh) {
  unsigned regBits = is64 ? 64u : 32u;
  unsigned immr = sh & (regBits - 1);
  unsigned imms = regBits - 1;
  uint32_t op = 0x13000000u;
  if (is64) op |= 0x80400000u;
  return op | ((immr & 0x3Fu) << 16) | ((imms & 0x3Fu) << 10)
           | ((rn & 0x1Fu) << 5) | (rd & 0x1Fu);
}

// LDR/STR (unsigned-offset, uimm12). size: 2=32b, 3=64b. LE-only: AArch64
// LDR reads bytes in target endian; on aarch64_be the same instruction
// yields a different result. See REPORT_ROUND6 §aarch64_be.
static uint32_t encLdrStrUI(bool load, unsigned size, unsigned rt,
                            unsigned rn, unsigned imm12) {
  uint32_t op = 0x39000000u;          // size=00 (8-bit) base
  op |= ((uint32_t)size << 30);       // 10=32b, 11=64b
  op |= (load ? 0x00400000u : 0u);
  return op | ((imm12 & 0xFFFu) << 10) | ((rn & 0x1Fu) << 5) | (rt & 0x1Fu);
}
// SUBS (imm) — used for CMP imm. 32-bit form.
static uint32_t encSubsImm32(unsigned rn, unsigned imm12) {
  return 0x71000000u | ((imm12 & 0xFFFu) << 10) | ((rn & 0x1Fu) << 5) | 31u;
}
// SUBS (reg) — CMP reg. 32-bit form.
static uint32_t encSubsReg32(unsigned rn, unsigned rm) {
  return 0x6B000000u | ((rm & 0x1Fu) << 16) | ((rn & 0x1Fu) << 5) | 31u;
}
// B.cond placeholder (imm19 backpatched later).
static uint32_t encBcondStub(unsigned cond) {
  return 0x54000000u | (cond & 0xFu);
}
// B placeholder.
static uint32_t encBStub() { return 0x14000000u; }

static constexpr uint32_t kRet = 0xD65F03C0u;

// ---------------------- helpers & state ----------------------

struct Writer {
  uint8_t *buf; size_t cap; size_t pos = 0;
  bool emit(uint32_t w) {
    if (pos + 4 > cap) return false;
    // LE-only: pack as little-endian instruction word.
    std::memcpy(buf + pos, &w, 4);
    pos += 4;
    return true;
  }
  void patch32(size_t at, uint32_t w) {
    std::memcpy(buf + at, &w, 4);
  }
};

// A pointer-typed SSA value either lives in a GPR, or is a (sp + offset)
// expression (alloca + constant GEP chain).
struct PtrLoc {
  enum Kind { InReg, StackRel } kind;
  unsigned reg;     // for InReg
  int32_t  spOff;   // for StackRel
};

struct ICmpFusion {
  const ICmpInst *I = nullptr;
  CmpInst::Predicate pred = CmpInst::ICMP_EQ;
  unsigned lhsReg = 0;
  // Either rhs is imm12 (>=0) or in a reg.
  int rhsImm = -1;
  unsigned rhsReg = 0;
  bool is64 = false;
};

// translate llvm icmp predicate to aarch64 cond code for the TRUE edge.
static unsigned icmpToCond(CmpInst::Predicate p) {
  switch (p) {
  case CmpInst::ICMP_EQ:  return 0x0; // EQ
  case CmpInst::ICMP_NE:  return 0x1; // NE
  case CmpInst::ICMP_UGT: return 0x8; // HI
  case CmpInst::ICMP_UGE: return 0x2; // HS
  case CmpInst::ICMP_ULT: return 0x3; // LO
  case CmpInst::ICMP_ULE: return 0x9; // LS
  case CmpInst::ICMP_SGT: return 0xC; // GT
  case CmpInst::ICMP_SGE: return 0xA; // GE
  case CmpInst::ICMP_SLT: return 0xB; // LT
  case CmpInst::ICMP_SLE: return 0xD; // LE
  default: return 0xE; // AL = unconditional; should not occur
  }
}

static int asImm12(const Value *V) {
  auto *CI = dyn_cast<ConstantInt>(V);
  if (!CI) return -1;
  const auto &AP = CI->getValue();
  if (AP.isNegative() || AP.getActiveBits() > 12) return -1;
  return (int)CI->getZExtValue();
}

// Compile-time GEP offset for a constant-index GEP on a sized aggregate.
// Returns false if any index is non-constant or the type is unhandled.
static bool constGepOffset(const GEPOperator *GEP, const DataLayout &DL,
                           int64_t &offOut) {
  APInt off(64, 0);
  if (!GEP->accumulateConstantOffset(DL, off)) return false;
  if (off.getActiveBits() > 31) return false;
  offOut = off.getSExtValue();
  return true;
}

} // namespace

// ------------------------------ emit ------------------------------

Result light::emit(const Function &Fn, uint8_t *buf, size_t cap) {
  Result r;
  Writer W{buf, cap};

  const auto &Triple = Fn.getParent()->getTargetTriple();
  if (Triple.rfind("aarch64_be", 0) == 0) {
    r.status = Status::NotAarch64LE;
    r.reason = "aarch64_be not supported (PoC is LE-only)";
    return r;
  }
  if (Triple.rfind("aarch64", 0) != 0) {
    r.status = Status::NotAarch64LE;
    r.reason = "triple is not aarch64*";
    return r;
  }
  if (Fn.isDeclaration() || Fn.empty()) {
    r.status = Status::Unsupported; r.reason = "no body"; return r;
  }
  if (Fn.arg_size() > 8) {
    r.status = Status::Unsupported; r.reason = "> 8 args"; return r;
  }

  const DataLayout &DL = Fn.getParent()->getDataLayout();

  // ---------- Pass 0: frame layout (collect allocas). ----------
  std::unordered_map<const AllocaInst *, int32_t> allocaOff;
  int32_t frameSize = 0;
  for (const BasicBlock &BB : Fn) {
    for (const Instruction &I : BB) {
      if (auto *AI = dyn_cast<AllocaInst>(&I)) {
        if (!AI->isStaticAlloca()) {
          r.status = Status::Unsupported; r.reason = "dynamic alloca"; return r;
        }
        auto szOpt = AI->getAllocationSizeInBits(DL);
        if (!szOpt) { r.status = Status::Unsupported; r.reason = "unsized alloca"; return r; }
        uint64_t bytes = (*szOpt + 7) / 8;
        uint64_t align = AI->getAlign().value();
        if (align < 8) align = 8;
        frameSize = (int32_t)((frameSize + (int32_t)align - 1) & ~((int32_t)align - 1));
        allocaOff[AI] = frameSize;
        frameSize += (int32_t)bytes;
      }
    }
  }
  // 16-byte align the frame.
  if (frameSize) frameSize = (frameSize + 15) & ~15;
  if (frameSize > 0xFFF) {
    r.status = Status::Unsupported; r.reason = "frame > 4095B"; return r;
  }

  // Prologue: sub sp, sp, #frame.
  if (frameSize > 0) {
    if (!W.emit(encAddSubImm(true, true, 31, 31, (unsigned)frameSize))) {
      r.status = Status::TooLarge; return r;
    }
  }

  // ---------- Pass 1: pre-assign scratch registers to every SSA value
  //            that produces a non-pointer, non-void result AND is not a
  //            stack-only pointer. Pointers that live on the stack don't
  //            consume a register. Cast/gep/alloca/phi/load/store/icmp
  //            results are handled inline. We use x9..x15 for scratch.
  //
  // Pre-assign phi registers so predecessor copy-insertion can reference
  // them before visiting the phi's block.

  std::unordered_map<const Value *, unsigned> regOf;
  unsigned nextReg = 9;
  auto assignReg = [&](const Value *V) -> int {
    if (nextReg > 15) return -1;
    unsigned r = nextReg++;
    regOf[V] = r;
    return (int)r;
  };

  // Params: integers go into x{argIdx}; pointer args too (same ABI slot).
  {
    unsigned idx = 0;
    for (const Argument &A : Fn.args()) {
      Type *T = A.getType();
      if (T->isIntegerTy() || T->isPointerTy()) {
        regOf[&A] = idx;
      } else {
        r.status = Status::Unsupported; r.reason = "non-int/ptr arg"; return r;
      }
      idx++;
    }
  }

  // Pre-assign phi regs.
  for (const BasicBlock &BB : Fn) {
    for (const Instruction &I : BB) {
      if (auto *PN = dyn_cast<PHINode>(&I)) {
        if (!PN->getType()->isIntegerTy()) {
          r.status = Status::Unsupported; r.reason = "non-int phi"; return r;
        }
        if (assignReg(PN) < 0) {
          r.status = Status::Unsupported; r.reason = "out of scratch (phi)"; return r;
        }
      }
    }
  }

  // ---------- Pass 2: pointer-location analysis (allocas + const-GEPs). ----------
  // Pointer-typed values we can place: allocas → StackRel{offset}; GEPs with
  // all-constant indices on such a base → StackRel{base + off}; other
  // pointer Values are assumed to be InReg via the regOf map (function args).

  std::unordered_map<const Value *, PtrLoc> ptrLoc;
  for (const Argument &A : Fn.args()) {
    if (A.getType()->isPointerTy())
      ptrLoc[&A] = PtrLoc{PtrLoc::InReg, regOf[&A], 0};
  }
  for (const BasicBlock &BB : Fn) {
    for (const Instruction &I : BB) {
      if (auto *AI = dyn_cast<AllocaInst>(&I)) {
        ptrLoc[AI] = PtrLoc{PtrLoc::StackRel, 0, allocaOff[AI]};
        continue;
      }
      if (auto *GEP = dyn_cast<GetElementPtrInst>(&I)) {
        auto it = ptrLoc.find(GEP->getPointerOperand());
        if (it == ptrLoc.end()) continue; // handled later, error-out when used
        if (it->second.kind != PtrLoc::StackRel) continue; // reg-based GEP not yet supported for load/store below
        int64_t off;
        if (!constGepOffset(cast<GEPOperator>(GEP), DL, off)) continue;
        ptrLoc[GEP] = PtrLoc{PtrLoc::StackRel, 0, it->second.spOff + (int32_t)off};
        continue;
      }
      if (auto *BC = dyn_cast<BitCastInst>(&I)) {
        auto it = ptrLoc.find(BC->getOperand(0));
        if (it != ptrLoc.end()) ptrLoc[BC] = it->second;
        continue;
      }
    }
  }

  // ---------- Pass 3: BB layout + code emission. ----------
  // Record each BB's starting offset in the code buffer, and collect branch
  // fixups { patchPos, targetBB, isBcond, cond }.

  std::unordered_map<const BasicBlock *, size_t> bbStart;
  struct Fixup {
    size_t pos;
    const BasicBlock *target;
    bool bcond;
    unsigned cond;
  };
  std::vector<Fixup> fixups;

  // For the retval-bearing ret, we need to know frameSize. Already have it.

  auto epilogueRet = [&](const Value *retVal) -> bool {
    if (retVal) {
      auto itr = regOf.find(retVal);
      if (itr != regOf.end()) {
        if (itr->second != 0) {
          bool is64 = retVal->getType()->isIntegerTy(64);
          if (!W.emit(encMovReg(is64, 0, itr->second))) return false;
        }
      } else if (auto *CI = dyn_cast<ConstantInt>(retVal)) {
        if (CI->getValue().getActiveBits() > 16 || CI->getValue().isNegative())
          return false;
        bool is64 = CI->getType()->isIntegerTy(64);
        if (!W.emit(encMovz16(is64, 0, (uint16_t)CI->getZExtValue()))) return false;
      } else {
        return false;
      }
    }
    if (frameSize > 0) {
      if (!W.emit(encAddSubImm(false, true, 31, 31, (unsigned)frameSize))) return false;
    }
    return W.emit(kRet);
  };

  // Helper: materialize a small immediate (≤16-bit, non-negative) into x16
  // and return its reg number. Only used as a "slot" register; not tracked.
  auto materializeImm16 = [&](const ConstantInt *CI, bool is64,
                              unsigned &outReg) -> bool {
    if (CI->getValue().isNegative() || CI->getValue().getActiveBits() > 16)
      return false;
    outReg = 16;
    return W.emit(encMovz16(is64, 16, (uint16_t)CI->getZExtValue()));
  };

  // Helper: get a value into a register (returns true on success). Uses x16
  // as the scratch destination for materialized immediates. Caller supplies
  // the desired is64.
  auto valueInReg = [&](const Value *V, bool is64, unsigned &outReg) -> bool {
    auto it = regOf.find(V);
    if (it != regOf.end()) { outReg = it->second; return true; }
    if (auto *CI = dyn_cast<ConstantInt>(V))
      return materializeImm16(CI, is64, outReg);
    return false;
  };

  // Helper: load uimm12-scaled offset check.
  auto fitsScaled = [](int32_t off, unsigned size) -> int {
    unsigned scale = 1u << size; // size=2→4, size=3→8
    if (off < 0) return -1;
    if ((uint32_t)off & (scale - 1)) return -1;
    uint32_t s = (uint32_t)off / scale;
    if (s > 0xFFF) return -1;
    return (int)s;
  };

  // Helper: emit a load from PtrLoc into reg rt, size in {2,3}.
  auto emitLoad = [&](PtrLoc base, unsigned size, unsigned rt) -> bool {
    if (base.kind == PtrLoc::StackRel) {
      int s = fitsScaled(base.spOff, size);
      if (s < 0) return false;
      return W.emit(encLdrStrUI(true, size, rt, 31 /*sp*/, (unsigned)s));
    }
    // InReg, offset=0 only (we don't currently track reg+offset).
    if (base.spOff != 0) return false;
    return W.emit(encLdrStrUI(true, size, rt, base.reg, 0));
  };
  auto emitStore = [&](PtrLoc base, unsigned size, unsigned rt) -> bool {
    if (base.kind == PtrLoc::StackRel) {
      int s = fitsScaled(base.spOff, size);
      if (s < 0) return false;
      return W.emit(encLdrStrUI(false, size, rt, 31, (unsigned)s));
    }
    if (base.spOff != 0) return false;
    return W.emit(encLdrStrUI(false, size, rt, base.reg, 0));
  };

  // Lower memcpy(dst, src, N, false) with N <= 32 into 1–4 LDR/STR pairs.
  auto emitMemcpy = [&](PtrLoc dst, PtrLoc src, uint64_t N) -> bool {
    if (N == 0) return true;
    if (N > 32 || (N % 4) != 0) return false;
    // Use x17 as the transfer register.
    unsigned tmp = 17;
    uint64_t off = 0;
    while (off < N) {
      if (N - off >= 8) {
        PtrLoc s = src, d = dst;
        if (s.kind == PtrLoc::StackRel) s.spOff += off; // LE-only: linear bytes
        if (d.kind == PtrLoc::StackRel) d.spOff += off;
        if (s.kind == PtrLoc::InReg && off != 0) return false;
        if (d.kind == PtrLoc::InReg && off != 0) return false;
        if (!emitLoad(s, 3, tmp)) return false;
        if (!emitStore(d, 3, tmp)) return false;
        off += 8;
      } else {
        PtrLoc s = src, d = dst;
        if (s.kind == PtrLoc::StackRel) s.spOff += off;
        if (d.kind == PtrLoc::StackRel) d.spOff += off;
        if (s.kind == PtrLoc::InReg && off != 0) return false;
        if (d.kind == PtrLoc::InReg && off != 0) return false;
        if (!emitLoad(s, 2, tmp)) return false;
        if (!emitStore(d, 2, tmp)) return false;
        off += 4;
      }
    }
    return true;
  };

  // For icmp/br fusion: remember the last icmp if its only user is the
  // terminating br i1 of the same BB. Reset per BB.
  ICmpFusion pendingCmp;

  for (const BasicBlock &BB : Fn) {
    bbStart[&BB] = W.pos;
    pendingCmp.I = nullptr;

    for (const Instruction &I : BB) {
      // Skip instructions whose effect was already modeled in passes 0/2.
      if (isa<AllocaInst>(&I)) continue;
      if (isa<BitCastInst>(&I)) continue;
      if (auto *GEP = dyn_cast<GetElementPtrInst>(&I)) {
        // Must have been lowered to a PtrLoc in pass 2, otherwise the load/
        // store that uses it will fail. Only accept fully-constant GEPs.
        if (!ptrLoc.count(GEP)) {
          r.status = Status::Unsupported;
          r.reason = "GEP not reducible to stack offset";
          return r;
        }
        continue;
      }

      // Phi nodes are materialized at predecessors' terminators, not here.
      if (isa<PHINode>(&I)) continue;

      // memcpy intrinsic
      if (auto *II = dyn_cast<IntrinsicInst>(&I)) {
        if (II->getIntrinsicID() == Intrinsic::memcpy) {
          auto dit = ptrLoc.find(II->getArgOperand(0));
          auto sit = ptrLoc.find(II->getArgOperand(1));
          auto *N = dyn_cast<ConstantInt>(II->getArgOperand(2));
          if (dit == ptrLoc.end() || sit == ptrLoc.end() || !N) {
            r.status = Status::Unsupported; r.reason = "memcpy operands"; return r;
          }
          if (!emitMemcpy(dit->second, sit->second, N->getZExtValue())) {
            r.status = Status::Unsupported; r.reason = "memcpy size/alignment"; return r;
          }
          continue;
        }
        // lifetime.* / dbg.* / assume: ignore
        switch (II->getIntrinsicID()) {
        case Intrinsic::lifetime_start:
        case Intrinsic::lifetime_end:
        case Intrinsic::assume:
        case Intrinsic::dbg_declare:
        case Intrinsic::dbg_value:
        case Intrinsic::dbg_label:
          continue;
        default:
          r.status = Status::Unsupported;
          r.reason = std::string("unhandled intrinsic: ") + II->getCalledFunction()->getName().str();
          return r;
        }
      }

      // Load
      if (auto *LI = dyn_cast<LoadInst>(&I)) {
        unsigned bits = LI->getType()->isIntegerTy()
            ? LI->getType()->getIntegerBitWidth() : 0;
        if (bits != 32 && bits != 64) {
          r.status = Status::Unsupported; r.reason = "load width"; return r;
        }
        auto it = ptrLoc.find(LI->getPointerOperand());
        if (it == ptrLoc.end()) {
          r.status = Status::Unsupported; r.reason = "load ptr"; return r;
        }
        int rd = assignReg(LI);
        if (rd < 0) { r.status = Status::Unsupported; r.reason = "scratch OOM (load)"; return r; }
        if (!emitLoad(it->second, bits == 64 ? 3u : 2u, (unsigned)rd)) {
          r.status = Status::Unsupported; r.reason = "load offset/encoding"; return r;
        }
        continue;
      }
      // Store
      if (auto *SI = dyn_cast<StoreInst>(&I)) {
        const Value *V = SI->getValueOperand();
        unsigned bits = V->getType()->isIntegerTy()
            ? V->getType()->getIntegerBitWidth() : 0;
        if (bits != 32 && bits != 64) {
          r.status = Status::Unsupported; r.reason = "store width"; return r;
        }
        auto it = ptrLoc.find(SI->getPointerOperand());
        if (it == ptrLoc.end()) {
          r.status = Status::Unsupported; r.reason = "store ptr"; return r;
        }
        unsigned rs;
        if (!valueInReg(V, bits == 64, rs)) {
          r.status = Status::Unsupported; r.reason = "store value"; return r;
        }
        if (!emitStore(it->second, bits == 64 ? 3u : 2u, rs)) {
          r.status = Status::Unsupported; r.reason = "store offset/encoding"; return r;
        }
        continue;
      }

      // icmp — record, fuse with following br.
      if (auto *IC = dyn_cast<ICmpInst>(&I)) {
        Value *L = IC->getOperand(0), *Rh = IC->getOperand(1);
        unsigned bits = L->getType()->isIntegerTy()
            ? L->getType()->getIntegerBitWidth() : 0;
        if (bits != 32 && bits != 64) {
          r.status = Status::Unsupported; r.reason = "icmp width"; return r;
        }
        unsigned rn;
        if (!valueInReg(L, bits == 64, rn)) {
          r.status = Status::Unsupported; r.reason = "icmp lhs"; return r;
        }
        pendingCmp.I = IC;
        pendingCmp.pred = IC->getPredicate();
        pendingCmp.lhsReg = rn;
        pendingCmp.is64 = (bits == 64);
        pendingCmp.rhsImm = asImm12(Rh);
        pendingCmp.rhsReg = 0;
        if (pendingCmp.rhsImm < 0) {
          if (!valueInReg(Rh, bits == 64, pendingCmp.rhsReg)) {
            r.status = Status::Unsupported; r.reason = "icmp rhs"; return r;
          }
        }
        continue;
      }

      // Binary ops
      if (auto *BO = dyn_cast<BinaryOperator>(&I)) {
        if (!BO->getType()->isIntegerTy()) { r.status=Status::Unsupported; r.reason="binop non-int"; return r; }
        unsigned bits = BO->getType()->getIntegerBitWidth();
        if (bits != 32 && bits != 64) { r.status=Status::Unsupported; r.reason="binop width"; return r; }
        bool is64 = (bits == 64);
        int rd = assignReg(&I);
        if (rd < 0) { r.status=Status::Unsupported; r.reason="scratch OOM (binop)"; return r; }
        unsigned rn;
        if (!valueInReg(BO->getOperand(0), is64, rn)) {
          r.status=Status::Unsupported; r.reason="binop op0"; return r;
        }
        int imm = asImm12(BO->getOperand(1));
        auto opc = BO->getOpcode();
        if (opc == Instruction::Add && imm >= 0) {
          if (!W.emit(encAddSubImm(false, is64, (unsigned)rd, rn, (unsigned)imm))) { r.status=Status::TooLarge; return r; }
          continue;
        }
        if (opc == Instruction::Sub && imm >= 0) {
          if (!W.emit(encAddSubImm(true, is64, (unsigned)rd, rn, (unsigned)imm))) { r.status=Status::TooLarge; return r; }
          continue;
        }
        if (opc == Instruction::Shl || opc == Instruction::LShr || opc == Instruction::AShr) {
          auto *CI = dyn_cast<ConstantInt>(BO->getOperand(1));
          if (!CI) { r.status=Status::Unsupported; r.reason="variable shift"; return r; }
          unsigned sh = (unsigned)CI->getZExtValue();
          if (sh >= (is64 ? 64u : 32u)) { r.status=Status::Unsupported; r.reason="shift oversize"; return r; }
          bool ok = (opc == Instruction::Shl)  ? W.emit(encLslImm(is64, (unsigned)rd, rn, sh)) :
                    (opc == Instruction::LShr) ? W.emit(encLsrImm(is64, (unsigned)rd, rn, sh)) :
                                                 W.emit(encAsrImm(is64, (unsigned)rd, rn, sh));
          if (!ok) { r.status=Status::TooLarge; return r; }
          continue;
        }
        // reg-reg fallback (or imm-materialized into x16)
        unsigned rm;
        if (!valueInReg(BO->getOperand(1), is64, rm)) {
          r.status=Status::Unsupported; r.reason="binop op1"; return r;
        }
        bool ok = false;
        switch (opc) {
        case Instruction::Add: ok = W.emit(encAddSubReg(false, is64, (unsigned)rd, rn, rm)); break;
        case Instruction::Sub: ok = W.emit(encAddSubReg(true , is64, (unsigned)rd, rn, rm)); break;
        case Instruction::Mul: ok = W.emit(encMul(is64, (unsigned)rd, rn, rm)); break;
        case Instruction::And: ok = W.emit(encLogicReg(0, is64, (unsigned)rd, rn, rm)); break;
        case Instruction::Or:  ok = W.emit(encLogicReg(1, is64, (unsigned)rd, rn, rm)); break;
        case Instruction::Xor: ok = W.emit(encLogicReg(2, is64, (unsigned)rd, rn, rm)); break;
        default: r.status=Status::Unsupported; r.reason="binop kind"; return r;
        }
        if (!ok) { r.status=Status::TooLarge; return r; }
        continue;
      }

      // Cast (trunc/zext/sext): w/x register alias — reuse source reg.
      if (auto *CI = dyn_cast<CastInst>(&I)) {
        if (CI->getOpcode() == Instruction::Trunc ||
            CI->getOpcode() == Instruction::ZExt  ||
            CI->getOpcode() == Instruction::SExt) {
          auto it = regOf.find(CI->getOperand(0));
          if (it == regOf.end()) {
            r.status = Status::Unsupported; r.reason = "cast src not in reg"; return r;
          }
          regOf[&I] = it->second;
          continue;
        }
        r.status = Status::Unsupported; r.reason = "cast kind"; return r;
      }

      // Terminators.
      if (auto *RI = dyn_cast<ReturnInst>(&I)) {
        // Before return, if this block has phi-target successors... no, we
        // came from 'br label %.exit' already and did phi copy then.
        if (!epilogueRet(RI->getReturnValue())) {
          r.status = Status::Unsupported; r.reason = "ret lowering"; return r;
        }
        continue;
      }
      if (auto *BR = dyn_cast<BranchInst>(&I)) {
        // Emit phi copies at each successor: for every phi in succ, move its
        // incoming value for BB into the phi's register.
        auto emitPhiCopies = [&](const BasicBlock *succ) -> bool {
          for (const Instruction &J : *succ) {
            auto *PN = dyn_cast<PHINode>(&J);
            if (!PN) break;
            Value *inc = PN->getIncomingValueForBlock(&BB);
            bool is64 = PN->getType()->isIntegerTy(64);
            auto itR = regOf.find(PN);
            if (itR == regOf.end()) return false;
            unsigned phiReg = itR->second;
            unsigned srcReg;
            if (!valueInReg(inc, is64, srcReg)) return false;
            if (srcReg != phiReg) {
              if (!W.emit(encMovReg(is64, phiReg, srcReg))) return false;
            }
          }
          return true;
        };

        if (BR->isUnconditional()) {
          if (!emitPhiCopies(BR->getSuccessor(0))) {
            r.status = Status::Unsupported; r.reason = "phi copy"; return r;
          }
          // B stub + fixup.
          size_t p = W.pos;
          if (!W.emit(encBStub())) { r.status=Status::TooLarge; return r; }
          fixups.push_back({p, BR->getSuccessor(0), false, 0});
          continue;
        }
        // Conditional: must be fused with the pending icmp.
        if (!pendingCmp.I || BR->getCondition() != pendingCmp.I) {
          r.status = Status::Unsupported;
          r.reason = "cond br without fused icmp";
          return r;
        }
        // emit CMP.
        if (pendingCmp.rhsImm >= 0) {
          if (!W.emit(encSubsImm32(pendingCmp.lhsReg, (unsigned)pendingCmp.rhsImm))) {
            r.status=Status::TooLarge; return r;
          }
          // NB: we only emit a 32-bit CMP (wN) even if the icmp was on i64,
          // because the target IR never does that; if is64 is true, bail.
          if (pendingCmp.is64) {
            r.status = Status::Unsupported; r.reason = "i64 cmp imm"; return r;
          }
        } else {
          if (pendingCmp.is64) {
            r.status = Status::Unsupported; r.reason = "i64 cmp reg"; return r;
          }
          if (!W.emit(encSubsReg32(pendingCmp.lhsReg, pendingCmp.rhsReg))) {
            r.status=Status::TooLarge; return r;
          }
        }

        const BasicBlock *Tsucc = BR->getSuccessor(0);
        const BasicBlock *Fsucc = BR->getSuccessor(1);

        // Phi copies for TRUE path, then B.cond to TRUE; then phi copies for
        // FALSE path, then B to FALSE.
        //
        // If TRUE and FALSE share phi destinations, we may need distinct
        // copies. Simpler correct layout: emit a small trampoline.
        //
        //     <phi copies for TRUE>
        //     B.cond  -> afterFalse      (taken → TRUE)
        //     <phi copies for FALSE>
        //     B       -> FALSE
        //   afterFalse:
        //     B       -> TRUE
        //
        // But because we can't emit labels mid-stream easily, we restructure:
        //
        //     B.cond (invert) -> FALSE_LABEL
        //     <phi copies for TRUE>
        //     B       -> TRUE
        //   FALSE_LABEL:
        //     <phi copies for FALSE>
        //     B       -> FALSE
        //
        // To implement this we emit a B.cond whose target is a synthetic
        // 'mid' point in THIS buffer, and backpatch when we know mid's pos.
        unsigned cond = icmpToCond(pendingCmp.pred);
        unsigned invCond = cond ^ 1u; // invert low bit flips EQ<->NE, etc.
        size_t bcondPos = W.pos;
        if (!W.emit(encBcondStub(invCond))) { r.status=Status::TooLarge; return r; }
        // TRUE edge sequence.
        if (!emitPhiCopies(Tsucc)) { r.status=Status::Unsupported; r.reason="phi copy T"; return r; }
        size_t bTruePos = W.pos;
        if (!W.emit(encBStub())) { r.status=Status::TooLarge; return r; }
        fixups.push_back({bTruePos, Tsucc, false, 0});
        // Backpatch bcondPos to jump here (FALSE edge start).
        {
          int32_t diff = (int32_t)W.pos - (int32_t)bcondPos;
          int32_t imm19 = diff / 4;
          if (imm19 < -(1<<18) || imm19 >= (1<<18)) { r.status=Status::TooLarge; return r; }
          uint32_t w = 0x54000000u | (((uint32_t)imm19 & 0x7FFFFu) << 5) | (invCond & 0xFu);
          W.patch32(bcondPos, w);
        }
        // FALSE edge sequence.
        if (!emitPhiCopies(Fsucc)) { r.status=Status::Unsupported; r.reason="phi copy F"; return r; }
        size_t bFalsePos = W.pos;
        if (!W.emit(encBStub())) { r.status=Status::TooLarge; return r; }
        fixups.push_back({bFalsePos, Fsucc, false, 0});
        continue;
      }

      r.status = Status::Unsupported;
      r.reason = std::string("opcode: ") + I.getOpcodeName();
      return r;
    }
  }

  // ---------- Backpatch branch fixups. ----------
  for (const Fixup &F : fixups) {
    auto it = bbStart.find(F.target);
    if (it == bbStart.end()) {
      r.status = Status::Unsupported; r.reason = "branch to unknown BB"; return r;
    }
    int32_t diff = (int32_t)it->second - (int32_t)F.pos;
    int32_t imm = diff / 4;
    if (F.bcond) {
      if (imm < -(1<<18) || imm >= (1<<18)) { r.status=Status::TooLarge; return r; }
      uint32_t w = 0x54000000u | (((uint32_t)imm & 0x7FFFFu) << 5) | (F.cond & 0xFu);
      W.patch32(F.pos, w);
    } else {
      if (imm < -(1<<25) || imm >= (1<<25)) { r.status=Status::TooLarge; return r; }
      uint32_t w = 0x14000000u | ((uint32_t)imm & 0x3FFFFFFu);
      W.patch32(F.pos, w);
    }
  }

  r.codeBytes = W.pos;
  r.status = Status::Ok;
  return r;
}

// ------------------------------ compile ------------------------------

void *light::compile(const Function &Fn, Result &out) {
  const size_t pageSize = (size_t)sysconf(_SC_PAGESIZE);
  void *page = ::mmap(nullptr, pageSize, PROT_READ | PROT_WRITE,
                      MAP_PRIVATE | MAP_ANONYMOUS, -1, 0);
  if (page == MAP_FAILED) { out.status = Status::TooLarge; out.reason = "mmap"; return nullptr; }
  out = emit(Fn, (uint8_t *)page, pageSize);
  if (out.status != Status::Ok) { ::munmap(page, pageSize); return nullptr; }
  __builtin___clear_cache((char *)page, (char *)page + out.codeBytes);
  if (::mprotect(page, pageSize, PROT_READ | PROT_EXEC) != 0) {
    ::munmap(page, pageSize);
    out.status = Status::TooLarge; out.reason = "mprotect"; return nullptr;
  }
  return page;
}
