<profile>

<section name = "Vitis HLS Report for 'nms'" level="0">
<item name = "Date">Tue Mar 26 11:43:39 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cluster_nms_impl</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nms_Pipeline_2_fu_5795">nms_Pipeline_2, 4952, 4952, 49.520 us, 49.520 us, 4952, 4952, no</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800">nms_Pipeline_VITIS_LOOP_37_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818">nms_Pipeline_VITIS_LOOP_65_7, 45, 143, 0.450 us, 1.430 us, 45, 143, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_25_2">?, ?, ?, -, -, 6, no</column>
<column name=" + VITIS_LOOP_27_3">?, ?, ?, -, -, 0 ~ 65535, no</column>
<column name="- VITIS_LOOP_63_6">6237, 15939, 63 ~ 161, -, -, 99, no</column>
<column name="- VITIS_LOOP_85_8">1188, 88506, 12 ~ 894, -, -, 99, no</column>
<column name=" + VITIS_LOOP_89_9">0, 882, 9, -, -, 0 ~ 98, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 660, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">11, 26, 7055, 9215, -</column>
<column name="Memory">27, -, 7, 11, 0</column>
<column name="Multiplexer">-, -, -, 9443, -</column>
<column name="Register">-, -, 1647, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">13, 12, 8, 36, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 284, 488, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U60">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U61">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U63">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U62">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 4, 0, 830, 734, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 866, 854, 0</column>
<column name="grp_nms_Pipeline_2_fu_5795">nms_Pipeline_2, 0, 0, 15, 55, 0</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800">nms_Pipeline_VITIS_LOOP_37_4, 0, 0, 692, 983, 0</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818">nms_Pipeline_VITIS_LOOP_65_7, 1, 19, 2985, 4266, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_7ns_7ns_7ns_13_4_1_U64">mac_muladd_7ns_7ns_7ns_13_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bboxes_info_index_U">bboxes_info_index_RAM_AUTO_1R1W, 0, 7, 11, 0, 100, 7, 1, 700</column>
<column name="bboxes_info_score_U">bboxes_info_score_RAM_1WNR_AUTO_1R1W, 2, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="bboxes_info_x1_U">bboxes_info_x1_RAM_AUTO_1R1W, 2, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="bboxes_info_y1_U">bboxes_info_x1_RAM_AUTO_1R1W, 2, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="bboxes_info_x2_U">bboxes_info_x1_RAM_AUTO_1R1W, 2, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="bboxes_info_y2_U">bboxes_info_x1_RAM_AUTO_1R1W, 2, 0, 0, 0, 100, 32, 1, 3200</column>
<column name="iou_matrix_U">iou_matrix_RAM_AUTO_1R1W, 16, 0, 0, 0, 4950, 32, 1, 158400</column>
<column name="map_arr_U">nms_Pipeline_VITIS_LOOP_65_7_map_arr_ROM_AUTO_1R, 1, 0, 0, 0, 99, 13, 1, 1287</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln27_fu_8499_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln63_fu_8573_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln84_fu_8649_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln85_fu_8728_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln88_fu_8676_p2">+, 0, 0, 14, 7, 2</column>
<column name="add_ln89_fu_8702_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln94_fu_8951_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln91_fu_8744_p2">-, 0, 0, 14, 13, 13</column>
<column name="and_ln91_1_fu_8863_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln91_2_fu_8869_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln91_3_fu_8874_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln91_fu_8787_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln93_1_fu_8933_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln93_fu_8927_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln94_fu_8995_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln25_fu_8468_p2">icmp, 0, 0, 14, 6, 1</column>
<column name="icmp_ln27_fu_8483_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="icmp_ln63_fu_8559_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="icmp_ln85_fu_8670_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="icmp_ln89_fu_8693_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln91_1_fu_8773_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln91_2_fu_8827_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln91_3_fu_8833_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln91_4_fu_8845_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln91_5_fu_8851_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln91_fu_8767_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln93_1_fu_8911_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln93_2_fu_8717_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln93_3_fu_8723_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln93_fu_8905_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln94_1_fu_8985_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln94_fu_8979_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="ap_block_state10">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln91_1_fu_8839_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln91_2_fu_8857_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln91_fu_8783_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln93_1_fu_8923_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln93_fu_8917_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln94_fu_8991_p2">or, 0, 0, 2, 1, 1</column>
<column name="iou_max_2_fu_8880_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln93_fu_8939_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2443, 464, 1, 464</column>
<column name="bboxes_info_index_address0">526, 106, 7, 742</column>
<column name="bboxes_info_index_ce0">14, 3, 1, 3</column>
<column name="bboxes_info_index_d0">513, 103, 7, 721</column>
<column name="bboxes_info_index_we0">14, 3, 1, 3</column>
<column name="bboxes_info_score_address0">531, 107, 7, 749</column>
<column name="bboxes_info_score_ce0">14, 3, 1, 3</column>
<column name="bboxes_info_score_ce1">9, 2, 1, 2</column>
<column name="bboxes_info_score_d0">517, 104, 32, 3328</column>
<column name="bboxes_info_score_we0">14, 3, 1, 3</column>
<column name="bboxes_info_x1_address0">526, 106, 7, 742</column>
<column name="bboxes_info_x1_ce0">20, 4, 1, 4</column>
<column name="bboxes_info_x1_ce1">9, 2, 1, 2</column>
<column name="bboxes_info_x1_d0">513, 103, 32, 3296</column>
<column name="bboxes_info_x1_we0">14, 3, 1, 3</column>
<column name="bboxes_info_x2_address0">526, 106, 7, 742</column>
<column name="bboxes_info_x2_ce0">20, 4, 1, 4</column>
<column name="bboxes_info_x2_ce1">9, 2, 1, 2</column>
<column name="bboxes_info_x2_d0">513, 103, 32, 3296</column>
<column name="bboxes_info_x2_we0">14, 3, 1, 3</column>
<column name="bboxes_info_y1_address0">526, 106, 7, 742</column>
<column name="bboxes_info_y1_ce0">20, 4, 1, 4</column>
<column name="bboxes_info_y1_ce1">9, 2, 1, 2</column>
<column name="bboxes_info_y1_d0">513, 103, 32, 3296</column>
<column name="bboxes_info_y1_we0">14, 3, 1, 3</column>
<column name="bboxes_info_y2_address0">526, 106, 7, 742</column>
<column name="bboxes_info_y2_ce0">20, 4, 1, 4</column>
<column name="bboxes_info_y2_ce1">9, 2, 1, 2</column>
<column name="bboxes_info_y2_d0">513, 103, 32, 3296</column>
<column name="bboxes_info_y2_we0">14, 3, 1, 3</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem1_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_WDATA">14, 3, 8, 24</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_5844_ce">9, 2, 1, 2</column>
<column name="grp_fu_5844_opcode">20, 4, 2, 8</column>
<column name="grp_fu_5844_p0">20, 4, 32, 128</column>
<column name="grp_fu_5844_p1">20, 4, 32, 128</column>
<column name="grp_fu_5848_ce">9, 2, 1, 2</column>
<column name="grp_fu_5848_opcode">20, 4, 2, 8</column>
<column name="grp_fu_5848_p0">20, 4, 32, 128</column>
<column name="grp_fu_5848_p1">20, 4, 32, 128</column>
<column name="grp_fu_5854_ce">9, 2, 1, 2</column>
<column name="grp_fu_5854_p0">14, 3, 32, 96</column>
<column name="grp_fu_5854_p1">14, 3, 32, 96</column>
<column name="grp_fu_5858_ce">20, 4, 1, 4</column>
<column name="grp_fu_5858_opcode">25, 5, 5, 25</column>
<column name="grp_fu_5858_p0">37, 7, 32, 224</column>
<column name="grp_fu_5858_p1">31, 6, 32, 192</column>
<column name="i_1_reg_5763">9, 2, 7, 14</column>
<column name="i_2_fu_578">9, 2, 7, 14</column>
<column name="i_3_fu_582">9, 2, 7, 14</column>
<column name="i_fu_542">9, 2, 6, 12</column>
<column name="iou_matrix_address0">25, 5, 13, 65</column>
<column name="iou_matrix_ce0">20, 4, 1, 4</column>
<column name="iou_matrix_d0">14, 3, 32, 96</column>
<column name="iou_matrix_we0">14, 3, 1, 3</column>
<column name="iou_max_1_reg_5785">9, 2, 32, 64</column>
<column name="j_1_reg_5773">9, 2, 7, 14</column>
<column name="map_arr_address0">14, 3, 7, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln27_reg_9109">7, 0, 7, 0</column>
<column name="add_ln89_reg_9261">7, 0, 7, 0</column>
<column name="and_ln94_reg_9361">1, 0, 1, 0</column>
<column name="ap_CS_fsm">463, 0, 463, 0</column>
<column name="bboxes_info_score_addr_102_reg_9276">7, 0, 7, 0</column>
<column name="bitcast_ln93_1_reg_9216">32, 0, 32, 0</column>
<column name="gap_2_reg_9055">6, 0, 6, 0</column>
<column name="gmem0_addr_reg_9038">64, 0, 64, 0</column>
<column name="gmem1_addr_reg_9044">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_9345">64, 0, 64, 0</column>
<column name="gmem_addr_reg_9210">64, 0, 64, 0</column>
<column name="grp_nms_Pipeline_2_fu_5795_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_37_4_fu_5800_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nms_Pipeline_VITIS_LOOP_65_7_fu_5818_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_5763">7, 0, 7, 0</column>
<column name="i_2_fu_578">7, 0, 7, 0</column>
<column name="i_3_fu_582">7, 0, 7, 0</column>
<column name="i_5_reg_9129">7, 0, 7, 0</column>
<column name="i_fu_542">6, 0, 6, 0</column>
<column name="icmp_ln91_1_reg_9306">1, 0, 1, 0</column>
<column name="icmp_ln91_reg_9301">1, 0, 1, 0</column>
<column name="icmp_ln93_2_reg_9266">1, 0, 1, 0</column>
<column name="icmp_ln93_3_reg_9271">1, 0, 1, 0</column>
<column name="icmp_ln94_1_reg_9356">1, 0, 1, 0</column>
<column name="icmp_ln94_reg_9351">1, 0, 1, 0</column>
<column name="indices_read_reg_9020">64, 0, 64, 0</column>
<column name="iou_matrix_load_reg_9321">32, 0, 32, 0</column>
<column name="iou_max_1_reg_5785">32, 0, 32, 0</column>
<column name="j_1_reg_5773">7, 0, 7, 0</column>
<column name="mul1_reg_9165">32, 0, 32, 0</column>
<column name="reg_5865">32, 0, 32, 0</column>
<column name="reg_5869">32, 0, 32, 0</column>
<column name="reg_5873">32, 0, 32, 0</column>
<column name="reg_5880">32, 0, 32, 0</column>
<column name="reg_5887">32, 0, 32, 0</column>
<column name="reg_5894">32, 0, 32, 0</column>
<column name="reg_5901">32, 0, 32, 0</column>
<column name="reg_5908">32, 0, 32, 0</column>
<column name="reg_5914">32, 0, 32, 0</column>
<column name="select_ln93_reg_9338">32, 0, 32, 0</column>
<column name="sub_ln91_reg_9296">13, 0, 13, 0</column>
<column name="temp_index_reg_9114">7, 0, 7, 0</column>
<column name="threshold_read_reg_9026">32, 0, 32, 0</column>
<column name="tmp_1_reg_9119">8, 0, 8, 0</column>
<column name="tmp_23_reg_9316">1, 0, 1, 0</column>
<column name="tmp_26_reg_9328">1, 0, 1, 0</column>
<column name="trunc_ln37_reg_9124">23, 0, 23, 0</column>
<column name="trunc_ln67_1_reg_9175">23, 0, 23, 0</column>
<column name="trunc_ln67_reg_9170">31, 0, 31, 0</column>
<column name="trunc_ln68_1_reg_9185">23, 0, 23, 0</column>
<column name="trunc_ln68_reg_9180">31, 0, 31, 0</column>
<column name="trunc_ln69_1_reg_9195">23, 0, 23, 0</column>
<column name="trunc_ln69_reg_9190">31, 0, 31, 0</column>
<column name="trunc_ln70_1_reg_9205">23, 0, 23, 0</column>
<column name="trunc_ln70_reg_9200">31, 0, 31, 0</column>
<column name="trunc_ln93_reg_9221">23, 0, 23, 0</column>
<column name="zext_ln85_reg_9237">7, 0, 64, 57</column>
<column name="zext_ln89_reg_9248">7, 0, 13, 6</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nms, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nms, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nms, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
