Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe real_axi_ram_test --timescale 1ns/1ps --debug wave --log ../log/elab_real.txt 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.ariane_axi_pkg
Compiling package work.axi_pkg
Compiling module work.stream_register(T=r_resp_cmd_t_a...
Compiling module work.axi_atop_filter(AxiIdWidth=32'b0...
Compiling module work.spill_register_flushable(T=aw_ch...
Compiling module work.spill_register(T=aw_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=logic...
Compiling module work.spill_register(T=logic[0:0],Bypa...
Compiling module work.spill_register_flushable(T=w_cha...
Compiling module work.spill_register(T=w_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=ar_ch...
Compiling module work.spill_register(T=ar_chan_t_axi_b...
Compiling module work.spill_register_flushable(T=b_cha...
Compiling module work.spill_register(T=b_chan_t_axi_bu...
Compiling module work.spill_register_flushable(T=r_cha...
Compiling module work.spill_register(T=r_chan_t_axi_bu...
Compiling module work.delta_counter(WIDTH=32'b01)
Compiling module work.axi_demux_id_counters(AxiIdBits=...
Compiling module work.counter(WIDTH=32'b01)
Compiling module work.lzc(WIDTH=32'b010)
Compiling module work.rr_arb_tree(NumIn=32'b010,DataTy...
Compiling module work.axi_demux_simple(AxiIdWidth=32'b...
Compiling module work.axi_demux(AxiIdWidth=32'b0100,aw...
Compiling module work.fifo_v3(FALL_THROUGH=1'b1,DEPTH=...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.fifo_v3(DEPTH=32'b01,dtype=r_dat...
Compiling module work.delta_counter(WIDTH=32'b01000)
Compiling module work.counter(WIDTH=32'b01000)
Compiling module work.axi_err_slv(AxiIdWidth=32'b0100,...
Compiling module work.delta_counter(WIDTH=32'b01001)
Compiling module work.counter(WIDTH=32'b01001)
Compiling module work.onehot_to_bin(ONEHOT_WIDTH=32'b0...
Compiling module work.id_queue(ID_WIDTH=4,CAPACITY=2,F...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.id_queue(ID_WIDTH=4,CAPACITY=2,F...
Compiling module work.axi_burst_splitter_counters(MaxT...
Compiling module work.axi_burst_splitter_ax_chan(chan_...
Compiling module work.axi_burst_splitter(MaxReadTxns=3...
Compiling module work.fifo_v3(DEPTH=32'b010,dtype=id_t...
Compiling module work.axi_to_axi_lite_id_reflect(AxiId...
Compiling module work.axi_to_axi_lite(AxiAddrWidth=32'...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.fifo_v3(DEPTH=32'b0100,dtype=axi...
Compiling module work.axi_fifo(Depth=32'b0100,aw_chan_...
Compiling module work.axi_to_simple_if(axi_req_t=m_req...
Compiling module work.axi_ram(MEM_BASE=64'b0,MEM_SIZE=...
Compiling module work.real_axi_ram_test
Built simulation snapshot work.real_axi_ram_test
