<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element fir_compiler_ii_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="10M16SAU169C8G" />
 <parameter name="deviceFamily" value="MAX 10" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName">LimeSDR-Mini_lms7_lelec210x.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="fir_compiler_ii_0_avalon_streaming_sink"
   internal="fir_compiler_ii_0.avalon_streaming_sink"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fir_compiler_ii_0_avalon_streaming_source"
   internal="fir_compiler_ii_0.avalon_streaming_source"
   type="avalon_streaming"
   dir="start" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="18.1"
   enabled="1">
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter name="backPressure" value="false" />
  <parameter name="bankCount" value="1" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter name="clockRate" value="125" />
  <parameter name="clockSlack" value="0" />
  <parameter name="coeffBitWidth" value="8" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="coeffFracBitWidth" value="7" />
  <parameter name="coeffReload" value="false" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="coeffSetRealValue">-0.0017003969036736089,1.7580300581294008E-18,0.0029373315708906816,-3.27687161443337E-18,-0.006730091366404413,6.051933223713989E-18,0.014093887903991936,-9.603381523083373E-18,-0.026785035820053857,1.3317138837685634E-17,0.04909896059357541,-1.6551062789400004E-17,-0.0969383327763008,1.8745978547698297E-17,0.31561956332448227,0.5008082269469846,0.31561956332448227,1.8745978547698297E-17,-0.0969383327763008,-1.6551062789400007E-17,0.04909896059357542,1.3317138837685634E-17,-0.026785035820053864,-9.603381523083378E-18,0.014093887903991936,6.0519332237139965E-18,-0.006730091366404419,-3.27687161443337E-18,0.002937331570890683,1.7580300581294008E-18,-0.0017003969036736089</parameter>
  <parameter name="coeffSetRealValueImag">0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0</parameter>
  <parameter name="coeffType" value="frac" />
  <parameter name="decimFactor" value="1" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="deviceFamily" value="MAX 10" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="filterType" value="single" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <parameter name="inputBitWidth" value="12" />
  <parameter name="inputChannelNum" value="2" />
  <parameter name="inputFracBitWidth" value="11" />
  <parameter name="inputRate" value="125" />
  <parameter name="inputType" value="frac" />
  <parameter name="interpFactor" value="1" />
  <parameter name="karatsuba" value="false" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="num_modes" value="2" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="outLsbBitRem" value="9" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outMsbBitRem" value="4" />
  <parameter name="outType" value="frac" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="speedGrade" value="slow" />
  <parameter name="symmetryMode" value="nsym" />
 </module>
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="fir_compiler_ii_0.clk" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="fir_compiler_ii_0.rst" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
