\t (00:00:03) allegro 16.6-2015 S065 (v16-6-112FH) Windows 32
\t (00:00:03)     Journal start - Sat Jul 02 01:14:50 2016
\t (00:00:03)         Host=PSAI-PC User=psai Pid=4248 CPUs=4
\t (00:00:03) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:03) 
\t (00:00:05) Opening existing design...
\d (00:00:05) Design opened: E:/material/lool Inds Vibration/hardware/v2.0/pcb/vibration.brd
\i (00:00:06) trapsize 88550
\i (00:00:06) trapsize 86168
\i (00:00:06) trapsize 88960
\i (00:00:06) trapsize 74134
\i (00:00:06) trapsize 74134
\i (00:00:07) generaledit 
\i (00:00:20) exit 
\t (00:00:20)     Journal end - Sat Jul 02 01:15:06 2016
