<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LEDs.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VerilogModulLEDs.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="VerilogModulLEDs.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VerilogModulLEDs.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VerilogModulLEDs.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="VerilogModulLEDs.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VerilogModulLEDs.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VerilogModulLEDs.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VerilogModulLEDs.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VerilogModulLEDs.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VerilogModulLEDs.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VerilogModulLEDs.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VerilogModulLEDs.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VerilogModulLEDs.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VerilogModulLEDs.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VerilogModulLEDs.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VerilogModulLEDs.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VerilogModulLEDs.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VerilogModulLEDs.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VerilogModulLEDs.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VerilogModulLEDs.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VerilogModulLEDs.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VerilogModulLEDs.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VerilogModulLEDs.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VerilogModulLEDs_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VerilogModulLEDs_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VerilogModulLEDs_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VerilogModulLEDs_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VerilogModulLEDs_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VerilogModulLEDs_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerilogModulLEDs_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerilogModulLEDs_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VerilogModulLEDs_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VerilogModulLEDs_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerilogModulLEDs_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VerilogModulLEDs_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VerilogModulLEDs_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VerilogModulLEDs_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VerilogModulLEDs_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7934231149151090534" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="794146684260248193" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2195838587886530728" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731118" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8401795542785560181" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1568731129" xil_pn:in_ck="-7284372582665557211" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3671993747692641996" xil_pn:start_ts="1568731118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VerilogModulLEDs.lso"/>
      <outfile xil_pn:name="VerilogModulLEDs.ngc"/>
      <outfile xil_pn:name="VerilogModulLEDs.ngr"/>
      <outfile xil_pn:name="VerilogModulLEDs.prj"/>
      <outfile xil_pn:name="VerilogModulLEDs.stx"/>
      <outfile xil_pn:name="VerilogModulLEDs.syr"/>
      <outfile xil_pn:name="VerilogModulLEDs.xst"/>
      <outfile xil_pn:name="VerilogModulLEDs_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1568731366" xil_pn:in_ck="133395562718013522" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7905849493564359677" xil_pn:start_ts="1568731366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1568731370" xil_pn:in_ck="6275644593409038681" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4577978208538728836" xil_pn:start_ts="1568731366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VerilogModulLEDs.bld"/>
      <outfile xil_pn:name="VerilogModulLEDs.ngd"/>
      <outfile xil_pn:name="VerilogModulLEDs_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568731379" xil_pn:in_ck="6275644593409038682" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1568731370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VerilogModulLEDs.pcf"/>
      <outfile xil_pn:name="VerilogModulLEDs_map.map"/>
      <outfile xil_pn:name="VerilogModulLEDs_map.mrp"/>
      <outfile xil_pn:name="VerilogModulLEDs_map.ncd"/>
      <outfile xil_pn:name="VerilogModulLEDs_map.ngm"/>
      <outfile xil_pn:name="VerilogModulLEDs_map.xrpt"/>
      <outfile xil_pn:name="VerilogModulLEDs_summary.xml"/>
      <outfile xil_pn:name="VerilogModulLEDs_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568731390" xil_pn:in_ck="6028347913918547315" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1568731379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VerilogModulLEDs.ncd"/>
      <outfile xil_pn:name="VerilogModulLEDs.pad"/>
      <outfile xil_pn:name="VerilogModulLEDs.par"/>
      <outfile xil_pn:name="VerilogModulLEDs.ptwx"/>
      <outfile xil_pn:name="VerilogModulLEDs.unroutes"/>
      <outfile xil_pn:name="VerilogModulLEDs.xpi"/>
      <outfile xil_pn:name="VerilogModulLEDs_pad.csv"/>
      <outfile xil_pn:name="VerilogModulLEDs_pad.txt"/>
      <outfile xil_pn:name="VerilogModulLEDs_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1568731403" xil_pn:in_ck="-581790827684613244" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1568731397">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VerilogModulLEDs.bgn"/>
      <outfile xil_pn:name="VerilogModulLEDs.bit"/>
      <outfile xil_pn:name="VerilogModulLEDs.drc"/>
      <outfile xil_pn:name="VerilogModulLEDs.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1568731390" xil_pn:in_ck="6275644593409038550" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1568731388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="VerilogModulLEDs.twr"/>
      <outfile xil_pn:name="VerilogModulLEDs.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
