#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 12 16:59:40 2023
# Process ID: 5124
# Current directory: C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21988 C:\Users\Ilya\Documents\Workspace\Vivado\verilog_labs\verilog_practice.xpr
# Log file: C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/vivado.log
# Journal file: C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/verilog_practice.xpr
INFO: [Project 1-313] Project file moved from 'D:/Workspace/Verilog/verilog_practice' since last save.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
WARNING: [Project 1-231] Project 'verilog_practice.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 698.648 ; gain = 95.129
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as vivado-practice C:/Users/Ilya/Documents/Workspace/vivado-practice -force
save_project_as: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 700.082 ; gain = 1.434
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim'
"xelab -wto 85ed9a59e11545c7915d66cdfd0be658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 85ed9a59e11545c7915d66cdfd0be658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 109.824 ; gain = 17.559
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 12 17:03:40 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 700.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ilya/Documents/Workspace/vivado-practice/vivado-practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/testbench_behav.wcfg
WARNING: Simulation object /testbench/DUT/nonlinear_overlay/nonlinear_result was not found in the design.
WARNING: Simulation object /testbench/DUT/nonlinear_overlay/resultOnNextClk was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 778.312 ; gain = 69.457
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 778.312 ; gain = 78.230
run 34 us
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 19375 ns : File "C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/testbench.sv" Line 84
export_ip_user_files -of_objects  [get_files C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/kuznechik_cipher.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Ilya/Documents/Workspace/Vivado/verilog_labs/files/kuznechik_cipher.sv
