

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'
================================================================
* Date:           Mon Sep 15 18:59:06 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.094 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_49_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%map_buf_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_0_load"   --->   Operation 5 'read' 'map_buf_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %map_buf_0_load_read, i32 %map_buf_0_loc_0_out"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [src/spmm_device_fpga.cpp:51]   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln49 = icmp_eq  i5 %i_3, i5 16" [src/spmm_device_fpga.cpp:49]   --->   Operation 10 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln49 = add i5 %i_3, i5 1" [src/spmm_device_fpga.cpp:49]   --->   Operation 12 'add' 'add_ln49' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %for.inc.split, void %VITIS_LOOP_53_2.exitStub" [src/spmm_device_fpga.cpp:49]   --->   Operation 13 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:50]   --->   Operation 14 'specpipeline' 'specpipeline_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/spmm_device_fpga.cpp:49]   --->   Operation 15 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i5 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 16 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %trunc_ln51" [src/spmm_device_fpga.cpp:51]   --->   Operation 17 'zext' 'zext_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%switch_ln51 = switch i4 %trunc_ln51, void %arrayidx3.case.15, i4 0, void %arrayidx3.case.0, i4 1, void %arrayidx3.case.1, i4 2, void %arrayidx3.case.2, i4 3, void %arrayidx3.case.3, i4 4, void %arrayidx3.case.4, i4 5, void %arrayidx3.case.5, i4 6, void %arrayidx3.case.6, i4 7, void %arrayidx3.case.7, i4 8, void %arrayidx3.case.8, i4 9, void %arrayidx3.case.9, i4 10, void %arrayidx3.case.10, i4 11, void %arrayidx3.case.11, i4 12, void %arrayidx3.case.12, i4 13, void %arrayidx3.case.13, i4 14, void %arrayidx3.case.14" [src/spmm_device_fpga.cpp:51]   --->   Operation 18 'switch' 'switch_ln51' <Predicate = (!icmp_ln49)> <Delay = 0.34>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_14, i2 2" [src/spmm_device_fpga.cpp:51]   --->   Operation 19 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 14)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 20 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 14)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_13, i3 5" [src/spmm_device_fpga.cpp:51]   --->   Operation 21 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 13)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 22 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 13)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_12, i3 4" [src/spmm_device_fpga.cpp:51]   --->   Operation 23 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 24 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_11, i4 11" [src/spmm_device_fpga.cpp:51]   --->   Operation 25 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 26 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 11)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_10, i4 10" [src/spmm_device_fpga.cpp:51]   --->   Operation 27 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 10)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 28 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 10)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_9, i4 9" [src/spmm_device_fpga.cpp:51]   --->   Operation 29 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 30 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 9)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_8, i4 8" [src/spmm_device_fpga.cpp:51]   --->   Operation 31 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 8)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 32 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 8)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_7, i1 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 33 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 7)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 7)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_6, i2 2" [src/spmm_device_fpga.cpp:51]   --->   Operation 35 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 6)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 36 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 6)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_5, i3 5" [src/spmm_device_fpga.cpp:51]   --->   Operation 37 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 5)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 5)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %map_buf_4, i3 4" [src/spmm_device_fpga.cpp:51]   --->   Operation 39 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 4)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 40 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_3, i1 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 41 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 42 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %map_buf_2, i2 2" [src/spmm_device_fpga.cpp:51]   --->   Operation 43 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %map_buf_1, i1 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 45 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 46 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %zext_ln51" [src/spmm_device_fpga.cpp:51]   --->   Operation 47 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln51 = store i32 %zext_ln51, i32 %map_buf_0_loc_0_out" [src/spmm_device_fpga.cpp:51]   --->   Operation 48 'store' 'store_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 0)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 49 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 0)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %map_buf_15, i4 %trunc_ln51" [src/spmm_device_fpga.cpp:51]   --->   Operation 50 'write' 'write_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 15)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3.exit" [src/spmm_device_fpga.cpp:51]   --->   Operation 51 'br' 'br_ln51' <Predicate = (!icmp_ln49 & trunc_ln51 == 15)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln49 = store i5 %add_ln49, i5 %i" [src/spmm_device_fpga.cpp:49]   --->   Operation 52 'store' 'store_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [src/spmm_device_fpga.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [19]  (0 ns)
	'load' operation ('i', src/spmm_device_fpga.cpp:51) on local variable 'i' [25]  (0 ns)
	'add' operation ('add_ln49', src/spmm_device_fpga.cpp:49) [28]  (0.707 ns)
	'store' operation ('store_ln49', src/spmm_device_fpga.cpp:49) of variable 'add_ln49', src/spmm_device_fpga.cpp:49 on local variable 'i' [86]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
