
hw5_q2_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b84  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001f8b4  08005d60  08005d60  00006d60  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025614  08025614  000277a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025614  08025614  00026614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802561c  0802561c  000277a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802561c  0802561c  0002661c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08025620  08025620  00026620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000007a4  20000000  08025624  00027000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a90  200007a4  08025dc8  000277a4  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20001234  08025dc8  00028234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000277a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b3fc  00000000  00000000  000277d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002070  00000000  00000000  00032bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000860  00000000  00000000  00034c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000062a  00000000  00000000  000354a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023f93  00000000  00000000  00035aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c426  00000000  00000000  00059a5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d74c1  00000000  00000000  00065e83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0013d344  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e4  00000000  00000000  0013d3cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0013fdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200007a4 	.word	0x200007a4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005d3c 	.word	0x08005d3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200007a8 	.word	0x200007a8
 800020c:	08005d3c 	.word	0x08005d3c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b988 	b.w	8000960 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	468e      	mov	lr, r1
 8000670:	4604      	mov	r4, r0
 8000672:	4688      	mov	r8, r1
 8000674:	2b00      	cmp	r3, #0
 8000676:	d14a      	bne.n	800070e <__udivmoddi4+0xa6>
 8000678:	428a      	cmp	r2, r1
 800067a:	4617      	mov	r7, r2
 800067c:	d962      	bls.n	8000744 <__udivmoddi4+0xdc>
 800067e:	fab2 f682 	clz	r6, r2
 8000682:	b14e      	cbz	r6, 8000698 <__udivmoddi4+0x30>
 8000684:	f1c6 0320 	rsb	r3, r6, #32
 8000688:	fa01 f806 	lsl.w	r8, r1, r6
 800068c:	fa20 f303 	lsr.w	r3, r0, r3
 8000690:	40b7      	lsls	r7, r6
 8000692:	ea43 0808 	orr.w	r8, r3, r8
 8000696:	40b4      	lsls	r4, r6
 8000698:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800069c:	fa1f fc87 	uxth.w	ip, r7
 80006a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006a4:	0c23      	lsrs	r3, r4, #16
 80006a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006ae:	fb01 f20c 	mul.w	r2, r1, ip
 80006b2:	429a      	cmp	r2, r3
 80006b4:	d909      	bls.n	80006ca <__udivmoddi4+0x62>
 80006b6:	18fb      	adds	r3, r7, r3
 80006b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80006bc:	f080 80ea 	bcs.w	8000894 <__udivmoddi4+0x22c>
 80006c0:	429a      	cmp	r2, r3
 80006c2:	f240 80e7 	bls.w	8000894 <__udivmoddi4+0x22c>
 80006c6:	3902      	subs	r1, #2
 80006c8:	443b      	add	r3, r7
 80006ca:	1a9a      	subs	r2, r3, r2
 80006cc:	b2a3      	uxth	r3, r4
 80006ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80006d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006da:	fb00 fc0c 	mul.w	ip, r0, ip
 80006de:	459c      	cmp	ip, r3
 80006e0:	d909      	bls.n	80006f6 <__udivmoddi4+0x8e>
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006e8:	f080 80d6 	bcs.w	8000898 <__udivmoddi4+0x230>
 80006ec:	459c      	cmp	ip, r3
 80006ee:	f240 80d3 	bls.w	8000898 <__udivmoddi4+0x230>
 80006f2:	443b      	add	r3, r7
 80006f4:	3802      	subs	r0, #2
 80006f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006fa:	eba3 030c 	sub.w	r3, r3, ip
 80006fe:	2100      	movs	r1, #0
 8000700:	b11d      	cbz	r5, 800070a <__udivmoddi4+0xa2>
 8000702:	40f3      	lsrs	r3, r6
 8000704:	2200      	movs	r2, #0
 8000706:	e9c5 3200 	strd	r3, r2, [r5]
 800070a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800070e:	428b      	cmp	r3, r1
 8000710:	d905      	bls.n	800071e <__udivmoddi4+0xb6>
 8000712:	b10d      	cbz	r5, 8000718 <__udivmoddi4+0xb0>
 8000714:	e9c5 0100 	strd	r0, r1, [r5]
 8000718:	2100      	movs	r1, #0
 800071a:	4608      	mov	r0, r1
 800071c:	e7f5      	b.n	800070a <__udivmoddi4+0xa2>
 800071e:	fab3 f183 	clz	r1, r3
 8000722:	2900      	cmp	r1, #0
 8000724:	d146      	bne.n	80007b4 <__udivmoddi4+0x14c>
 8000726:	4573      	cmp	r3, lr
 8000728:	d302      	bcc.n	8000730 <__udivmoddi4+0xc8>
 800072a:	4282      	cmp	r2, r0
 800072c:	f200 8105 	bhi.w	800093a <__udivmoddi4+0x2d2>
 8000730:	1a84      	subs	r4, r0, r2
 8000732:	eb6e 0203 	sbc.w	r2, lr, r3
 8000736:	2001      	movs	r0, #1
 8000738:	4690      	mov	r8, r2
 800073a:	2d00      	cmp	r5, #0
 800073c:	d0e5      	beq.n	800070a <__udivmoddi4+0xa2>
 800073e:	e9c5 4800 	strd	r4, r8, [r5]
 8000742:	e7e2      	b.n	800070a <__udivmoddi4+0xa2>
 8000744:	2a00      	cmp	r2, #0
 8000746:	f000 8090 	beq.w	800086a <__udivmoddi4+0x202>
 800074a:	fab2 f682 	clz	r6, r2
 800074e:	2e00      	cmp	r6, #0
 8000750:	f040 80a4 	bne.w	800089c <__udivmoddi4+0x234>
 8000754:	1a8a      	subs	r2, r1, r2
 8000756:	0c03      	lsrs	r3, r0, #16
 8000758:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800075c:	b280      	uxth	r0, r0
 800075e:	b2bc      	uxth	r4, r7
 8000760:	2101      	movs	r1, #1
 8000762:	fbb2 fcfe 	udiv	ip, r2, lr
 8000766:	fb0e 221c 	mls	r2, lr, ip, r2
 800076a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800076e:	fb04 f20c 	mul.w	r2, r4, ip
 8000772:	429a      	cmp	r2, r3
 8000774:	d907      	bls.n	8000786 <__udivmoddi4+0x11e>
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	f10c 38ff 	add.w	r8, ip, #4294967295
 800077c:	d202      	bcs.n	8000784 <__udivmoddi4+0x11c>
 800077e:	429a      	cmp	r2, r3
 8000780:	f200 80e0 	bhi.w	8000944 <__udivmoddi4+0x2dc>
 8000784:	46c4      	mov	ip, r8
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	fbb3 f2fe 	udiv	r2, r3, lr
 800078c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000790:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000794:	fb02 f404 	mul.w	r4, r2, r4
 8000798:	429c      	cmp	r4, r3
 800079a:	d907      	bls.n	80007ac <__udivmoddi4+0x144>
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	f102 30ff 	add.w	r0, r2, #4294967295
 80007a2:	d202      	bcs.n	80007aa <__udivmoddi4+0x142>
 80007a4:	429c      	cmp	r4, r3
 80007a6:	f200 80ca 	bhi.w	800093e <__udivmoddi4+0x2d6>
 80007aa:	4602      	mov	r2, r0
 80007ac:	1b1b      	subs	r3, r3, r4
 80007ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007b2:	e7a5      	b.n	8000700 <__udivmoddi4+0x98>
 80007b4:	f1c1 0620 	rsb	r6, r1, #32
 80007b8:	408b      	lsls	r3, r1
 80007ba:	fa22 f706 	lsr.w	r7, r2, r6
 80007be:	431f      	orrs	r7, r3
 80007c0:	fa0e f401 	lsl.w	r4, lr, r1
 80007c4:	fa20 f306 	lsr.w	r3, r0, r6
 80007c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007d0:	4323      	orrs	r3, r4
 80007d2:	fa00 f801 	lsl.w	r8, r0, r1
 80007d6:	fa1f fc87 	uxth.w	ip, r7
 80007da:	fbbe f0f9 	udiv	r0, lr, r9
 80007de:	0c1c      	lsrs	r4, r3, #16
 80007e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007ec:	45a6      	cmp	lr, r4
 80007ee:	fa02 f201 	lsl.w	r2, r2, r1
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x1a0>
 80007f4:	193c      	adds	r4, r7, r4
 80007f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007fa:	f080 809c 	bcs.w	8000936 <__udivmoddi4+0x2ce>
 80007fe:	45a6      	cmp	lr, r4
 8000800:	f240 8099 	bls.w	8000936 <__udivmoddi4+0x2ce>
 8000804:	3802      	subs	r0, #2
 8000806:	443c      	add	r4, r7
 8000808:	eba4 040e 	sub.w	r4, r4, lr
 800080c:	fa1f fe83 	uxth.w	lr, r3
 8000810:	fbb4 f3f9 	udiv	r3, r4, r9
 8000814:	fb09 4413 	mls	r4, r9, r3, r4
 8000818:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800081c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000820:	45a4      	cmp	ip, r4
 8000822:	d908      	bls.n	8000836 <__udivmoddi4+0x1ce>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f103 3eff 	add.w	lr, r3, #4294967295
 800082a:	f080 8082 	bcs.w	8000932 <__udivmoddi4+0x2ca>
 800082e:	45a4      	cmp	ip, r4
 8000830:	d97f      	bls.n	8000932 <__udivmoddi4+0x2ca>
 8000832:	3b02      	subs	r3, #2
 8000834:	443c      	add	r4, r7
 8000836:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800083a:	eba4 040c 	sub.w	r4, r4, ip
 800083e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000842:	4564      	cmp	r4, ip
 8000844:	4673      	mov	r3, lr
 8000846:	46e1      	mov	r9, ip
 8000848:	d362      	bcc.n	8000910 <__udivmoddi4+0x2a8>
 800084a:	d05f      	beq.n	800090c <__udivmoddi4+0x2a4>
 800084c:	b15d      	cbz	r5, 8000866 <__udivmoddi4+0x1fe>
 800084e:	ebb8 0203 	subs.w	r2, r8, r3
 8000852:	eb64 0409 	sbc.w	r4, r4, r9
 8000856:	fa04 f606 	lsl.w	r6, r4, r6
 800085a:	fa22 f301 	lsr.w	r3, r2, r1
 800085e:	431e      	orrs	r6, r3
 8000860:	40cc      	lsrs	r4, r1
 8000862:	e9c5 6400 	strd	r6, r4, [r5]
 8000866:	2100      	movs	r1, #0
 8000868:	e74f      	b.n	800070a <__udivmoddi4+0xa2>
 800086a:	fbb1 fcf2 	udiv	ip, r1, r2
 800086e:	0c01      	lsrs	r1, r0, #16
 8000870:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000874:	b280      	uxth	r0, r0
 8000876:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800087a:	463b      	mov	r3, r7
 800087c:	4638      	mov	r0, r7
 800087e:	463c      	mov	r4, r7
 8000880:	46b8      	mov	r8, r7
 8000882:	46be      	mov	lr, r7
 8000884:	2620      	movs	r6, #32
 8000886:	fbb1 f1f7 	udiv	r1, r1, r7
 800088a:	eba2 0208 	sub.w	r2, r2, r8
 800088e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000892:	e766      	b.n	8000762 <__udivmoddi4+0xfa>
 8000894:	4601      	mov	r1, r0
 8000896:	e718      	b.n	80006ca <__udivmoddi4+0x62>
 8000898:	4610      	mov	r0, r2
 800089a:	e72c      	b.n	80006f6 <__udivmoddi4+0x8e>
 800089c:	f1c6 0220 	rsb	r2, r6, #32
 80008a0:	fa2e f302 	lsr.w	r3, lr, r2
 80008a4:	40b7      	lsls	r7, r6
 80008a6:	40b1      	lsls	r1, r6
 80008a8:	fa20 f202 	lsr.w	r2, r0, r2
 80008ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008b0:	430a      	orrs	r2, r1
 80008b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008b6:	b2bc      	uxth	r4, r7
 80008b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008bc:	0c11      	lsrs	r1, r2, #16
 80008be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008c2:	fb08 f904 	mul.w	r9, r8, r4
 80008c6:	40b0      	lsls	r0, r6
 80008c8:	4589      	cmp	r9, r1
 80008ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ce:	b280      	uxth	r0, r0
 80008d0:	d93e      	bls.n	8000950 <__udivmoddi4+0x2e8>
 80008d2:	1879      	adds	r1, r7, r1
 80008d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008d8:	d201      	bcs.n	80008de <__udivmoddi4+0x276>
 80008da:	4589      	cmp	r9, r1
 80008dc:	d81f      	bhi.n	800091e <__udivmoddi4+0x2b6>
 80008de:	eba1 0109 	sub.w	r1, r1, r9
 80008e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008e6:	fb09 f804 	mul.w	r8, r9, r4
 80008ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ee:	b292      	uxth	r2, r2
 80008f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008f4:	4542      	cmp	r2, r8
 80008f6:	d229      	bcs.n	800094c <__udivmoddi4+0x2e4>
 80008f8:	18ba      	adds	r2, r7, r2
 80008fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80008fe:	d2c4      	bcs.n	800088a <__udivmoddi4+0x222>
 8000900:	4542      	cmp	r2, r8
 8000902:	d2c2      	bcs.n	800088a <__udivmoddi4+0x222>
 8000904:	f1a9 0102 	sub.w	r1, r9, #2
 8000908:	443a      	add	r2, r7
 800090a:	e7be      	b.n	800088a <__udivmoddi4+0x222>
 800090c:	45f0      	cmp	r8, lr
 800090e:	d29d      	bcs.n	800084c <__udivmoddi4+0x1e4>
 8000910:	ebbe 0302 	subs.w	r3, lr, r2
 8000914:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000918:	3801      	subs	r0, #1
 800091a:	46e1      	mov	r9, ip
 800091c:	e796      	b.n	800084c <__udivmoddi4+0x1e4>
 800091e:	eba7 0909 	sub.w	r9, r7, r9
 8000922:	4449      	add	r1, r9
 8000924:	f1a8 0c02 	sub.w	ip, r8, #2
 8000928:	fbb1 f9fe 	udiv	r9, r1, lr
 800092c:	fb09 f804 	mul.w	r8, r9, r4
 8000930:	e7db      	b.n	80008ea <__udivmoddi4+0x282>
 8000932:	4673      	mov	r3, lr
 8000934:	e77f      	b.n	8000836 <__udivmoddi4+0x1ce>
 8000936:	4650      	mov	r0, sl
 8000938:	e766      	b.n	8000808 <__udivmoddi4+0x1a0>
 800093a:	4608      	mov	r0, r1
 800093c:	e6fd      	b.n	800073a <__udivmoddi4+0xd2>
 800093e:	443b      	add	r3, r7
 8000940:	3a02      	subs	r2, #2
 8000942:	e733      	b.n	80007ac <__udivmoddi4+0x144>
 8000944:	f1ac 0c02 	sub.w	ip, ip, #2
 8000948:	443b      	add	r3, r7
 800094a:	e71c      	b.n	8000786 <__udivmoddi4+0x11e>
 800094c:	4649      	mov	r1, r9
 800094e:	e79c      	b.n	800088a <__udivmoddi4+0x222>
 8000950:	eba1 0109 	sub.w	r1, r1, r9
 8000954:	46c4      	mov	ip, r8
 8000956:	fbb1 f9fe 	udiv	r9, r1, lr
 800095a:	fb09 f804 	mul.w	r8, r9, r4
 800095e:	e7c4      	b.n	80008ea <__udivmoddi4+0x282>

08000960 <__aeabi_idiv0>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <ai_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static int ai_init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b090      	sub	sp, #64	@ 0x40
 8000968:	af00      	add	r7, sp, #0
  ai_error err;

  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800096a:	2100      	movs	r1, #0
 800096c:	4817      	ldr	r0, [pc, #92]	@ (80009cc <ai_init+0x68>)
 800096e:	f002 fa2f 	bl	8002dd0 <ai_network_create>
 8000972:	4603      	mov	r3, r0
 8000974:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (err.type != AI_ERROR_NONE) return -1;
 8000976:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800097a:	2b00      	cmp	r3, #0
 800097c:	d002      	beq.n	8000984 <ai_init+0x20>
 800097e:	f04f 33ff 	mov.w	r3, #4294967295
 8000982:	e01e      	b.n	80009c2 <ai_init+0x5e>

  const ai_network_params params = {
    .params = AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 8000984:	f002 fb24 	bl	8002fd0 <ai_network_data_weights_get>
 8000988:	4602      	mov	r2, r0
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	4611      	mov	r1, r2
 800098e:	4618      	mov	r0, r3
 8000990:	f002 fae8 	bl	8002f64 <ai_network_data_weights_buffer_get>
    .activations = AI_NETWORK_DATA_ACTIVATIONS(activations),
 8000994:	f107 0320 	add.w	r3, r7, #32
 8000998:	490d      	ldr	r1, [pc, #52]	@ (80009d0 <ai_init+0x6c>)
 800099a:	4618      	mov	r0, r3
 800099c:	f002 faae 	bl	8002efc <ai_network_data_activations_buffer_get>
  };

  if (!ai_network_init(network, &params)) return -2;
 80009a0:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <ai_init+0x68>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	1d3a      	adds	r2, r7, #4
 80009a6:	4611      	mov	r1, r2
 80009a8:	4618      	mov	r0, r3
 80009aa:	f002 fa5b 	bl	8002e64 <ai_network_init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	f083 0301 	eor.w	r3, r3, #1
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d002      	beq.n	80009c0 <ai_init+0x5c>
 80009ba:	f06f 0301 	mvn.w	r3, #1
 80009be:	e000      	b.n	80009c2 <ai_init+0x5e>

  return 0;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3740      	adds	r7, #64	@ 0x40
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000810 	.word	0x20000810
 80009d0:	20000814 	.word	0x20000814

080009d4 <ai_run>:

static int ai_run(const float *input, float *output)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
  ai_i32 n_batch;

  ai_buffer *ai_input = ai_network_inputs_get(network, NULL);
 80009de:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <ai_run+0x6c>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f002 fa09 	bl	8002dfc <ai_network_inputs_get>
 80009ea:	6178      	str	r0, [r7, #20]
  ai_buffer *ai_output = ai_network_outputs_get(network, NULL);
 80009ec:	4b14      	ldr	r3, [pc, #80]	@ (8000a40 <ai_run+0x6c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f002 fa1c 	bl	8002e30 <ai_network_outputs_get>
 80009f8:	6138      	str	r0, [r7, #16]

  if (!ai_input || !ai_output) return -1;
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d002      	beq.n	8000a06 <ai_run+0x32>
 8000a00:	693b      	ldr	r3, [r7, #16]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d102      	bne.n	8000a0c <ai_run+0x38>
 8000a06:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0a:	e014      	b.n	8000a36 <ai_run+0x62>

  ai_input[0].data  = AI_HANDLE_PTR((ai_u8*)input);
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	687a      	ldr	r2, [r7, #4]
 8000a10:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR((ai_u8*)output);
 8000a12:	693b      	ldr	r3, [r7, #16]
 8000a14:	683a      	ldr	r2, [r7, #0]
 8000a16:	605a      	str	r2, [r3, #4]

  n_batch = ai_network_run(network, ai_input, ai_output);
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <ai_run+0x6c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	6979      	ldr	r1, [r7, #20]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fa5b 	bl	8002edc <ai_network_run>
 8000a26:	60f8      	str	r0, [r7, #12]
  return (n_batch == 1) ? 0 : -2;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d101      	bne.n	8000a32 <ai_run+0x5e>
 8000a2e:	2300      	movs	r3, #0
 8000a30:	e001      	b.n	8000a36 <ai_run+0x62>
 8000a32:	f06f 0301 	mvn.w	r3, #1
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000810 	.word	0x20000810

08000a44 <uart_print>:

extern UART_HandleTypeDef huart2;

static void uart_print(const char *s)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fbdf 	bl	8000210 <strlen>
 8000a52:	4603      	mov	r3, r0
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5a:	6879      	ldr	r1, [r7, #4]
 8000a5c:	4803      	ldr	r0, [pc, #12]	@ (8000a6c <uart_print+0x28>)
 8000a5e:	f001 fcf3 	bl	8002448 <HAL_UART_Transmit>
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200007c8 	.word	0x200007c8

08000a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b0a8      	sub	sp, #160	@ 0xa0
 8000a74:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a76:	f000 fb69 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a7a:	f000 f8bd 	bl	8000bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a7e:	f000 f967 	bl	8000d50 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a82:	f000 f93b 	bl	8000cfc <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000a86:	f000 f925 	bl	8000cd4 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  char buf[128];
  if (ai_init() != 0) {
 8000a8a:	f7ff ff6b 	bl	8000964 <ai_init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d004      	beq.n	8000a9e <main+0x2e>
    uart_print("AI init FAILED\r\n");
 8000a94:	484e      	ldr	r0, [pc, #312]	@ (8000bd0 <main+0x160>)
 8000a96:	f7ff ffd5 	bl	8000a44 <uart_print>
    while(1);
 8000a9a:	bf00      	nop
 8000a9c:	e7fd      	b.n	8000a9a <main+0x2a>
  }
  uart_print("AI init OK\r\n");
 8000a9e:	484d      	ldr	r0, [pc, #308]	@ (8000bd4 <main+0x164>)
 8000aa0:	f7ff ffd0 	bl	8000a44 <uart_print>
  printf("UART OK\r\n");
 8000aa4:	484c      	ldr	r0, [pc, #304]	@ (8000bd8 <main+0x168>)
 8000aa6:	f004 f9d5 	bl	8004e54 <puts>
  // input kopyala
  for (int i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000ab0:	e010      	b.n	8000ad4 <main+0x64>
    in_data[i] = test_input_data[i];
 8000ab2:	4a4a      	ldr	r2, [pc, #296]	@ (8000bdc <main+0x16c>)
 8000ab4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	4948      	ldr	r1, [pc, #288]	@ (8000be0 <main+0x170>)
 8000ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	440b      	add	r3, r1
 8000ac8:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 8000aca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ace:	3301      	adds	r3, #1
 8000ad0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000ad4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000ad8:	2bcf      	cmp	r3, #207	@ 0xcf
 8000ada:	ddea      	ble.n	8000ab2 <main+0x42>

  // inference
  if (ai_run(in_data, out_data) != 0) {
 8000adc:	4941      	ldr	r1, [pc, #260]	@ (8000be4 <main+0x174>)
 8000ade:	4840      	ldr	r0, [pc, #256]	@ (8000be0 <main+0x170>)
 8000ae0:	f7ff ff78 	bl	80009d4 <ai_run>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d004      	beq.n	8000af4 <main+0x84>
    uart_print("AI run FAILED\r\n");
 8000aea:	483f      	ldr	r0, [pc, #252]	@ (8000be8 <main+0x178>)
 8000aec:	f7ff ffaa 	bl	8000a44 <uart_print>
    while(1);
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <main+0x80>
  }

  // output yazdÄ±r
  uart_print("Output scores:\r\n");
 8000af4:	483d      	ldr	r0, [pc, #244]	@ (8000bec <main+0x17c>)
 8000af6:	f7ff ffa5 	bl	8000a44 <uart_print>
  for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000afa:	2300      	movs	r3, #0
 8000afc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000b00:	e01c      	b.n	8000b3c <main+0xcc>
    snprintf(buf, sizeof(buf), "%d: %.6f\r\n", i, out_data[i]); // @suppress("Float formatting support")
 8000b02:	4a38      	ldr	r2, [pc, #224]	@ (8000be4 <main+0x174>)
 8000b04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	4413      	add	r3, r2
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fd3a 	bl	8000588 <__aeabi_f2d>
 8000b14:	4602      	mov	r2, r0
 8000b16:	460b      	mov	r3, r1
 8000b18:	1d38      	adds	r0, r7, #4
 8000b1a:	e9cd 2300 	strd	r2, r3, [sp]
 8000b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b22:	4a33      	ldr	r2, [pc, #204]	@ (8000bf0 <main+0x180>)
 8000b24:	2180      	movs	r1, #128	@ 0x80
 8000b26:	f004 f99d 	bl	8004e64 <sniprintf>
    uart_print(buf);
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff ff89 	bl	8000a44 <uart_print>
  for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000b32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b36:	3301      	adds	r3, #1
 8000b38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8000b3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b40:	2b09      	cmp	r3, #9
 8000b42:	ddde      	ble.n	8000b02 <main+0x92>
  }

  // argmax
  int best_i = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  float best_v = out_data[0];
 8000b4a:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <main+0x174>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000b52:	2301      	movs	r3, #1
 8000b54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000b58:	e01e      	b.n	8000b98 <main+0x128>
    if (out_data[i] > best_v) { best_v = out_data[i]; best_i = i; }
 8000b5a:	4a22      	ldr	r2, [pc, #136]	@ (8000be4 <main+0x174>)
 8000b5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	edd3 7a00 	vldr	s15, [r3]
 8000b68:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8000b6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b74:	d50b      	bpl.n	8000b8e <main+0x11e>
 8000b76:	4a1b      	ldr	r2, [pc, #108]	@ (8000be4 <main+0x174>)
 8000b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000b86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8000b8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b92:	3301      	adds	r3, #1
 8000b94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000b98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000b9c:	2b09      	cmp	r3, #9
 8000b9e:	dddc      	ble.n	8000b5a <main+0xea>
  }
  snprintf(buf, sizeof(buf), "Predicted class = %d (score=%.6f)\r\n", best_i, best_v); // @suppress("Float formatting support")
 8000ba0:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8000ba4:	f7ff fcf0 	bl	8000588 <__aeabi_f2d>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	460b      	mov	r3, r1
 8000bac:	1d38      	adds	r0, r7, #4
 8000bae:	e9cd 2300 	strd	r2, r3, [sp]
 8000bb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <main+0x184>)
 8000bb8:	2180      	movs	r1, #128	@ 0x80
 8000bba:	f004 f953 	bl	8004e64 <sniprintf>
  uart_print(buf);
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff ff3f 	bl	8000a44 <uart_print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(1000);
 8000bc6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bca:	f000 fb31 	bl	8001230 <HAL_Delay>
 8000bce:	e7fa      	b.n	8000bc6 <main+0x156>
 8000bd0:	08005d60 	.word	0x08005d60
 8000bd4:	08005d74 	.word	0x08005d74
 8000bd8:	08005d84 	.word	0x08005d84
 8000bdc:	08005e2c 	.word	0x08005e2c
 8000be0:	20000ce4 	.word	0x20000ce4
 8000be4:	20001024 	.word	0x20001024
 8000be8:	08005d90 	.word	0x08005d90
 8000bec:	08005da0 	.word	0x08005da0
 8000bf0:	08005db4 	.word	0x08005db4
 8000bf4:	08005dc0 	.word	0x08005dc0

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b094      	sub	sp, #80	@ 0x50
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 031c 	add.w	r3, r7, #28
 8000c02:	2234      	movs	r2, #52	@ 0x34
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f004 fa3a 	bl	8005080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	f107 0308 	add.w	r3, r7, #8
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	4b2a      	ldr	r3, [pc, #168]	@ (8000ccc <SystemClock_Config+0xd4>)
 8000c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c24:	4a29      	ldr	r2, [pc, #164]	@ (8000ccc <SystemClock_Config+0xd4>)
 8000c26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c2c:	4b27      	ldr	r3, [pc, #156]	@ (8000ccc <SystemClock_Config+0xd4>)
 8000c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c34:	607b      	str	r3, [r7, #4]
 8000c36:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c38:	2300      	movs	r3, #0
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	4b24      	ldr	r3, [pc, #144]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c44:	4a22      	ldr	r2, [pc, #136]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c4a:	6013      	str	r3, [r2, #0]
 8000c4c:	4b20      	ldr	r3, [pc, #128]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c54:	603b      	str	r3, [r7, #0]
 8000c56:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c60:	2310      	movs	r3, #16
 8000c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c64:	2302      	movs	r3, #2
 8000c66:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c6c:	2310      	movs	r3, #16
 8000c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c70:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c74:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c76:	2304      	movs	r3, #4
 8000c78:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 f8f0 	bl	8001e6c <HAL_RCC_OscConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000c92:	f000 f8cb 	bl	8000e2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c96:	230f      	movs	r3, #15
 8000c98:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ca2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ca6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cac:	f107 0308 	add.w	r3, r7, #8
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 fd90 	bl	80017d8 <HAL_RCC_ClockConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000cbe:	f000 f8b5 	bl	8000e2c <Error_Handler>
  }
}
 8000cc2:	bf00      	nop
 8000cc4:	3750      	adds	r7, #80	@ 0x50
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40023800 	.word	0x40023800
 8000cd0:	40007000 	.word	0x40007000

08000cd4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000cd8:	4b06      	ldr	r3, [pc, #24]	@ (8000cf4 <MX_CRC_Init+0x20>)
 8000cda:	4a07      	ldr	r2, [pc, #28]	@ (8000cf8 <MX_CRC_Init+0x24>)
 8000cdc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000cde:	4805      	ldr	r0, [pc, #20]	@ (8000cf4 <MX_CRC_Init+0x20>)
 8000ce0:	f000 fbaf 	bl	8001442 <HAL_CRC_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000cea:	f000 f89f 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000cee:	bf00      	nop
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	200007c0 	.word	0x200007c0
 8000cf8:	40023000 	.word	0x40023000

08000cfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	@ (8000d4c <MX_USART2_UART_Init+0x50>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d34:	f001 fb38 	bl	80023a8 <HAL_UART_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d3e:	f000 f875 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	200007c8 	.word	0x200007c8
 8000d4c:	40004400 	.word	0x40004400

08000d50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	@ 0x28
 8000d54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
 8000d64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	613b      	str	r3, [r7, #16]
 8000d6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d76:	4b2a      	ldr	r3, [pc, #168]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	613b      	str	r3, [r7, #16]
 8000d80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	4b26      	ldr	r3, [pc, #152]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	4a25      	ldr	r2, [pc, #148]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d92:	4b23      	ldr	r3, [pc, #140]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60bb      	str	r3, [r7, #8]
 8000da2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dae:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
 8000dbe:	4b18      	ldr	r3, [pc, #96]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	4a17      	ldr	r2, [pc, #92]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000dc4:	f043 0302 	orr.w	r3, r3, #2
 8000dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dca:	4b15      	ldr	r3, [pc, #84]	@ (8000e20 <MX_GPIO_Init+0xd0>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2120      	movs	r1, #32
 8000dda:	4812      	ldr	r0, [pc, #72]	@ (8000e24 <MX_GPIO_Init+0xd4>)
 8000ddc:	f000 fce2 	bl	80017a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000de0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000de6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000dea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4619      	mov	r1, r3
 8000df6:	480c      	ldr	r0, [pc, #48]	@ (8000e28 <MX_GPIO_Init+0xd8>)
 8000df8:	f000 fb40 	bl	800147c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e00:	2301      	movs	r3, #1
 8000e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	4619      	mov	r1, r3
 8000e12:	4804      	ldr	r0, [pc, #16]	@ (8000e24 <MX_GPIO_Init+0xd4>)
 8000e14:	f000 fb32 	bl	800147c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e18:	bf00      	nop
 8000e1a:	3728      	adds	r7, #40	@ 0x28
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020000 	.word	0x40020000
 8000e28:	40020800 	.word	0x40020800

08000e2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <Error_Handler+0x8>

08000e38 <_write>:
#include <sys/unistd.h>   // STDOUT_FILENO, STDERR_FILENO

extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  if (file == STDOUT_FILENO || file == STDERR_FILENO)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d002      	beq.n	8000e50 <_write+0x18>
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d109      	bne.n	8000e64 <_write+0x2c>
  {
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	b29a      	uxth	r2, r3
 8000e54:	f04f 33ff 	mov.w	r3, #4294967295
 8000e58:	68b9      	ldr	r1, [r7, #8]
 8000e5a:	4808      	ldr	r0, [pc, #32]	@ (8000e7c <_write+0x44>)
 8000e5c:	f001 faf4 	bl	8002448 <HAL_UART_Transmit>
    return len;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	e006      	b.n	8000e72 <_write+0x3a>
  }
  errno = EBADF;
 8000e64:	f004 f96a 	bl	800513c <__errno>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2209      	movs	r2, #9
 8000e6c:	601a      	str	r2, [r3, #0]
  return -1;
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	200007c8 	.word	0x200007c8

08000e80 <_read>:

int _read(int file, char *ptr, int len)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	60f8      	str	r0, [r7, #12]
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
  (void)file; (void)ptr; (void)len;
  errno = EBADF;
 8000e8c:	f004 f956 	bl	800513c <__errno>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2209      	movs	r2, #9
 8000e94:	601a      	str	r2, [r3, #0]
  return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3710      	adds	r7, #16
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <_close>:

int _close(int file)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
  (void)file;
  errno = EBADF;
 8000eaa:	f004 f947 	bl	800513c <__errno>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2209      	movs	r2, #9
 8000eb2:	601a      	str	r2, [r3, #0]
  return -1;
 8000eb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	607a      	str	r2, [r7, #4]
  (void)file; (void)ptr; (void)dir;
  errno = EBADF;
 8000ecc:	f004 f936 	bl	800513c <__errno>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2209      	movs	r2, #9
 8000ed4:	601a      	str	r2, [r3, #0]
  return -1;
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b10      	ldr	r3, [pc, #64]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000ef4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ef8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000efa:	4b0d      	ldr	r3, [pc, #52]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000efe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	4b09      	ldr	r3, [pc, #36]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	4a08      	ldr	r2, [pc, #32]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f16:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <HAL_MspInit+0x4c>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f22:	2007      	movs	r0, #7
 8000f24:	f000 fa5a 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	3708      	adds	r7, #8
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40023800 	.word	0x40023800

08000f34 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <HAL_CRC_MspInit+0x3c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d10d      	bne.n	8000f62 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f74 <HAL_CRC_MspInit+0x40>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a09      	ldr	r2, [pc, #36]	@ (8000f74 <HAL_CRC_MspInit+0x40>)
 8000f50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b07      	ldr	r3, [pc, #28]	@ (8000f74 <HAL_CRC_MspInit+0x40>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	40023000 	.word	0x40023000
 8000f74:	40023800 	.word	0x40023800

08000f78 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	@ 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a19      	ldr	r2, [pc, #100]	@ (8000ffc <HAL_UART_MspInit+0x84>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d12b      	bne.n	8000ff2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	4a17      	ldr	r2, [pc, #92]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000faa:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a10      	ldr	r2, [pc, #64]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001000 <HAL_UART_MspInit+0x88>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fd2:	230c      	movs	r3, #12
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	@ (8001004 <HAL_UART_MspInit+0x8c>)
 8000fee:	f000 fa45 	bl	800147c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ff2:	bf00      	nop
 8000ff4:	3728      	adds	r7, #40	@ 0x28
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40004400 	.word	0x40004400
 8001000:	40023800 	.word	0x40023800
 8001004:	40020000 	.word	0x40020000

08001008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <NMI_Handler+0x4>

08001010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <HardFault_Handler+0x4>

08001018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <MemManage_Handler+0x4>

08001020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <BusFault_Handler+0x4>

08001028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <UsageFault_Handler+0x4>

08001030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr

0800103e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800103e:	b480      	push	{r7}
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800105e:	f000 f8c7 	bl	80011f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001070:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <_sbrk+0x5c>)
 8001072:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <_sbrk+0x60>)
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <_sbrk+0x64>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d102      	bne.n	800108a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001084:	4b11      	ldr	r3, [pc, #68]	@ (80010cc <_sbrk+0x64>)
 8001086:	4a12      	ldr	r2, [pc, #72]	@ (80010d0 <_sbrk+0x68>)
 8001088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800108a:	4b10      	ldr	r3, [pc, #64]	@ (80010cc <_sbrk+0x64>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	693a      	ldr	r2, [r7, #16]
 8001094:	429a      	cmp	r2, r3
 8001096:	d207      	bcs.n	80010a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001098:	f004 f850 	bl	800513c <__errno>
 800109c:	4603      	mov	r3, r0
 800109e:	220c      	movs	r2, #12
 80010a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	e009      	b.n	80010bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a8:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <_sbrk+0x64>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ae:	4b07      	ldr	r3, [pc, #28]	@ (80010cc <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	4a05      	ldr	r2, [pc, #20]	@ (80010cc <_sbrk+0x64>)
 80010b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ba:	68fb      	ldr	r3, [r7, #12]
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20020000 	.word	0x20020000
 80010c8:	00000800 	.word	0x00000800
 80010cc:	2000104c 	.word	0x2000104c
 80010d0:	20001238 	.word	0x20001238

080010d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <SystemInit+0x20>)
 80010da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <SystemInit+0x20>)
 80010e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80010f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001130 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80010fc:	f7ff ffea 	bl	80010d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001100:	480c      	ldr	r0, [pc, #48]	@ (8001134 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001102:	490d      	ldr	r1, [pc, #52]	@ (8001138 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001108:	e002      	b.n	8001110 <LoopCopyDataInit>

0800110a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800110c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110e:	3304      	adds	r3, #4

08001110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001114:	d3f9      	bcc.n	800110a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001116:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001118:	4c0a      	ldr	r4, [pc, #40]	@ (8001144 <LoopFillZerobss+0x22>)
  movs r3, #0
 800111a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800111c:	e001      	b.n	8001122 <LoopFillZerobss>

0800111e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001120:	3204      	adds	r2, #4

08001122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001124:	d3fb      	bcc.n	800111e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001126:	f004 f80f 	bl	8005148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800112a:	f7ff fca1 	bl	8000a70 <main>
  bx  lr    
 800112e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001130:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	200007a4 	.word	0x200007a4
  ldr r2, =_sidata
 800113c:	08025624 	.word	0x08025624
  ldr r2, =_sbss
 8001140:	200007a4 	.word	0x200007a4
  ldr r4, =_ebss
 8001144:	20001234 	.word	0x20001234

08001148 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0d      	ldr	r2, [pc, #52]	@ (800118c <HAL_Init+0x40>)
 8001156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800115a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_Init+0x40>)
 8001162:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001166:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_Init+0x40>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <HAL_Init+0x40>)
 800116e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001172:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f931 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	2000      	movs	r0, #0
 800117c:	f000 f808 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff feb0 	bl	8000ee4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023c00 	.word	0x40023c00

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <HAL_InitTick+0x54>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <HAL_InitTick+0x58>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f93b 	bl	800142a <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 f911 	bl	80013f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	@ (80011ec <HAL_InitTick+0x5c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004

080011f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_IncTick+0x20>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <HAL_IncTick+0x24>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <HAL_IncTick+0x24>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000008 	.word	0x20000008
 8001214:	20001050 	.word	0x20001050

08001218 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return uwTick;
 800121c:	4b03      	ldr	r3, [pc, #12]	@ (800122c <HAL_GetTick+0x14>)
 800121e:	681b      	ldr	r3, [r3, #0]
}
 8001220:	4618      	mov	r0, r3
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20001050 	.word	0x20001050

08001230 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001238:	f7ff ffee 	bl	8001218 <HAL_GetTick>
 800123c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001248:	d005      	beq.n	8001256 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800124a:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <HAL_Delay+0x44>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	461a      	mov	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001256:	bf00      	nop
 8001258:	f7ff ffde 	bl	8001218 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	429a      	cmp	r2, r3
 8001266:	d8f7      	bhi.n	8001258 <HAL_Delay+0x28>
  {
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000008 	.word	0x20000008

08001278 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <__NVIC_SetPriorityGrouping+0x44>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001294:	4013      	ands	r3, r2
 8001296:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012aa:	4a04      	ldr	r2, [pc, #16]	@ (80012bc <__NVIC_SetPriorityGrouping+0x44>)
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	60d3      	str	r3, [r2, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012c4:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <__NVIC_GetPriorityGrouping+0x18>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	0a1b      	lsrs	r3, r3, #8
 80012ca:	f003 0307 	and.w	r3, r3, #7
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	e000ed00 	.word	0xe000ed00

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	@ (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	@ (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	@ 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013a8:	d301      	bcc.n	80013ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00f      	b.n	80013ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ae:	4a0a      	ldr	r2, [pc, #40]	@ (80013d8 <SysTick_Config+0x40>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b6:	210f      	movs	r1, #15
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f7ff ff8e 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SysTick_Config+0x40>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c6:	4b04      	ldr	r3, [pc, #16]	@ (80013d8 <SysTick_Config+0x40>)
 80013c8:	2207      	movs	r2, #7
 80013ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	e000e010 	.word	0xe000e010

080013dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff47 	bl	8001278 <__NVIC_SetPriorityGrouping>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001404:	f7ff ff5c 	bl	80012c0 <__NVIC_GetPriorityGrouping>
 8001408:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	6978      	ldr	r0, [r7, #20]
 8001410:	f7ff ff8e 	bl	8001330 <NVIC_EncodePriority>
 8001414:	4602      	mov	r2, r0
 8001416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff5d 	bl	80012dc <__NVIC_SetPriority>
}
 8001422:	bf00      	nop
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffb0 	bl	8001398 <SysTick_Config>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001442:	b580      	push	{r7, lr}
 8001444:	b082      	sub	sp, #8
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e00e      	b.n	8001472 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	795b      	ldrb	r3, [r3, #5]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	2b00      	cmp	r3, #0
 800145c:	d105      	bne.n	800146a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff fd65 	bl	8000f34 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800147c:	b480      	push	{r7}
 800147e:	b089      	sub	sp, #36	@ 0x24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800148a:	2300      	movs	r3, #0
 800148c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800148e:	2300      	movs	r3, #0
 8001490:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
 8001496:	e165      	b.n	8001764 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001498:	2201      	movs	r2, #1
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	697a      	ldr	r2, [r7, #20]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	f040 8154 	bne.w	800175e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d005      	beq.n	80014ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d130      	bne.n	8001530 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2203      	movs	r2, #3
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4013      	ands	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	68da      	ldr	r2, [r3, #12]
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	69ba      	ldr	r2, [r7, #24]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001504:	2201      	movs	r2, #1
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fa02 f303 	lsl.w	r3, r2, r3
 800150c:	43db      	mvns	r3, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4013      	ands	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	091b      	lsrs	r3, r3, #4
 800151a:	f003 0201 	and.w	r2, r3, #1
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b03      	cmp	r3, #3
 800153a:	d017      	beq.n	800156c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	68db      	ldr	r3, [r3, #12]
 8001540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	2203      	movs	r2, #3
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	689a      	ldr	r2, [r3, #8]
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 0303 	and.w	r3, r3, #3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d123      	bne.n	80015c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	08da      	lsrs	r2, r3, #3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3208      	adds	r2, #8
 8001580:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001584:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	f003 0307 	and.w	r3, r3, #7
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	220f      	movs	r2, #15
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	43db      	mvns	r3, r3
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	4013      	ands	r3, r2
 800159a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	691a      	ldr	r2, [r3, #16]
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	69ba      	ldr	r2, [r7, #24]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	08da      	lsrs	r2, r3, #3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	3208      	adds	r2, #8
 80015ba:	69b9      	ldr	r1, [r7, #24]
 80015bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	2203      	movs	r2, #3
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f003 0203 	and.w	r2, r3, #3
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	fa02 f303 	lsl.w	r3, r2, r3
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	f000 80ae 	beq.w	800175e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b5d      	ldr	r3, [pc, #372]	@ (800177c <HAL_GPIO_Init+0x300>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a5c      	ldr	r2, [pc, #368]	@ (800177c <HAL_GPIO_Init+0x300>)
 800160c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b5a      	ldr	r3, [pc, #360]	@ (800177c <HAL_GPIO_Init+0x300>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800161e:	4a58      	ldr	r2, [pc, #352]	@ (8001780 <HAL_GPIO_Init+0x304>)
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	089b      	lsrs	r3, r3, #2
 8001624:	3302      	adds	r3, #2
 8001626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800162a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	220f      	movs	r2, #15
 8001636:	fa02 f303 	lsl.w	r3, r2, r3
 800163a:	43db      	mvns	r3, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4013      	ands	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	4a4f      	ldr	r2, [pc, #316]	@ (8001784 <HAL_GPIO_Init+0x308>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d025      	beq.n	8001696 <HAL_GPIO_Init+0x21a>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4a4e      	ldr	r2, [pc, #312]	@ (8001788 <HAL_GPIO_Init+0x30c>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d01f      	beq.n	8001692 <HAL_GPIO_Init+0x216>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4a4d      	ldr	r2, [pc, #308]	@ (800178c <HAL_GPIO_Init+0x310>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d019      	beq.n	800168e <HAL_GPIO_Init+0x212>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4a4c      	ldr	r2, [pc, #304]	@ (8001790 <HAL_GPIO_Init+0x314>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d013      	beq.n	800168a <HAL_GPIO_Init+0x20e>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a4b      	ldr	r2, [pc, #300]	@ (8001794 <HAL_GPIO_Init+0x318>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d00d      	beq.n	8001686 <HAL_GPIO_Init+0x20a>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4a4a      	ldr	r2, [pc, #296]	@ (8001798 <HAL_GPIO_Init+0x31c>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d007      	beq.n	8001682 <HAL_GPIO_Init+0x206>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4a49      	ldr	r2, [pc, #292]	@ (800179c <HAL_GPIO_Init+0x320>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d101      	bne.n	800167e <HAL_GPIO_Init+0x202>
 800167a:	2306      	movs	r3, #6
 800167c:	e00c      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 800167e:	2307      	movs	r3, #7
 8001680:	e00a      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 8001682:	2305      	movs	r3, #5
 8001684:	e008      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 8001686:	2304      	movs	r3, #4
 8001688:	e006      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 800168a:	2303      	movs	r3, #3
 800168c:	e004      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 800168e:	2302      	movs	r3, #2
 8001690:	e002      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 8001692:	2301      	movs	r3, #1
 8001694:	e000      	b.n	8001698 <HAL_GPIO_Init+0x21c>
 8001696:	2300      	movs	r3, #0
 8001698:	69fa      	ldr	r2, [r7, #28]
 800169a:	f002 0203 	and.w	r2, r2, #3
 800169e:	0092      	lsls	r2, r2, #2
 80016a0:	4093      	lsls	r3, r2
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	4313      	orrs	r3, r2
 80016a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016a8:	4935      	ldr	r1, [pc, #212]	@ (8001780 <HAL_GPIO_Init+0x304>)
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	089b      	lsrs	r3, r3, #2
 80016ae:	3302      	adds	r3, #2
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016b6:	4b3a      	ldr	r3, [pc, #232]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	43db      	mvns	r3, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4013      	ands	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016da:	4a31      	ldr	r2, [pc, #196]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016e0:	4b2f      	ldr	r3, [pc, #188]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001704:	4a26      	ldr	r2, [pc, #152]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800170a:	4b25      	ldr	r3, [pc, #148]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	43db      	mvns	r3, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4013      	ands	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d003      	beq.n	800172e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	4313      	orrs	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800172e:	4a1c      	ldr	r2, [pc, #112]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001734:	4b1a      	ldr	r3, [pc, #104]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	43db      	mvns	r3, r3
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4013      	ands	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d003      	beq.n	8001758 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	4313      	orrs	r3, r2
 8001756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001758:	4a11      	ldr	r2, [pc, #68]	@ (80017a0 <HAL_GPIO_Init+0x324>)
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3301      	adds	r3, #1
 8001762:	61fb      	str	r3, [r7, #28]
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	2b0f      	cmp	r3, #15
 8001768:	f67f ae96 	bls.w	8001498 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800176c:	bf00      	nop
 800176e:	bf00      	nop
 8001770:	3724      	adds	r7, #36	@ 0x24
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40013800 	.word	0x40013800
 8001784:	40020000 	.word	0x40020000
 8001788:	40020400 	.word	0x40020400
 800178c:	40020800 	.word	0x40020800
 8001790:	40020c00 	.word	0x40020c00
 8001794:	40021000 	.word	0x40021000
 8001798:	40021400 	.word	0x40021400
 800179c:	40021800 	.word	0x40021800
 80017a0:	40013c00 	.word	0x40013c00

080017a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	460b      	mov	r3, r1
 80017ae:	807b      	strh	r3, [r7, #2]
 80017b0:	4613      	mov	r3, r2
 80017b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017b4:	787b      	ldrb	r3, [r7, #1]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d003      	beq.n	80017c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017ba:	887a      	ldrh	r2, [r7, #2]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017c0:	e003      	b.n	80017ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017c2:	887b      	ldrh	r3, [r7, #2]
 80017c4:	041a      	lsls	r2, r3, #16
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	619a      	str	r2, [r3, #24]
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e0cc      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017ec:	4b68      	ldr	r3, [pc, #416]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 030f 	and.w	r3, r3, #15
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d90c      	bls.n	8001814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017fa:	4b65      	ldr	r3, [pc, #404]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001802:	4b63      	ldr	r3, [pc, #396]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	429a      	cmp	r2, r3
 800180e:	d001      	beq.n	8001814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e0b8      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d020      	beq.n	8001862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	2b00      	cmp	r3, #0
 800182a:	d005      	beq.n	8001838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800182c:	4b59      	ldr	r3, [pc, #356]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	4a58      	ldr	r2, [pc, #352]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001832:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001836:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0308 	and.w	r3, r3, #8
 8001840:	2b00      	cmp	r3, #0
 8001842:	d005      	beq.n	8001850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001844:	4b53      	ldr	r3, [pc, #332]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	4a52      	ldr	r2, [pc, #328]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800184e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001850:	4b50      	ldr	r3, [pc, #320]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	494d      	ldr	r1, [pc, #308]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	4313      	orrs	r3, r2
 8001860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b00      	cmp	r3, #0
 800186c:	d044      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d107      	bne.n	8001886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001876:	4b47      	ldr	r3, [pc, #284]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d119      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e07f      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d003      	beq.n	8001896 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001892:	2b03      	cmp	r3, #3
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001896:	4b3f      	ldr	r3, [pc, #252]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d109      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e06f      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e067      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018b6:	4b37      	ldr	r3, [pc, #220]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f023 0203 	bic.w	r2, r3, #3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	4934      	ldr	r1, [pc, #208]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018c8:	f7ff fca6 	bl	8001218 <HAL_GetTick>
 80018cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ce:	e00a      	b.n	80018e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d0:	f7ff fca2 	bl	8001218 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018de:	4293      	cmp	r3, r2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e04f      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 020c 	and.w	r2, r3, #12
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d1eb      	bne.n	80018d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018f8:	4b25      	ldr	r3, [pc, #148]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 030f 	and.w	r3, r3, #15
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	429a      	cmp	r2, r3
 8001904:	d20c      	bcs.n	8001920 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001906:	4b22      	ldr	r3, [pc, #136]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800190e:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <HAL_RCC_ClockConfig+0x1b8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 030f 	and.w	r3, r3, #15
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	429a      	cmp	r2, r3
 800191a:	d001      	beq.n	8001920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e032      	b.n	8001986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	2b00      	cmp	r3, #0
 800192a:	d008      	beq.n	800193e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800192c:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4916      	ldr	r1, [pc, #88]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	4313      	orrs	r3, r2
 800193c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0308 	and.w	r3, r3, #8
 8001946:	2b00      	cmp	r3, #0
 8001948:	d009      	beq.n	800195e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800194a:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	691b      	ldr	r3, [r3, #16]
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	490e      	ldr	r1, [pc, #56]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800195e:	f000 f855 	bl	8001a0c <HAL_RCC_GetSysClockFreq>
 8001962:	4602      	mov	r2, r0
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	091b      	lsrs	r3, r3, #4
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	490a      	ldr	r1, [pc, #40]	@ (8001998 <HAL_RCC_ClockConfig+0x1c0>)
 8001970:	5ccb      	ldrb	r3, [r1, r3]
 8001972:	fa22 f303 	lsr.w	r3, r2, r3
 8001976:	4a09      	ldr	r2, [pc, #36]	@ (800199c <HAL_RCC_ClockConfig+0x1c4>)
 8001978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <HAL_RCC_ClockConfig+0x1c8>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fc06 	bl	8001190 <HAL_InitTick>

  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40023c00 	.word	0x40023c00
 8001994:	40023800 	.word	0x40023800
 8001998:	08005e14 	.word	0x08005e14
 800199c:	20000000 	.word	0x20000000
 80019a0:	20000004 	.word	0x20000004

080019a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80019aa:	681b      	ldr	r3, [r3, #0]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000000 	.word	0x20000000

080019bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019c0:	f7ff fff0 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019c4:	4602      	mov	r2, r0
 80019c6:	4b05      	ldr	r3, [pc, #20]	@ (80019dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	0a9b      	lsrs	r3, r3, #10
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	4903      	ldr	r1, [pc, #12]	@ (80019e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d2:	5ccb      	ldrb	r3, [r1, r3]
 80019d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019d8:	4618      	mov	r0, r3
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40023800 	.word	0x40023800
 80019e0:	08005e24 	.word	0x08005e24

080019e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019e8:	f7ff ffdc 	bl	80019a4 <HAL_RCC_GetHCLKFreq>
 80019ec:	4602      	mov	r2, r0
 80019ee:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	0b5b      	lsrs	r3, r3, #13
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	4903      	ldr	r1, [pc, #12]	@ (8001a08 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019fa:	5ccb      	ldrb	r3, [r1, r3]
 80019fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40023800 	.word	0x40023800
 8001a08:	08005e24 	.word	0x08005e24

08001a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a10:	b0ae      	sub	sp, #184	@ 0xb8
 8001a12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a14:	2300      	movs	r3, #0
 8001a16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a32:	4bcb      	ldr	r3, [pc, #812]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 030c 	and.w	r3, r3, #12
 8001a3a:	2b0c      	cmp	r3, #12
 8001a3c:	f200 8206 	bhi.w	8001e4c <HAL_RCC_GetSysClockFreq+0x440>
 8001a40:	a201      	add	r2, pc, #4	@ (adr r2, 8001a48 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a46:	bf00      	nop
 8001a48:	08001a7d 	.word	0x08001a7d
 8001a4c:	08001e4d 	.word	0x08001e4d
 8001a50:	08001e4d 	.word	0x08001e4d
 8001a54:	08001e4d 	.word	0x08001e4d
 8001a58:	08001a85 	.word	0x08001a85
 8001a5c:	08001e4d 	.word	0x08001e4d
 8001a60:	08001e4d 	.word	0x08001e4d
 8001a64:	08001e4d 	.word	0x08001e4d
 8001a68:	08001a8d 	.word	0x08001a8d
 8001a6c:	08001e4d 	.word	0x08001e4d
 8001a70:	08001e4d 	.word	0x08001e4d
 8001a74:	08001e4d 	.word	0x08001e4d
 8001a78:	08001c7d 	.word	0x08001c7d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a7c:	4bb9      	ldr	r3, [pc, #740]	@ (8001d64 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a82:	e1e7      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a84:	4bb8      	ldr	r3, [pc, #736]	@ (8001d68 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a8a:	e1e3      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a8c:	4bb4      	ldr	r3, [pc, #720]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a98:	4bb1      	ldr	r3, [pc, #708]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d071      	beq.n	8001b88 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa4:	4bae      	ldr	r3, [pc, #696]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	099b      	lsrs	r3, r3, #6
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001ab0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001abc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001ac6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001aca:	4622      	mov	r2, r4
 8001acc:	462b      	mov	r3, r5
 8001ace:	f04f 0000 	mov.w	r0, #0
 8001ad2:	f04f 0100 	mov.w	r1, #0
 8001ad6:	0159      	lsls	r1, r3, #5
 8001ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001adc:	0150      	lsls	r0, r2, #5
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	1a51      	subs	r1, r2, r1
 8001ae6:	6439      	str	r1, [r7, #64]	@ 0x40
 8001ae8:	4629      	mov	r1, r5
 8001aea:	eb63 0301 	sbc.w	r3, r3, r1
 8001aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8001af0:	f04f 0200 	mov.w	r2, #0
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001afc:	4649      	mov	r1, r9
 8001afe:	018b      	lsls	r3, r1, #6
 8001b00:	4641      	mov	r1, r8
 8001b02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b06:	4641      	mov	r1, r8
 8001b08:	018a      	lsls	r2, r1, #6
 8001b0a:	4641      	mov	r1, r8
 8001b0c:	1a51      	subs	r1, r2, r1
 8001b0e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001b10:	4649      	mov	r1, r9
 8001b12:	eb63 0301 	sbc.w	r3, r3, r1
 8001b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001b18:	f04f 0200 	mov.w	r2, #0
 8001b1c:	f04f 0300 	mov.w	r3, #0
 8001b20:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001b24:	4649      	mov	r1, r9
 8001b26:	00cb      	lsls	r3, r1, #3
 8001b28:	4641      	mov	r1, r8
 8001b2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b2e:	4641      	mov	r1, r8
 8001b30:	00ca      	lsls	r2, r1, #3
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	4622      	mov	r2, r4
 8001b3a:	189b      	adds	r3, r3, r2
 8001b3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001b3e:	462b      	mov	r3, r5
 8001b40:	460a      	mov	r2, r1
 8001b42:	eb42 0303 	adc.w	r3, r2, r3
 8001b46:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 0300 	mov.w	r3, #0
 8001b50:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001b54:	4629      	mov	r1, r5
 8001b56:	024b      	lsls	r3, r1, #9
 8001b58:	4621      	mov	r1, r4
 8001b5a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b5e:	4621      	mov	r1, r4
 8001b60:	024a      	lsls	r2, r1, #9
 8001b62:	4610      	mov	r0, r2
 8001b64:	4619      	mov	r1, r3
 8001b66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001b70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001b74:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b78:	f7fe fd5e 	bl	8000638 <__aeabi_uldivmod>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4613      	mov	r3, r2
 8001b82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b86:	e067      	b.n	8001c58 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b88:	4b75      	ldr	r3, [pc, #468]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	099b      	lsrs	r3, r3, #6
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001b94:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001b98:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ba0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001ba6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001baa:	4622      	mov	r2, r4
 8001bac:	462b      	mov	r3, r5
 8001bae:	f04f 0000 	mov.w	r0, #0
 8001bb2:	f04f 0100 	mov.w	r1, #0
 8001bb6:	0159      	lsls	r1, r3, #5
 8001bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bbc:	0150      	lsls	r0, r2, #5
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4621      	mov	r1, r4
 8001bc4:	1a51      	subs	r1, r2, r1
 8001bc6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001bc8:	4629      	mov	r1, r5
 8001bca:	eb63 0301 	sbc.w	r3, r3, r1
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bd0:	f04f 0200 	mov.w	r2, #0
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001bdc:	4649      	mov	r1, r9
 8001bde:	018b      	lsls	r3, r1, #6
 8001be0:	4641      	mov	r1, r8
 8001be2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001be6:	4641      	mov	r1, r8
 8001be8:	018a      	lsls	r2, r1, #6
 8001bea:	4641      	mov	r1, r8
 8001bec:	ebb2 0a01 	subs.w	sl, r2, r1
 8001bf0:	4649      	mov	r1, r9
 8001bf2:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c02:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c0a:	4692      	mov	sl, r2
 8001c0c:	469b      	mov	fp, r3
 8001c0e:	4623      	mov	r3, r4
 8001c10:	eb1a 0303 	adds.w	r3, sl, r3
 8001c14:	623b      	str	r3, [r7, #32]
 8001c16:	462b      	mov	r3, r5
 8001c18:	eb4b 0303 	adc.w	r3, fp, r3
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	f04f 0300 	mov.w	r3, #0
 8001c26:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c2a:	4629      	mov	r1, r5
 8001c2c:	028b      	lsls	r3, r1, #10
 8001c2e:	4621      	mov	r1, r4
 8001c30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c34:	4621      	mov	r1, r4
 8001c36:	028a      	lsls	r2, r1, #10
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c40:	2200      	movs	r2, #0
 8001c42:	673b      	str	r3, [r7, #112]	@ 0x70
 8001c44:	677a      	str	r2, [r7, #116]	@ 0x74
 8001c46:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001c4a:	f7fe fcf5 	bl	8000638 <__aeabi_uldivmod>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	460b      	mov	r3, r1
 8001c52:	4613      	mov	r3, r2
 8001c54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c58:	4b41      	ldr	r3, [pc, #260]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	0c1b      	lsrs	r3, r3, #16
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	3301      	adds	r3, #1
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001c6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c6e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c7a:	e0eb      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c7c:	4b38      	ldr	r3, [pc, #224]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c88:	4b35      	ldr	r3, [pc, #212]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d06b      	beq.n	8001d6c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c94:	4b32      	ldr	r3, [pc, #200]	@ (8001d60 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	099b      	lsrs	r3, r3, #6
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001c9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001ca0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ca6:	663b      	str	r3, [r7, #96]	@ 0x60
 8001ca8:	2300      	movs	r3, #0
 8001caa:	667b      	str	r3, [r7, #100]	@ 0x64
 8001cac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001cb0:	4622      	mov	r2, r4
 8001cb2:	462b      	mov	r3, r5
 8001cb4:	f04f 0000 	mov.w	r0, #0
 8001cb8:	f04f 0100 	mov.w	r1, #0
 8001cbc:	0159      	lsls	r1, r3, #5
 8001cbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cc2:	0150      	lsls	r0, r2, #5
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4621      	mov	r1, r4
 8001cca:	1a51      	subs	r1, r2, r1
 8001ccc:	61b9      	str	r1, [r7, #24]
 8001cce:	4629      	mov	r1, r5
 8001cd0:	eb63 0301 	sbc.w	r3, r3, r1
 8001cd4:	61fb      	str	r3, [r7, #28]
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ce2:	4659      	mov	r1, fp
 8001ce4:	018b      	lsls	r3, r1, #6
 8001ce6:	4651      	mov	r1, sl
 8001ce8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cec:	4651      	mov	r1, sl
 8001cee:	018a      	lsls	r2, r1, #6
 8001cf0:	4651      	mov	r1, sl
 8001cf2:	ebb2 0801 	subs.w	r8, r2, r1
 8001cf6:	4659      	mov	r1, fp
 8001cf8:	eb63 0901 	sbc.w	r9, r3, r1
 8001cfc:	f04f 0200 	mov.w	r2, #0
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d08:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d0c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d10:	4690      	mov	r8, r2
 8001d12:	4699      	mov	r9, r3
 8001d14:	4623      	mov	r3, r4
 8001d16:	eb18 0303 	adds.w	r3, r8, r3
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	462b      	mov	r3, r5
 8001d1e:	eb49 0303 	adc.w	r3, r9, r3
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	f04f 0200 	mov.w	r2, #0
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d30:	4629      	mov	r1, r5
 8001d32:	024b      	lsls	r3, r1, #9
 8001d34:	4621      	mov	r1, r4
 8001d36:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d3a:	4621      	mov	r1, r4
 8001d3c:	024a      	lsls	r2, r1, #9
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001d46:	2200      	movs	r2, #0
 8001d48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001d4a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001d4c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001d50:	f7fe fc72 	bl	8000638 <__aeabi_uldivmod>
 8001d54:	4602      	mov	r2, r0
 8001d56:	460b      	mov	r3, r1
 8001d58:	4613      	mov	r3, r2
 8001d5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001d5e:	e065      	b.n	8001e2c <HAL_RCC_GetSysClockFreq+0x420>
 8001d60:	40023800 	.word	0x40023800
 8001d64:	00f42400 	.word	0x00f42400
 8001d68:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	099b      	lsrs	r3, r3, #6
 8001d72:	2200      	movs	r2, #0
 8001d74:	4618      	mov	r0, r3
 8001d76:	4611      	mov	r1, r2
 8001d78:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001d7e:	2300      	movs	r3, #0
 8001d80:	657b      	str	r3, [r7, #84]	@ 0x54
 8001d82:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001d86:	4642      	mov	r2, r8
 8001d88:	464b      	mov	r3, r9
 8001d8a:	f04f 0000 	mov.w	r0, #0
 8001d8e:	f04f 0100 	mov.w	r1, #0
 8001d92:	0159      	lsls	r1, r3, #5
 8001d94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d98:	0150      	lsls	r0, r2, #5
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4641      	mov	r1, r8
 8001da0:	1a51      	subs	r1, r2, r1
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	4649      	mov	r1, r9
 8001da6:	eb63 0301 	sbc.w	r3, r3, r1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f04f 0300 	mov.w	r3, #0
 8001db4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001db8:	4659      	mov	r1, fp
 8001dba:	018b      	lsls	r3, r1, #6
 8001dbc:	4651      	mov	r1, sl
 8001dbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dc2:	4651      	mov	r1, sl
 8001dc4:	018a      	lsls	r2, r1, #6
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	1a54      	subs	r4, r2, r1
 8001dca:	4659      	mov	r1, fp
 8001dcc:	eb63 0501 	sbc.w	r5, r3, r1
 8001dd0:	f04f 0200 	mov.w	r2, #0
 8001dd4:	f04f 0300 	mov.w	r3, #0
 8001dd8:	00eb      	lsls	r3, r5, #3
 8001dda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dde:	00e2      	lsls	r2, r4, #3
 8001de0:	4614      	mov	r4, r2
 8001de2:	461d      	mov	r5, r3
 8001de4:	4643      	mov	r3, r8
 8001de6:	18e3      	adds	r3, r4, r3
 8001de8:	603b      	str	r3, [r7, #0]
 8001dea:	464b      	mov	r3, r9
 8001dec:	eb45 0303 	adc.w	r3, r5, r3
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dfe:	4629      	mov	r1, r5
 8001e00:	028b      	lsls	r3, r1, #10
 8001e02:	4621      	mov	r1, r4
 8001e04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e08:	4621      	mov	r1, r4
 8001e0a:	028a      	lsls	r2, r1, #10
 8001e0c:	4610      	mov	r0, r2
 8001e0e:	4619      	mov	r1, r3
 8001e10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e14:	2200      	movs	r2, #0
 8001e16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001e18:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001e1a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001e1e:	f7fe fc0b 	bl	8000638 <__aeabi_uldivmod>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4613      	mov	r3, r2
 8001e28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	0f1b      	lsrs	r3, r3, #28
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001e3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e4a:	e003      	b.n	8001e54 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	37b8      	adds	r7, #184	@ 0xb8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	00f42400 	.word	0x00f42400

08001e6c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e28d      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	f000 8083 	beq.w	8001f92 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e8c:	4b94      	ldr	r3, [pc, #592]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 030c 	and.w	r3, r3, #12
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d019      	beq.n	8001ecc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001e98:	4b91      	ldr	r3, [pc, #580]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 030c 	and.w	r3, r3, #12
        || \
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d106      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ea4:	4b8e      	ldr	r3, [pc, #568]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eb0:	d00c      	beq.n	8001ecc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eb2:	4b8b      	ldr	r3, [pc, #556]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001eba:	2b0c      	cmp	r3, #12
 8001ebc:	d112      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ebe:	4b88      	ldr	r3, [pc, #544]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ec6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001eca:	d10b      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ecc:	4b84      	ldr	r3, [pc, #528]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d05b      	beq.n	8001f90 <HAL_RCC_OscConfig+0x124>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d157      	bne.n	8001f90 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e25a      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eec:	d106      	bne.n	8001efc <HAL_RCC_OscConfig+0x90>
 8001eee:	4b7c      	ldr	r3, [pc, #496]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a7b      	ldr	r2, [pc, #492]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	e01d      	b.n	8001f38 <HAL_RCC_OscConfig+0xcc>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0xb4>
 8001f06:	4b76      	ldr	r3, [pc, #472]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a75      	ldr	r2, [pc, #468]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	4b73      	ldr	r3, [pc, #460]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a72      	ldr	r2, [pc, #456]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	e00b      	b.n	8001f38 <HAL_RCC_OscConfig+0xcc>
 8001f20:	4b6f      	ldr	r3, [pc, #444]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a6e      	ldr	r2, [pc, #440]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f2a:	6013      	str	r3, [r2, #0]
 8001f2c:	4b6c      	ldr	r3, [pc, #432]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a6b      	ldr	r2, [pc, #428]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d013      	beq.n	8001f68 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f40:	f7ff f96a 	bl	8001218 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f48:	f7ff f966 	bl	8001218 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b64      	cmp	r3, #100	@ 0x64
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e21f      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5a:	4b61      	ldr	r3, [pc, #388]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0xdc>
 8001f66:	e014      	b.n	8001f92 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7ff f956 	bl	8001218 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f6e:	e008      	b.n	8001f82 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f70:	f7ff f952 	bl	8001218 <HAL_GetTick>
 8001f74:	4602      	mov	r2, r0
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	1ad3      	subs	r3, r2, r3
 8001f7a:	2b64      	cmp	r3, #100	@ 0x64
 8001f7c:	d901      	bls.n	8001f82 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e20b      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f82:	4b57      	ldr	r3, [pc, #348]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1f0      	bne.n	8001f70 <HAL_RCC_OscConfig+0x104>
 8001f8e:	e000      	b.n	8001f92 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d06f      	beq.n	800207e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001f9e:	4b50      	ldr	r3, [pc, #320]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d017      	beq.n	8001fda <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001faa:	4b4d      	ldr	r3, [pc, #308]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
        || \
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d105      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fb6:	4b4a      	ldr	r3, [pc, #296]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00b      	beq.n	8001fda <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fc2:	4b47      	ldr	r3, [pc, #284]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001fca:	2b0c      	cmp	r3, #12
 8001fcc:	d11c      	bne.n	8002008 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fce:	4b44      	ldr	r3, [pc, #272]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d116      	bne.n	8002008 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fda:	4b41      	ldr	r3, [pc, #260]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d005      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x186>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d001      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e1d3      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff2:	4b3b      	ldr	r3, [pc, #236]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	4937      	ldr	r1, [pc, #220]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8002002:	4313      	orrs	r3, r2
 8002004:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002006:	e03a      	b.n	800207e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d020      	beq.n	8002052 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002010:	4b34      	ldr	r3, [pc, #208]	@ (80020e4 <HAL_RCC_OscConfig+0x278>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002016:	f7ff f8ff 	bl	8001218 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800201c:	e008      	b.n	8002030 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201e:	f7ff f8fb 	bl	8001218 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e1b4      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002030:	4b2b      	ldr	r3, [pc, #172]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0f0      	beq.n	800201e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203c:	4b28      	ldr	r3, [pc, #160]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691b      	ldr	r3, [r3, #16]
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	4925      	ldr	r1, [pc, #148]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 800204c:	4313      	orrs	r3, r2
 800204e:	600b      	str	r3, [r1, #0]
 8002050:	e015      	b.n	800207e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002052:	4b24      	ldr	r3, [pc, #144]	@ (80020e4 <HAL_RCC_OscConfig+0x278>)
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002058:	f7ff f8de 	bl	8001218 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002060:	f7ff f8da 	bl	8001218 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e193      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002072:	4b1b      	ldr	r3, [pc, #108]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1f0      	bne.n	8002060 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	d036      	beq.n	80020f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d016      	beq.n	80020c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002092:	4b15      	ldr	r3, [pc, #84]	@ (80020e8 <HAL_RCC_OscConfig+0x27c>)
 8002094:	2201      	movs	r2, #1
 8002096:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002098:	f7ff f8be 	bl	8001218 <HAL_GetTick>
 800209c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800209e:	e008      	b.n	80020b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a0:	f7ff f8ba 	bl	8001218 <HAL_GetTick>
 80020a4:	4602      	mov	r2, r0
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e173      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020b2:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <HAL_RCC_OscConfig+0x274>)
 80020b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d0f0      	beq.n	80020a0 <HAL_RCC_OscConfig+0x234>
 80020be:	e01b      	b.n	80020f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020c0:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <HAL_RCC_OscConfig+0x27c>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c6:	f7ff f8a7 	bl	8001218 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020cc:	e00e      	b.n	80020ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ce:	f7ff f8a3 	bl	8001218 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d907      	bls.n	80020ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e15c      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
 80020e0:	40023800 	.word	0x40023800
 80020e4:	42470000 	.word	0x42470000
 80020e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ec:	4b8a      	ldr	r3, [pc, #552]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80020ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1ea      	bne.n	80020ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	f000 8097 	beq.w	8002234 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002106:	2300      	movs	r3, #0
 8002108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800210a:	4b83      	ldr	r3, [pc, #524]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10f      	bne.n	8002136 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	4b7f      	ldr	r3, [pc, #508]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	4a7e      	ldr	r2, [pc, #504]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002124:	6413      	str	r3, [r2, #64]	@ 0x40
 8002126:	4b7c      	ldr	r3, [pc, #496]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212e:	60bb      	str	r3, [r7, #8]
 8002130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002132:	2301      	movs	r3, #1
 8002134:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002136:	4b79      	ldr	r3, [pc, #484]	@ (800231c <HAL_RCC_OscConfig+0x4b0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800213e:	2b00      	cmp	r3, #0
 8002140:	d118      	bne.n	8002174 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002142:	4b76      	ldr	r3, [pc, #472]	@ (800231c <HAL_RCC_OscConfig+0x4b0>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a75      	ldr	r2, [pc, #468]	@ (800231c <HAL_RCC_OscConfig+0x4b0>)
 8002148:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800214c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800214e:	f7ff f863 	bl	8001218 <HAL_GetTick>
 8002152:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002156:	f7ff f85f 	bl	8001218 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e118      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002168:	4b6c      	ldr	r3, [pc, #432]	@ (800231c <HAL_RCC_OscConfig+0x4b0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0f0      	beq.n	8002156 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d106      	bne.n	800218a <HAL_RCC_OscConfig+0x31e>
 800217c:	4b66      	ldr	r3, [pc, #408]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 800217e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002180:	4a65      	ldr	r2, [pc, #404]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	6713      	str	r3, [r2, #112]	@ 0x70
 8002188:	e01c      	b.n	80021c4 <HAL_RCC_OscConfig+0x358>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2b05      	cmp	r3, #5
 8002190:	d10c      	bne.n	80021ac <HAL_RCC_OscConfig+0x340>
 8002192:	4b61      	ldr	r3, [pc, #388]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002196:	4a60      	ldr	r2, [pc, #384]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	6713      	str	r3, [r2, #112]	@ 0x70
 800219e:	4b5e      	ldr	r3, [pc, #376]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a2:	4a5d      	ldr	r2, [pc, #372]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021aa:	e00b      	b.n	80021c4 <HAL_RCC_OscConfig+0x358>
 80021ac:	4b5a      	ldr	r3, [pc, #360]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b0:	4a59      	ldr	r2, [pc, #356]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021b2:	f023 0301 	bic.w	r3, r3, #1
 80021b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80021b8:	4b57      	ldr	r3, [pc, #348]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021bc:	4a56      	ldr	r2, [pc, #344]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021be:	f023 0304 	bic.w	r3, r3, #4
 80021c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d015      	beq.n	80021f8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021cc:	f7ff f824 	bl	8001218 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d2:	e00a      	b.n	80021ea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021d4:	f7ff f820 	bl	8001218 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e0d7      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80021ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ee:	f003 0302 	and.w	r3, r3, #2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d0ee      	beq.n	80021d4 <HAL_RCC_OscConfig+0x368>
 80021f6:	e014      	b.n	8002222 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7ff f80e 	bl	8001218 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021fe:	e00a      	b.n	8002216 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002200:	f7ff f80a 	bl	8001218 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e0c1      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002216:	4b40      	ldr	r3, [pc, #256]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1ee      	bne.n	8002200 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002222:	7dfb      	ldrb	r3, [r7, #23]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d105      	bne.n	8002234 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002228:	4b3b      	ldr	r3, [pc, #236]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	4a3a      	ldr	r2, [pc, #232]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 800222e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002232:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	2b00      	cmp	r3, #0
 800223a:	f000 80ad 	beq.w	8002398 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800223e:	4b36      	ldr	r3, [pc, #216]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b08      	cmp	r3, #8
 8002248:	d060      	beq.n	800230c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	2b02      	cmp	r3, #2
 8002250:	d145      	bne.n	80022de <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002252:	4b33      	ldr	r3, [pc, #204]	@ (8002320 <HAL_RCC_OscConfig+0x4b4>)
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002258:	f7fe ffde 	bl	8001218 <HAL_GetTick>
 800225c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800225e:	e008      	b.n	8002272 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002260:	f7fe ffda 	bl	8001218 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e093      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002272:	4b29      	ldr	r3, [pc, #164]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f0      	bne.n	8002260 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69da      	ldr	r2, [r3, #28]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a1b      	ldr	r3, [r3, #32]
 8002286:	431a      	orrs	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228c:	019b      	lsls	r3, r3, #6
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002294:	085b      	lsrs	r3, r3, #1
 8002296:	3b01      	subs	r3, #1
 8002298:	041b      	lsls	r3, r3, #16
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a0:	061b      	lsls	r3, r3, #24
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a8:	071b      	lsls	r3, r3, #28
 80022aa:	491b      	ldr	r1, [pc, #108]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80022ac:	4313      	orrs	r3, r2
 80022ae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002320 <HAL_RCC_OscConfig+0x4b4>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b6:	f7fe ffaf 	bl	8001218 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022be:	f7fe ffab 	bl	8001218 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e064      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d0:	4b11      	ldr	r3, [pc, #68]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0f0      	beq.n	80022be <HAL_RCC_OscConfig+0x452>
 80022dc:	e05c      	b.n	8002398 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022de:	4b10      	ldr	r3, [pc, #64]	@ (8002320 <HAL_RCC_OscConfig+0x4b4>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7fe ff98 	bl	8001218 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ec:	f7fe ff94 	bl	8001218 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e04d      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022fe:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <HAL_RCC_OscConfig+0x4ac>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x480>
 800230a:	e045      	b.n	8002398 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d107      	bne.n	8002324 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e040      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
 8002318:	40023800 	.word	0x40023800
 800231c:	40007000 	.word	0x40007000
 8002320:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002324:	4b1f      	ldr	r3, [pc, #124]	@ (80023a4 <HAL_RCC_OscConfig+0x538>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d030      	beq.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800233c:	429a      	cmp	r2, r3
 800233e:	d129      	bne.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800234a:	429a      	cmp	r2, r3
 800234c:	d122      	bne.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002354:	4013      	ands	r3, r2
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800235a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800235c:	4293      	cmp	r3, r2
 800235e:	d119      	bne.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236a:	085b      	lsrs	r3, r3, #1
 800236c:	3b01      	subs	r3, #1
 800236e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d10f      	bne.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002380:	429a      	cmp	r2, r3
 8002382:	d107      	bne.n	8002394 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002390:	429a      	cmp	r2, r3
 8002392:	d001      	beq.n	8002398 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3718      	adds	r7, #24
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023800 	.word	0x40023800

080023a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d101      	bne.n	80023ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e042      	b.n	8002440 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d106      	bne.n	80023d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe fdd2 	bl	8000f78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2224      	movs	r2, #36	@ 0x24
 80023d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	68da      	ldr	r2, [r3, #12]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 f973 	bl	80026d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	691a      	ldr	r2, [r3, #16]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002400:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	695a      	ldr	r2, [r3, #20]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002410:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002420:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800243e:	2300      	movs	r3, #0
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	@ 0x28
 800244c:	af02      	add	r7, sp, #8
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	603b      	str	r3, [r7, #0]
 8002454:	4613      	mov	r3, r2
 8002456:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002462:	b2db      	uxtb	r3, r3
 8002464:	2b20      	cmp	r3, #32
 8002466:	d175      	bne.n	8002554 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d002      	beq.n	8002474 <HAL_UART_Transmit+0x2c>
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e06e      	b.n	8002556 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2200      	movs	r2, #0
 800247c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2221      	movs	r2, #33	@ 0x21
 8002482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002486:	f7fe fec7 	bl	8001218 <HAL_GetTick>
 800248a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	88fa      	ldrh	r2, [r7, #6]
 8002490:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	88fa      	ldrh	r2, [r7, #6]
 8002496:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024a0:	d108      	bne.n	80024b4 <HAL_UART_Transmit+0x6c>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d104      	bne.n	80024b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	61bb      	str	r3, [r7, #24]
 80024b2:	e003      	b.n	80024bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024bc:	e02e      	b.n	800251c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	2200      	movs	r2, #0
 80024c6:	2180      	movs	r1, #128	@ 0x80
 80024c8:	68f8      	ldr	r0, [r7, #12]
 80024ca:	f000 f848 	bl	800255e <UART_WaitOnFlagUntilTimeout>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d005      	beq.n	80024e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2220      	movs	r2, #32
 80024d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e03a      	b.n	8002556 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10b      	bne.n	80024fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	881b      	ldrh	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	3302      	adds	r3, #2
 80024fa:	61bb      	str	r3, [r7, #24]
 80024fc:	e007      	b.n	800250e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024fe:	69fb      	ldr	r3, [r7, #28]
 8002500:	781a      	ldrb	r2, [r3, #0]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	3301      	adds	r3, #1
 800250c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002512:	b29b      	uxth	r3, r3
 8002514:	3b01      	subs	r3, #1
 8002516:	b29a      	uxth	r2, r3
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002520:	b29b      	uxth	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1cb      	bne.n	80024be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2200      	movs	r2, #0
 800252e:	2140      	movs	r1, #64	@ 0x40
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 f814 	bl	800255e <UART_WaitOnFlagUntilTimeout>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d005      	beq.n	8002548 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e006      	b.n	8002556 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2220      	movs	r2, #32
 800254c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	e000      	b.n	8002556 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002554:	2302      	movs	r3, #2
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	3720      	adds	r7, #32
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	603b      	str	r3, [r7, #0]
 800256a:	4613      	mov	r3, r2
 800256c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800256e:	e03b      	b.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002576:	d037      	beq.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002578:	f7fe fe4e 	bl	8001218 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	6a3a      	ldr	r2, [r7, #32]
 8002584:	429a      	cmp	r2, r3
 8002586:	d302      	bcc.n	800258e <UART_WaitOnFlagUntilTimeout+0x30>
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e03a      	b.n	8002608 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b00      	cmp	r3, #0
 800259e:	d023      	beq.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b80      	cmp	r3, #128	@ 0x80
 80025a4:	d020      	beq.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b40      	cmp	r3, #64	@ 0x40
 80025aa:	d01d      	beq.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0308 	and.w	r3, r3, #8
 80025b6:	2b08      	cmp	r3, #8
 80025b8:	d116      	bne.n	80025e8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	617b      	str	r3, [r7, #20]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	617b      	str	r3, [r7, #20]
 80025ce:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80025d0:	68f8      	ldr	r0, [r7, #12]
 80025d2:	f000 f81d 	bl	8002610 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2208      	movs	r2, #8
 80025da:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e00f      	b.n	8002608 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	4013      	ands	r3, r2
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	bf0c      	ite	eq
 80025f8:	2301      	moveq	r3, #1
 80025fa:	2300      	movne	r3, #0
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	461a      	mov	r2, r3
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	429a      	cmp	r2, r3
 8002604:	d0b4      	beq.n	8002570 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002610:	b480      	push	{r7}
 8002612:	b095      	sub	sp, #84	@ 0x54
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	330c      	adds	r3, #12
 800261e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002622:	e853 3f00 	ldrex	r3, [r3]
 8002626:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800262e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	330c      	adds	r3, #12
 8002636:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002638:	643a      	str	r2, [r7, #64]	@ 0x40
 800263a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800263c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800263e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002640:	e841 2300 	strex	r3, r2, [r1]
 8002644:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1e5      	bne.n	8002618 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	3314      	adds	r3, #20
 8002652:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002654:	6a3b      	ldr	r3, [r7, #32]
 8002656:	e853 3f00 	ldrex	r3, [r3]
 800265a:	61fb      	str	r3, [r7, #28]
   return(result);
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	f023 0301 	bic.w	r3, r3, #1
 8002662:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	3314      	adds	r3, #20
 800266a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800266c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800266e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002674:	e841 2300 	strex	r3, r2, [r1]
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	2b00      	cmp	r3, #0
 800267e:	d1e5      	bne.n	800264c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002684:	2b01      	cmp	r3, #1
 8002686:	d119      	bne.n	80026bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	330c      	adds	r3, #12
 800268e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	e853 3f00 	ldrex	r3, [r3]
 8002696:	60bb      	str	r3, [r7, #8]
   return(result);
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	f023 0310 	bic.w	r3, r3, #16
 800269e:	647b      	str	r3, [r7, #68]	@ 0x44
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	330c      	adds	r3, #12
 80026a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026a8:	61ba      	str	r2, [r7, #24]
 80026aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ac:	6979      	ldr	r1, [r7, #20]
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	e841 2300 	strex	r3, r2, [r1]
 80026b4:	613b      	str	r3, [r7, #16]
   return(result);
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d1e5      	bne.n	8002688 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2220      	movs	r2, #32
 80026c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80026ca:	bf00      	nop
 80026cc:	3754      	adds	r7, #84	@ 0x54
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
	...

080026d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026dc:	b0c0      	sub	sp, #256	@ 0x100
 80026de:	af00      	add	r7, sp, #0
 80026e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f4:	68d9      	ldr	r1, [r3, #12]
 80026f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	ea40 0301 	orr.w	r3, r0, r1
 8002700:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	431a      	orrs	r2, r3
 8002710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	431a      	orrs	r2, r3
 8002718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	4313      	orrs	r3, r2
 8002720:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002730:	f021 010c 	bic.w	r1, r1, #12
 8002734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800273e:	430b      	orrs	r3, r1
 8002740:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800274e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002752:	6999      	ldr	r1, [r3, #24]
 8002754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	ea40 0301 	orr.w	r3, r0, r1
 800275e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b8f      	ldr	r3, [pc, #572]	@ (80029a4 <UART_SetConfig+0x2cc>)
 8002768:	429a      	cmp	r2, r3
 800276a:	d005      	beq.n	8002778 <UART_SetConfig+0xa0>
 800276c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	4b8d      	ldr	r3, [pc, #564]	@ (80029a8 <UART_SetConfig+0x2d0>)
 8002774:	429a      	cmp	r2, r3
 8002776:	d104      	bne.n	8002782 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002778:	f7ff f934 	bl	80019e4 <HAL_RCC_GetPCLK2Freq>
 800277c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002780:	e003      	b.n	800278a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002782:	f7ff f91b 	bl	80019bc <HAL_RCC_GetPCLK1Freq>
 8002786:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800278a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800278e:	69db      	ldr	r3, [r3, #28]
 8002790:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002794:	f040 810c 	bne.w	80029b0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002798:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800279c:	2200      	movs	r2, #0
 800279e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80027a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80027a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80027aa:	4622      	mov	r2, r4
 80027ac:	462b      	mov	r3, r5
 80027ae:	1891      	adds	r1, r2, r2
 80027b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80027b2:	415b      	adcs	r3, r3
 80027b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80027b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80027ba:	4621      	mov	r1, r4
 80027bc:	eb12 0801 	adds.w	r8, r2, r1
 80027c0:	4629      	mov	r1, r5
 80027c2:	eb43 0901 	adc.w	r9, r3, r1
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	f04f 0300 	mov.w	r3, #0
 80027ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027da:	4690      	mov	r8, r2
 80027dc:	4699      	mov	r9, r3
 80027de:	4623      	mov	r3, r4
 80027e0:	eb18 0303 	adds.w	r3, r8, r3
 80027e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80027e8:	462b      	mov	r3, r5
 80027ea:	eb49 0303 	adc.w	r3, r9, r3
 80027ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80027f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80027fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002802:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002806:	460b      	mov	r3, r1
 8002808:	18db      	adds	r3, r3, r3
 800280a:	653b      	str	r3, [r7, #80]	@ 0x50
 800280c:	4613      	mov	r3, r2
 800280e:	eb42 0303 	adc.w	r3, r2, r3
 8002812:	657b      	str	r3, [r7, #84]	@ 0x54
 8002814:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002818:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800281c:	f7fd ff0c 	bl	8000638 <__aeabi_uldivmod>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	4b61      	ldr	r3, [pc, #388]	@ (80029ac <UART_SetConfig+0x2d4>)
 8002826:	fba3 2302 	umull	r2, r3, r3, r2
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	011c      	lsls	r4, r3, #4
 800282e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002832:	2200      	movs	r2, #0
 8002834:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002838:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800283c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002840:	4642      	mov	r2, r8
 8002842:	464b      	mov	r3, r9
 8002844:	1891      	adds	r1, r2, r2
 8002846:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002848:	415b      	adcs	r3, r3
 800284a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800284c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002850:	4641      	mov	r1, r8
 8002852:	eb12 0a01 	adds.w	sl, r2, r1
 8002856:	4649      	mov	r1, r9
 8002858:	eb43 0b01 	adc.w	fp, r3, r1
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002868:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800286c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002870:	4692      	mov	sl, r2
 8002872:	469b      	mov	fp, r3
 8002874:	4643      	mov	r3, r8
 8002876:	eb1a 0303 	adds.w	r3, sl, r3
 800287a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800287e:	464b      	mov	r3, r9
 8002880:	eb4b 0303 	adc.w	r3, fp, r3
 8002884:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002894:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002898:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800289c:	460b      	mov	r3, r1
 800289e:	18db      	adds	r3, r3, r3
 80028a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80028a2:	4613      	mov	r3, r2
 80028a4:	eb42 0303 	adc.w	r3, r2, r3
 80028a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80028aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80028ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80028b2:	f7fd fec1 	bl	8000638 <__aeabi_uldivmod>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4611      	mov	r1, r2
 80028bc:	4b3b      	ldr	r3, [pc, #236]	@ (80029ac <UART_SetConfig+0x2d4>)
 80028be:	fba3 2301 	umull	r2, r3, r3, r1
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	2264      	movs	r2, #100	@ 0x64
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	1acb      	subs	r3, r1, r3
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80028d2:	4b36      	ldr	r3, [pc, #216]	@ (80029ac <UART_SetConfig+0x2d4>)
 80028d4:	fba3 2302 	umull	r2, r3, r3, r2
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80028e0:	441c      	add	r4, r3
 80028e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028e6:	2200      	movs	r2, #0
 80028e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80028f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80028f4:	4642      	mov	r2, r8
 80028f6:	464b      	mov	r3, r9
 80028f8:	1891      	adds	r1, r2, r2
 80028fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028fc:	415b      	adcs	r3, r3
 80028fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002900:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002904:	4641      	mov	r1, r8
 8002906:	1851      	adds	r1, r2, r1
 8002908:	6339      	str	r1, [r7, #48]	@ 0x30
 800290a:	4649      	mov	r1, r9
 800290c:	414b      	adcs	r3, r1
 800290e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800291c:	4659      	mov	r1, fp
 800291e:	00cb      	lsls	r3, r1, #3
 8002920:	4651      	mov	r1, sl
 8002922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002926:	4651      	mov	r1, sl
 8002928:	00ca      	lsls	r2, r1, #3
 800292a:	4610      	mov	r0, r2
 800292c:	4619      	mov	r1, r3
 800292e:	4603      	mov	r3, r0
 8002930:	4642      	mov	r2, r8
 8002932:	189b      	adds	r3, r3, r2
 8002934:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002938:	464b      	mov	r3, r9
 800293a:	460a      	mov	r2, r1
 800293c:	eb42 0303 	adc.w	r3, r2, r3
 8002940:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002950:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002954:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002958:	460b      	mov	r3, r1
 800295a:	18db      	adds	r3, r3, r3
 800295c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800295e:	4613      	mov	r3, r2
 8002960:	eb42 0303 	adc.w	r3, r2, r3
 8002964:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002966:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800296a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800296e:	f7fd fe63 	bl	8000638 <__aeabi_uldivmod>
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	4b0d      	ldr	r3, [pc, #52]	@ (80029ac <UART_SetConfig+0x2d4>)
 8002978:	fba3 1302 	umull	r1, r3, r3, r2
 800297c:	095b      	lsrs	r3, r3, #5
 800297e:	2164      	movs	r1, #100	@ 0x64
 8002980:	fb01 f303 	mul.w	r3, r1, r3
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	00db      	lsls	r3, r3, #3
 8002988:	3332      	adds	r3, #50	@ 0x32
 800298a:	4a08      	ldr	r2, [pc, #32]	@ (80029ac <UART_SetConfig+0x2d4>)
 800298c:	fba2 2303 	umull	r2, r3, r2, r3
 8002990:	095b      	lsrs	r3, r3, #5
 8002992:	f003 0207 	and.w	r2, r3, #7
 8002996:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4422      	add	r2, r4
 800299e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029a0:	e106      	b.n	8002bb0 <UART_SetConfig+0x4d8>
 80029a2:	bf00      	nop
 80029a4:	40011000 	.word	0x40011000
 80029a8:	40011400 	.word	0x40011400
 80029ac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80029b4:	2200      	movs	r2, #0
 80029b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80029ba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80029be:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80029c2:	4642      	mov	r2, r8
 80029c4:	464b      	mov	r3, r9
 80029c6:	1891      	adds	r1, r2, r2
 80029c8:	6239      	str	r1, [r7, #32]
 80029ca:	415b      	adcs	r3, r3
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80029ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80029d2:	4641      	mov	r1, r8
 80029d4:	1854      	adds	r4, r2, r1
 80029d6:	4649      	mov	r1, r9
 80029d8:	eb43 0501 	adc.w	r5, r3, r1
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	f04f 0300 	mov.w	r3, #0
 80029e4:	00eb      	lsls	r3, r5, #3
 80029e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ea:	00e2      	lsls	r2, r4, #3
 80029ec:	4614      	mov	r4, r2
 80029ee:	461d      	mov	r5, r3
 80029f0:	4643      	mov	r3, r8
 80029f2:	18e3      	adds	r3, r4, r3
 80029f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029f8:	464b      	mov	r3, r9
 80029fa:	eb45 0303 	adc.w	r3, r5, r3
 80029fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	f04f 0300 	mov.w	r3, #0
 8002a1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a1e:	4629      	mov	r1, r5
 8002a20:	008b      	lsls	r3, r1, #2
 8002a22:	4621      	mov	r1, r4
 8002a24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a28:	4621      	mov	r1, r4
 8002a2a:	008a      	lsls	r2, r1, #2
 8002a2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002a30:	f7fd fe02 	bl	8000638 <__aeabi_uldivmod>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4b60      	ldr	r3, [pc, #384]	@ (8002bbc <UART_SetConfig+0x4e4>)
 8002a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a3e:	095b      	lsrs	r3, r3, #5
 8002a40:	011c      	lsls	r4, r3, #4
 8002a42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a46:	2200      	movs	r2, #0
 8002a48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a54:	4642      	mov	r2, r8
 8002a56:	464b      	mov	r3, r9
 8002a58:	1891      	adds	r1, r2, r2
 8002a5a:	61b9      	str	r1, [r7, #24]
 8002a5c:	415b      	adcs	r3, r3
 8002a5e:	61fb      	str	r3, [r7, #28]
 8002a60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a64:	4641      	mov	r1, r8
 8002a66:	1851      	adds	r1, r2, r1
 8002a68:	6139      	str	r1, [r7, #16]
 8002a6a:	4649      	mov	r1, r9
 8002a6c:	414b      	adcs	r3, r1
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a7c:	4659      	mov	r1, fp
 8002a7e:	00cb      	lsls	r3, r1, #3
 8002a80:	4651      	mov	r1, sl
 8002a82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a86:	4651      	mov	r1, sl
 8002a88:	00ca      	lsls	r2, r1, #3
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4603      	mov	r3, r0
 8002a90:	4642      	mov	r2, r8
 8002a92:	189b      	adds	r3, r3, r2
 8002a94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a98:	464b      	mov	r3, r9
 8002a9a:	460a      	mov	r2, r1
 8002a9c:	eb42 0303 	adc.w	r3, r2, r3
 8002aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002aae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002abc:	4649      	mov	r1, r9
 8002abe:	008b      	lsls	r3, r1, #2
 8002ac0:	4641      	mov	r1, r8
 8002ac2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ac6:	4641      	mov	r1, r8
 8002ac8:	008a      	lsls	r2, r1, #2
 8002aca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002ace:	f7fd fdb3 	bl	8000638 <__aeabi_uldivmod>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	460b      	mov	r3, r1
 8002ad6:	4611      	mov	r1, r2
 8002ad8:	4b38      	ldr	r3, [pc, #224]	@ (8002bbc <UART_SetConfig+0x4e4>)
 8002ada:	fba3 2301 	umull	r2, r3, r3, r1
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	2264      	movs	r2, #100	@ 0x64
 8002ae2:	fb02 f303 	mul.w	r3, r2, r3
 8002ae6:	1acb      	subs	r3, r1, r3
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	3332      	adds	r3, #50	@ 0x32
 8002aec:	4a33      	ldr	r2, [pc, #204]	@ (8002bbc <UART_SetConfig+0x4e4>)
 8002aee:	fba2 2303 	umull	r2, r3, r2, r3
 8002af2:	095b      	lsrs	r3, r3, #5
 8002af4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002af8:	441c      	add	r4, r3
 8002afa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002afe:	2200      	movs	r2, #0
 8002b00:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b02:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b08:	4642      	mov	r2, r8
 8002b0a:	464b      	mov	r3, r9
 8002b0c:	1891      	adds	r1, r2, r2
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	415b      	adcs	r3, r3
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b18:	4641      	mov	r1, r8
 8002b1a:	1851      	adds	r1, r2, r1
 8002b1c:	6039      	str	r1, [r7, #0]
 8002b1e:	4649      	mov	r1, r9
 8002b20:	414b      	adcs	r3, r1
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b30:	4659      	mov	r1, fp
 8002b32:	00cb      	lsls	r3, r1, #3
 8002b34:	4651      	mov	r1, sl
 8002b36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b3a:	4651      	mov	r1, sl
 8002b3c:	00ca      	lsls	r2, r1, #3
 8002b3e:	4610      	mov	r0, r2
 8002b40:	4619      	mov	r1, r3
 8002b42:	4603      	mov	r3, r0
 8002b44:	4642      	mov	r2, r8
 8002b46:	189b      	adds	r3, r3, r2
 8002b48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b4a:	464b      	mov	r3, r9
 8002b4c:	460a      	mov	r2, r1
 8002b4e:	eb42 0303 	adc.w	r3, r2, r3
 8002b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b60:	f04f 0200 	mov.w	r2, #0
 8002b64:	f04f 0300 	mov.w	r3, #0
 8002b68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002b6c:	4649      	mov	r1, r9
 8002b6e:	008b      	lsls	r3, r1, #2
 8002b70:	4641      	mov	r1, r8
 8002b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b76:	4641      	mov	r1, r8
 8002b78:	008a      	lsls	r2, r1, #2
 8002b7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b7e:	f7fd fd5b 	bl	8000638 <__aeabi_uldivmod>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	4b0d      	ldr	r3, [pc, #52]	@ (8002bbc <UART_SetConfig+0x4e4>)
 8002b88:	fba3 1302 	umull	r1, r3, r3, r2
 8002b8c:	095b      	lsrs	r3, r3, #5
 8002b8e:	2164      	movs	r1, #100	@ 0x64
 8002b90:	fb01 f303 	mul.w	r3, r1, r3
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	3332      	adds	r3, #50	@ 0x32
 8002b9a:	4a08      	ldr	r2, [pc, #32]	@ (8002bbc <UART_SetConfig+0x4e4>)
 8002b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba0:	095b      	lsrs	r3, r3, #5
 8002ba2:	f003 020f 	and.w	r2, r3, #15
 8002ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4422      	add	r2, r4
 8002bae:	609a      	str	r2, [r3, #8]
}
 8002bb0:	bf00      	nop
 8002bb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bbc:	51eb851f 	.word	0x51eb851f

08002bc0 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	2101      	movs	r1, #1
 8002bce:	482b      	ldr	r0, [pc, #172]	@ (8002c7c <network_configure_activations+0xbc>)
 8002bd0:	f000 fa96 	bl	8003100 <ai_platform_get_activations_map>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d045      	beq.n	8002c66 <network_configure_activations+0xa6>
    /* Updating activations (byte) offsets */
    
    serving_default_input_layer0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8002bda:	4b28      	ldr	r3, [pc, #160]	@ (8002c7c <network_configure_activations+0xbc>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a28      	ldr	r2, [pc, #160]	@ (8002c80 <network_configure_activations+0xc0>)
 8002be0:	6093      	str	r3, [r2, #8]
    serving_default_input_layer0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8002be2:	4b26      	ldr	r3, [pc, #152]	@ (8002c7c <network_configure_activations+0xbc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a26      	ldr	r2, [pc, #152]	@ (8002c80 <network_configure_activations+0xc0>)
 8002be8:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_network_activations_map[0] + 832);
 8002bea:	4b24      	ldr	r3, [pc, #144]	@ (8002c7c <network_configure_activations+0xbc>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f503 7350 	add.w	r3, r3, #832	@ 0x340
 8002bf2:	4a24      	ldr	r2, [pc, #144]	@ (8002c84 <network_configure_activations+0xc4>)
 8002bf4:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 832);
 8002bf6:	4b21      	ldr	r3, [pc, #132]	@ (8002c7c <network_configure_activations+0xbc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f503 7350 	add.w	r3, r3, #832	@ 0x340
 8002bfe:	4a21      	ldr	r2, [pc, #132]	@ (8002c84 <network_configure_activations+0xc4>)
 8002c00:	60d3      	str	r3, [r2, #12]
    nl_0_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8002c02:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a20      	ldr	r2, [pc, #128]	@ (8002c88 <network_configure_activations+0xc8>)
 8002c08:	6093      	str	r3, [r2, #8]
    nl_0_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8002c0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002c88 <network_configure_activations+0xc8>)
 8002c10:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8002c12:	4b1a      	ldr	r3, [pc, #104]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002c8c <network_configure_activations+0xcc>)
 8002c1c:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8002c1e:	4b17      	ldr	r3, [pc, #92]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002c26:	4a19      	ldr	r2, [pc, #100]	@ (8002c8c <network_configure_activations+0xcc>)
 8002c28:	60d3      	str	r3, [r2, #12]
    nl_1_nl_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8002c2a:	4b14      	ldr	r3, [pc, #80]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a18      	ldr	r2, [pc, #96]	@ (8002c90 <network_configure_activations+0xd0>)
 8002c30:	6093      	str	r3, [r2, #8]
    nl_1_nl_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8002c32:	4b12      	ldr	r3, [pc, #72]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a16      	ldr	r2, [pc, #88]	@ (8002c90 <network_configure_activations+0xd0>)
 8002c38:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002c42:	4a14      	ldr	r2, [pc, #80]	@ (8002c94 <network_configure_activations+0xd4>)
 8002c44:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8002c4e:	4a11      	ldr	r2, [pc, #68]	@ (8002c94 <network_configure_activations+0xd4>)
 8002c50:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8002c52:	4b0a      	ldr	r3, [pc, #40]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a10      	ldr	r2, [pc, #64]	@ (8002c98 <network_configure_activations+0xd8>)
 8002c58:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8002c5a:	4b08      	ldr	r3, [pc, #32]	@ (8002c7c <network_configure_activations+0xbc>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8002c98 <network_configure_activations+0xd8>)
 8002c60:	60d3      	str	r3, [r2, #12]
    return true;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e005      	b.n	8002c72 <network_configure_activations+0xb2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8002c66:	2213      	movs	r2, #19
 8002c68:	2130      	movs	r1, #48	@ 0x30
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 fa9c 	bl	80031a8 <ai_platform_network_set_error>
  return false;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20001054 	.word	0x20001054
 8002c80:	2000000c 	.word	0x2000000c
 8002c84:	2000001c 	.word	0x2000001c
 8002c88:	2000002c 	.word	0x2000002c
 8002c8c:	2000003c 	.word	0x2000003c
 8002c90:	2000004c 	.word	0x2000004c
 8002c94:	2000005c 	.word	0x2000005c
 8002c98:	2000006c 	.word	0x2000006c

08002c9c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8002ca6:	683a      	ldr	r2, [r7, #0]
 8002ca8:	2101      	movs	r1, #1
 8002caa:	4842      	ldr	r0, [pc, #264]	@ (8002db4 <network_configure_weights+0x118>)
 8002cac:	f000 f9d6 	bl	800305c <ai_platform_get_weights_map>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d073      	beq.n	8002d9e <network_configure_weights+0x102>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8002cb6:	4b40      	ldr	r3, [pc, #256]	@ (8002db8 <network_configure_weights+0x11c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002cbe:	4a3e      	ldr	r2, [pc, #248]	@ (8002db8 <network_configure_weights+0x11c>)
 8002cc0:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8002cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8002db4 <network_configure_weights+0x118>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a3c      	ldr	r2, [pc, #240]	@ (8002db8 <network_configure_weights+0x11c>)
 8002cc8:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8002cca:	4b3a      	ldr	r3, [pc, #232]	@ (8002db4 <network_configure_weights+0x118>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a3a      	ldr	r2, [pc, #232]	@ (8002db8 <network_configure_weights+0x11c>)
 8002cd0:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8002cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8002dbc <network_configure_weights+0x120>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002cda:	4a38      	ldr	r2, [pc, #224]	@ (8002dbc <network_configure_weights+0x120>)
 8002cdc:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 83200);
 8002cde:	4b35      	ldr	r3, [pc, #212]	@ (8002db4 <network_configure_weights+0x118>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f503 33a2 	add.w	r3, r3, #82944	@ 0x14400
 8002ce6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002cea:	4a34      	ldr	r2, [pc, #208]	@ (8002dbc <network_configure_weights+0x120>)
 8002cec:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 83200);
 8002cee:	4b31      	ldr	r3, [pc, #196]	@ (8002db4 <network_configure_weights+0x118>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f503 33a2 	add.w	r3, r3, #82944	@ 0x14400
 8002cf6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002cfa:	4a30      	ldr	r2, [pc, #192]	@ (8002dbc <network_configure_weights+0x120>)
 8002cfc:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8002cfe:	4b30      	ldr	r3, [pc, #192]	@ (8002dc0 <network_configure_weights+0x124>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d06:	4a2e      	ldr	r2, [pc, #184]	@ (8002dc0 <network_configure_weights+0x124>)
 8002d08:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 83600);
 8002d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8002db4 <network_configure_weights+0x118>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f503 33a3 	add.w	r3, r3, #83456	@ 0x14600
 8002d12:	3390      	adds	r3, #144	@ 0x90
 8002d14:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc0 <network_configure_weights+0x124>)
 8002d16:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 83600);
 8002d18:	4b26      	ldr	r3, [pc, #152]	@ (8002db4 <network_configure_weights+0x118>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f503 33a3 	add.w	r3, r3, #83456	@ 0x14600
 8002d20:	3390      	adds	r3, #144	@ 0x90
 8002d22:	4a27      	ldr	r2, [pc, #156]	@ (8002dc0 <network_configure_weights+0x124>)
 8002d24:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8002d26:	4b27      	ldr	r3, [pc, #156]	@ (8002dc4 <network_configure_weights+0x128>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d2e:	4a25      	ldr	r2, [pc, #148]	@ (8002dc4 <network_configure_weights+0x128>)
 8002d30:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 123600);
 8002d32:	4b20      	ldr	r3, [pc, #128]	@ (8002db4 <network_configure_weights+0x118>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f503 33f1 	add.w	r3, r3, #123392	@ 0x1e200
 8002d3a:	33d0      	adds	r3, #208	@ 0xd0
 8002d3c:	4a21      	ldr	r2, [pc, #132]	@ (8002dc4 <network_configure_weights+0x128>)
 8002d3e:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 123600);
 8002d40:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <network_configure_weights+0x118>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f503 33f1 	add.w	r3, r3, #123392	@ 0x1e200
 8002d48:	33d0      	adds	r3, #208	@ 0xd0
 8002d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002dc4 <network_configure_weights+0x128>)
 8002d4c:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc8 <network_configure_weights+0x12c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d56:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc8 <network_configure_weights+0x12c>)
 8002d58:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 124000);
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <network_configure_weights+0x118>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f503 33f2 	add.w	r3, r3, #123904	@ 0x1e400
 8002d62:	3360      	adds	r3, #96	@ 0x60
 8002d64:	4a18      	ldr	r2, [pc, #96]	@ (8002dc8 <network_configure_weights+0x12c>)
 8002d66:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 124000);
 8002d68:	4b12      	ldr	r3, [pc, #72]	@ (8002db4 <network_configure_weights+0x118>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f503 33f2 	add.w	r3, r3, #123904	@ 0x1e400
 8002d70:	3360      	adds	r3, #96	@ 0x60
 8002d72:	4a15      	ldr	r2, [pc, #84]	@ (8002dc8 <network_configure_weights+0x12c>)
 8002d74:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8002d76:	4b15      	ldr	r3, [pc, #84]	@ (8002dcc <network_configure_weights+0x130>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d7e:	4a13      	ldr	r2, [pc, #76]	@ (8002dcc <network_configure_weights+0x130>)
 8002d80:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 128000);
 8002d82:	4b0c      	ldr	r3, [pc, #48]	@ (8002db4 <network_configure_weights+0x118>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8002d8a:	4a10      	ldr	r2, [pc, #64]	@ (8002dcc <network_configure_weights+0x130>)
 8002d8c:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 128000);
 8002d8e:	4b09      	ldr	r3, [pc, #36]	@ (8002db4 <network_configure_weights+0x118>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8002d96:	4a0d      	ldr	r2, [pc, #52]	@ (8002dcc <network_configure_weights+0x130>)
 8002d98:	60d3      	str	r3, [r2, #12]
    return true;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e005      	b.n	8002daa <network_configure_weights+0x10e>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8002d9e:	2212      	movs	r2, #18
 8002da0:	2130      	movs	r1, #48	@ 0x30
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fa00 	bl	80031a8 <ai_platform_network_set_error>
  return false;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	20001058 	.word	0x20001058
 8002db8:	2000007c 	.word	0x2000007c
 8002dbc:	2000008c 	.word	0x2000008c
 8002dc0:	2000009c 	.word	0x2000009c
 8002dc4:	200000ac 	.word	0x200000ac
 8002dc8:	200000bc 	.word	0x200000bc
 8002dcc:	200000cc 	.word	0x200000cc

08002dd0 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af02      	add	r7, sp, #8
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	2305      	movs	r3, #5
 8002de0:	9300      	str	r3, [sp, #0]
 8002de2:	2301      	movs	r3, #1
 8002de4:	4a04      	ldr	r2, [pc, #16]	@ (8002df8 <ai_network_create+0x28>)
 8002de6:	6839      	ldr	r1, [r7, #0]
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 facb 	bl	8003384 <ai_platform_network_create>
 8002dee:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000698 	.word	0x20000698

08002dfc <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d104      	bne.n	8002e16 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8002e0c:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <ai_network_inputs_get+0x2c>)
 8002e0e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a06      	ldr	r2, [pc, #24]	@ (8002e2c <ai_network_inputs_get+0x30>)
 8002e14:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8002e16:	6839      	ldr	r1, [r7, #0]
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f9cb 	bl	80031b4 <ai_platform_inputs_get>
 8002e1e:	4603      	mov	r3, r0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	20000698 	.word	0x20000698
 8002e2c:	a1c00100 	.word	0xa1c00100

08002e30 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d104      	bne.n	8002e4a <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8002e40:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <ai_network_outputs_get+0x2c>)
 8002e42:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a06      	ldr	r2, [pc, #24]	@ (8002e60 <ai_network_outputs_get+0x30>)
 8002e48:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8002e4a:	6839      	ldr	r1, [r7, #0]
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 fa27 	bl	80032a0 <ai_platform_outputs_get>
 8002e52:	4603      	mov	r3, r0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	20000698 	.word	0x20000698
 8002e60:	a1c00100 	.word	0xa1c00100

08002e64 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8002e6e:	6839      	ldr	r1, [r7, #0]
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 fac9 	bl	8003408 <ai_platform_network_init>
 8002e76:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <ai_network_init+0x22>
 8002e82:	2300      	movs	r3, #0
 8002e84:	e026      	b.n	8002ed4 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8002e86:	6839      	ldr	r1, [r7, #0]
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f7ff ff07 	bl	8002c9c <network_configure_weights>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	461a      	mov	r2, r3
 8002e92:	7afb      	ldrb	r3, [r7, #11]
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	bf14      	ite	ne
 8002e9a:	2301      	movne	r3, #1
 8002e9c:	2300      	moveq	r3, #0
 8002e9e:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8002ea0:	6839      	ldr	r1, [r7, #0]
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f7ff fe8c 	bl	8002bc0 <network_configure_activations>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	461a      	mov	r2, r3
 8002eac:	7afb      	ldrb	r3, [r7, #11]
 8002eae:	4013      	ands	r3, r2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf14      	ite	ne
 8002eb4:	2301      	movne	r3, #1
 8002eb6:	2300      	moveq	r3, #0
 8002eb8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fb3c 	bl	8003538 <ai_platform_network_post_init>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	7afb      	ldrb	r3, [r7, #11]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf14      	ite	ne
 8002ecc:	2301      	movne	r3, #1
 8002ece:	2300      	moveq	r3, #0
 8002ed0:	72fb      	strb	r3, [r7, #11]

  return ok;
 8002ed2:	7afb      	ldrb	r3, [r7, #11]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	68b9      	ldr	r1, [r7, #8]
 8002eec:	68f8      	ldr	r0, [r7, #12]
 8002eee:	f000 fb51 	bl	8003594 <ai_platform_network_process>
 8002ef2:	4603      	mov	r3, r0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8002efc:	b4b0      	push	{r4, r5, r7}
 8002efe:	b08f      	sub	sp, #60	@ 0x3c
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8002f06:	4b15      	ldr	r3, [pc, #84]	@ (8002f5c <ai_network_data_activations_buffer_get+0x60>)
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	623b      	str	r3, [r7, #32]
 8002f0e:	2300      	movs	r3, #0
 8002f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f12:	2300      	movs	r3, #0
 8002f14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f16:	f44f 639a 	mov.w	r3, #1232	@ 0x4d0
 8002f1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8002f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f24:	2204      	movs	r2, #4
 8002f26:	f362 231f 	bfi	r3, r2, #8, #24
 8002f2a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <ai_network_data_activations_buffer_get+0x64>)
 8002f2e:	f107 040c 	add.w	r4, r7, #12
 8002f32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002f38:	f107 030c 	add.w	r3, r7, #12
 8002f3c:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	461d      	mov	r5, r3
 8002f42:	f107 041c 	add.w	r4, r7, #28
 8002f46:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f48:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f4a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002f4e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	373c      	adds	r7, #60	@ 0x3c
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bcb0      	pop	{r4, r5, r7}
 8002f5a:	4770      	bx	lr
 8002f5c:	00040440 	.word	0x00040440
 8002f60:	08005de4 	.word	0x08005de4

08002f64 <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 8002f64:	b4b0      	push	{r4, r5, r7}
 8002f66:	b08f      	sub	sp, #60	@ 0x3c
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8002f6e:	4b15      	ldr	r3, [pc, #84]	@ (8002fc4 <ai_network_data_weights_buffer_get+0x60>)
 8002f70:	61fb      	str	r3, [r7, #28]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	623b      	str	r3, [r7, #32]
 8002f76:	2300      	movs	r3, #0
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f7e:	4b12      	ldr	r3, [pc, #72]	@ (8002fc8 <ai_network_data_weights_buffer_get+0x64>)
 8002f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f82:	2301      	movs	r3, #1
 8002f84:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8002f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f8a:	2204      	movs	r2, #4
 8002f8c:	f362 231f 	bfi	r3, r2, #8, #24
 8002f90:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f92:	4b0e      	ldr	r3, [pc, #56]	@ (8002fcc <ai_network_data_weights_buffer_get+0x68>)
 8002f94:	f107 040c 	add.w	r4, r7, #12
 8002f98:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f9a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002f9e:	f107 030c 	add.w	r3, r7, #12
 8002fa2:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	461d      	mov	r5, r3
 8002fa8:	f107 041c 	add.w	r4, r7, #28
 8002fac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fb0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002fb4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	373c      	adds	r7, #60	@ 0x3c
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bcb0      	pop	{r4, r5, r7}
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	40040440 	.word	0x40040440
 8002fc8:	0001f428 	.word	0x0001f428
 8002fcc:	08005df4 	.word	0x08005df4

08002fd0 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 8002fd4:	4b02      	ldr	r3, [pc, #8]	@ (8002fe0 <ai_network_data_weights_get+0x10>)

}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	2000073c 	.word	0x2000073c

08002fe4 <ai_buffer_get_size>:
 8002fe4:	b360      	cbz	r0, 8003040 <ai_buffer_get_size+0x5c>
 8002fe6:	b430      	push	{r4, r5}
 8002fe8:	6803      	ldr	r3, [r0, #0]
 8002fea:	4d16      	ldr	r5, [pc, #88]	@ (8003044 <ai_buffer_get_size+0x60>)
 8002fec:	6984      	ldr	r4, [r0, #24]
 8002fee:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8002ff2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002ff6:	42ab      	cmp	r3, r5
 8002ff8:	6862      	ldr	r2, [r4, #4]
 8002ffa:	d01b      	beq.n	8003034 <ai_buffer_get_size+0x50>
 8002ffc:	7d03      	ldrb	r3, [r0, #20]
 8002ffe:	6941      	ldr	r1, [r0, #20]
 8003000:	f1a3 0301 	sub.w	r3, r3, #1
 8003004:	fab3 f383 	clz	r3, r3
 8003008:	095b      	lsrs	r3, r3, #5
 800300a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800300e:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8003012:	da0b      	bge.n	800302c <ai_buffer_get_size+0x48>
 8003014:	2b01      	cmp	r3, #1
 8003016:	d102      	bne.n	800301e <ai_buffer_get_size+0x3a>
 8003018:	2802      	cmp	r0, #2
 800301a:	d007      	beq.n	800302c <ai_buffer_get_size+0x48>
 800301c:	2302      	movs	r3, #2
 800301e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8003022:	3301      	adds	r3, #1
 8003024:	4298      	cmp	r0, r3
 8003026:	fb01 f202 	mul.w	r2, r1, r2
 800302a:	d1f3      	bne.n	8003014 <ai_buffer_get_size+0x30>
 800302c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003030:	bc30      	pop	{r4, r5}
 8003032:	4770      	bx	lr
 8003034:	2900      	cmp	r1, #0
 8003036:	d0e1      	beq.n	8002ffc <ai_buffer_get_size+0x18>
 8003038:	321f      	adds	r2, #31
 800303a:	f022 021f 	bic.w	r2, r2, #31
 800303e:	e7dd      	b.n	8002ffc <ai_buffer_get_size+0x18>
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	000400c0 	.word	0x000400c0

08003048 <ai_buffer_array_sane>:
 8003048:	b138      	cbz	r0, 800305a <ai_buffer_array_sane+0x12>
 800304a:	6843      	ldr	r3, [r0, #4]
 800304c:	b123      	cbz	r3, 8003058 <ai_buffer_array_sane+0x10>
 800304e:	8840      	ldrh	r0, [r0, #2]
 8003050:	3800      	subs	r0, #0
 8003052:	bf18      	it	ne
 8003054:	2001      	movne	r0, #1
 8003056:	4770      	bx	lr
 8003058:	4618      	mov	r0, r3
 800305a:	4770      	bx	lr

0800305c <ai_platform_get_weights_map>:
 800305c:	b1f2      	cbz	r2, 800309c <ai_platform_get_weights_map+0x40>
 800305e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003060:	4605      	mov	r5, r0
 8003062:	b1c8      	cbz	r0, 8003098 <ai_platform_get_weights_map+0x3c>
 8003064:	460c      	mov	r4, r1
 8003066:	b1b9      	cbz	r1, 8003098 <ai_platform_get_weights_map+0x3c>
 8003068:	4b24      	ldr	r3, [pc, #144]	@ (80030fc <ai_platform_get_weights_map+0xa0>)
 800306a:	6811      	ldr	r1, [r2, #0]
 800306c:	4299      	cmp	r1, r3
 800306e:	4616      	mov	r6, r2
 8003070:	d00b      	beq.n	800308a <ai_platform_get_weights_map+0x2e>
 8003072:	6856      	ldr	r6, [r2, #4]
 8003074:	b186      	cbz	r6, 8003098 <ai_platform_get_weights_map+0x3c>
 8003076:	6837      	ldr	r7, [r6, #0]
 8003078:	429f      	cmp	r7, r3
 800307a:	d011      	beq.n	80030a0 <ai_platform_get_weights_map+0x44>
 800307c:	6006      	str	r6, [r0, #0]
 800307e:	f1a4 0001 	sub.w	r0, r4, #1
 8003082:	fab0 f080 	clz	r0, r0
 8003086:	0940      	lsrs	r0, r0, #5
 8003088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800308a:	1d10      	adds	r0, r2, #4
 800308c:	f7ff ffdc 	bl	8003048 <ai_buffer_array_sane>
 8003090:	b110      	cbz	r0, 8003098 <ai_platform_get_weights_map+0x3c>
 8003092:	88f3      	ldrh	r3, [r6, #6]
 8003094:	429c      	cmp	r4, r3
 8003096:	d01b      	beq.n	80030d0 <ai_platform_get_weights_map+0x74>
 8003098:	2000      	movs	r0, #0
 800309a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800309c:	2000      	movs	r0, #0
 800309e:	4770      	bx	lr
 80030a0:	4631      	mov	r1, r6
 80030a2:	3804      	subs	r0, #4
 80030a4:	2300      	movs	r3, #0
 80030a6:	e004      	b.n	80030b2 <ai_platform_get_weights_map+0x56>
 80030a8:	3301      	adds	r3, #1
 80030aa:	429c      	cmp	r4, r3
 80030ac:	f840 2f04 	str.w	r2, [r0, #4]!
 80030b0:	d005      	beq.n	80030be <ai_platform_get_weights_map+0x62>
 80030b2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80030b6:	42ba      	cmp	r2, r7
 80030b8:	d1f6      	bne.n	80030a8 <ai_platform_get_weights_map+0x4c>
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d1ec      	bne.n	8003098 <ai_platform_get_weights_map+0x3c>
 80030be:	3401      	adds	r4, #1
 80030c0:	4b0e      	ldr	r3, [pc, #56]	@ (80030fc <ai_platform_get_weights_map+0xa0>)
 80030c2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80030c6:	1ac0      	subs	r0, r0, r3
 80030c8:	fab0 f080 	clz	r0, r0
 80030cc:	0940      	lsrs	r0, r0, #5
 80030ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030d0:	2100      	movs	r1, #0
 80030d2:	1f28      	subs	r0, r5, #4
 80030d4:	468c      	mov	ip, r1
 80030d6:	e005      	b.n	80030e4 <ai_platform_get_weights_map+0x88>
 80030d8:	f10c 0c01 	add.w	ip, ip, #1
 80030dc:	4564      	cmp	r4, ip
 80030de:	f840 3f04 	str.w	r3, [r0, #4]!
 80030e2:	d005      	beq.n	80030f0 <ai_platform_get_weights_map+0x94>
 80030e4:	68b3      	ldr	r3, [r6, #8]
 80030e6:	440b      	add	r3, r1
 80030e8:	311c      	adds	r1, #28
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d1f3      	bne.n	80030d8 <ai_platform_get_weights_map+0x7c>
 80030f0:	eba4 000c 	sub.w	r0, r4, ip
 80030f4:	fab0 f080 	clz	r0, r0
 80030f8:	0940      	lsrs	r0, r0, #5
 80030fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030fc:	a1facade 	.word	0xa1facade

08003100 <ai_platform_get_activations_map>:
 8003100:	b1fa      	cbz	r2, 8003142 <ai_platform_get_activations_map+0x42>
 8003102:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003104:	4605      	mov	r5, r0
 8003106:	b1d0      	cbz	r0, 800313e <ai_platform_get_activations_map+0x3e>
 8003108:	460c      	mov	r4, r1
 800310a:	b1c1      	cbz	r1, 800313e <ai_platform_get_activations_map+0x3e>
 800310c:	4b25      	ldr	r3, [pc, #148]	@ (80031a4 <ai_platform_get_activations_map+0xa4>)
 800310e:	6811      	ldr	r1, [r2, #0]
 8003110:	4299      	cmp	r1, r3
 8003112:	4616      	mov	r6, r2
 8003114:	d00b      	beq.n	800312e <ai_platform_get_activations_map+0x2e>
 8003116:	6a16      	ldr	r6, [r2, #32]
 8003118:	b18e      	cbz	r6, 800313e <ai_platform_get_activations_map+0x3e>
 800311a:	6837      	ldr	r7, [r6, #0]
 800311c:	429f      	cmp	r7, r3
 800311e:	d012      	beq.n	8003146 <ai_platform_get_activations_map+0x46>
 8003120:	6006      	str	r6, [r0, #0]
 8003122:	f1a4 0001 	sub.w	r0, r4, #1
 8003126:	fab0 f080 	clz	r0, r0
 800312a:	0940      	lsrs	r0, r0, #5
 800312c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800312e:	f102 000c 	add.w	r0, r2, #12
 8003132:	f7ff ff89 	bl	8003048 <ai_buffer_array_sane>
 8003136:	b110      	cbz	r0, 800313e <ai_platform_get_activations_map+0x3e>
 8003138:	89f3      	ldrh	r3, [r6, #14]
 800313a:	429c      	cmp	r4, r3
 800313c:	d01b      	beq.n	8003176 <ai_platform_get_activations_map+0x76>
 800313e:	2000      	movs	r0, #0
 8003140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003142:	2000      	movs	r0, #0
 8003144:	4770      	bx	lr
 8003146:	4631      	mov	r1, r6
 8003148:	3804      	subs	r0, #4
 800314a:	2300      	movs	r3, #0
 800314c:	e004      	b.n	8003158 <ai_platform_get_activations_map+0x58>
 800314e:	3301      	adds	r3, #1
 8003150:	429c      	cmp	r4, r3
 8003152:	f840 2f04 	str.w	r2, [r0, #4]!
 8003156:	d005      	beq.n	8003164 <ai_platform_get_activations_map+0x64>
 8003158:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800315c:	42ba      	cmp	r2, r7
 800315e:	d1f6      	bne.n	800314e <ai_platform_get_activations_map+0x4e>
 8003160:	429c      	cmp	r4, r3
 8003162:	d1ec      	bne.n	800313e <ai_platform_get_activations_map+0x3e>
 8003164:	3401      	adds	r4, #1
 8003166:	4b0f      	ldr	r3, [pc, #60]	@ (80031a4 <ai_platform_get_activations_map+0xa4>)
 8003168:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800316c:	1ac0      	subs	r0, r0, r3
 800316e:	fab0 f080 	clz	r0, r0
 8003172:	0940      	lsrs	r0, r0, #5
 8003174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003176:	2100      	movs	r1, #0
 8003178:	1f28      	subs	r0, r5, #4
 800317a:	468c      	mov	ip, r1
 800317c:	e005      	b.n	800318a <ai_platform_get_activations_map+0x8a>
 800317e:	f10c 0c01 	add.w	ip, ip, #1
 8003182:	4564      	cmp	r4, ip
 8003184:	f840 3f04 	str.w	r3, [r0, #4]!
 8003188:	d005      	beq.n	8003196 <ai_platform_get_activations_map+0x96>
 800318a:	6933      	ldr	r3, [r6, #16]
 800318c:	440b      	add	r3, r1
 800318e:	311c      	adds	r1, #28
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f3      	bne.n	800317e <ai_platform_get_activations_map+0x7e>
 8003196:	eba4 000c 	sub.w	r0, r4, ip
 800319a:	fab0 f080 	clz	r0, r0
 800319e:	0940      	lsrs	r0, r0, #5
 80031a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a2:	bf00      	nop
 80031a4:	a1facade 	.word	0xa1facade

080031a8 <ai_platform_network_set_error>:
 80031a8:	b110      	cbz	r0, 80031b0 <ai_platform_network_set_error+0x8>
 80031aa:	300c      	adds	r0, #12
 80031ac:	f000 bc10 	b.w	80039d0 <core_set_error>
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop

080031b4 <ai_platform_inputs_get>:
 80031b4:	4b39      	ldr	r3, [pc, #228]	@ (800329c <ai_platform_inputs_get+0xe8>)
 80031b6:	6802      	ldr	r2, [r0, #0]
 80031b8:	4393      	bics	r3, r2
 80031ba:	d163      	bne.n	8003284 <ai_platform_inputs_get+0xd0>
 80031bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031c0:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80031c2:	b085      	sub	sp, #20
 80031c4:	4605      	mov	r5, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d04e      	beq.n	800326a <ai_platform_inputs_get+0xb6>
 80031cc:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80031ce:	2f00      	cmp	r7, #0
 80031d0:	d04b      	beq.n	800326a <ai_platform_inputs_get+0xb6>
 80031d2:	f04f 0b00 	mov.w	fp, #0
 80031d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80031da:	465e      	mov	r6, fp
 80031dc:	46ba      	mov	sl, r7
 80031de:	e016      	b.n	800320e <ai_platform_inputs_get+0x5a>
 80031e0:	9901      	ldr	r1, [sp, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	507a      	str	r2, [r7, r1]
 80031e6:	69a1      	ldr	r1, [r4, #24]
 80031e8:	684c      	ldr	r4, [r1, #4]
 80031ea:	6028      	str	r0, [r5, #0]
 80031ec:	f04f 0201 	mov.w	r2, #1
 80031f0:	752a      	strb	r2, [r5, #20]
 80031f2:	6968      	ldr	r0, [r5, #20]
 80031f4:	60ab      	str	r3, [r5, #8]
 80031f6:	f368 201f 	bfi	r0, r8, #8, #24
 80031fa:	2300      	movs	r3, #0
 80031fc:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003200:	e9c5 0905 	strd	r0, r9, [r5, #20]
 8003204:	f8c5 c004 	str.w	ip, [r5, #4]
 8003208:	3601      	adds	r6, #1
 800320a:	f10b 0b1c 	add.w	fp, fp, #28
 800320e:	f8ba 3000 	ldrh.w	r3, [sl]
 8003212:	00f2      	lsls	r2, r6, #3
 8003214:	42b3      	cmp	r3, r6
 8003216:	9201      	str	r2, [sp, #4]
 8003218:	d936      	bls.n	8003288 <ai_platform_inputs_get+0xd4>
 800321a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d032      	beq.n	8003288 <ai_platform_inputs_get+0xd4>
 8003222:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003226:	b37c      	cbz	r4, 8003288 <ai_platform_inputs_get+0xd4>
 8003228:	f8da 3008 	ldr.w	r3, [sl, #8]
 800322c:	69a2      	ldr	r2, [r4, #24]
 800322e:	f8d4 900c 	ldr.w	r9, [r4, #12]
 8003232:	6810      	ldr	r0, [r2, #0]
 8003234:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8003238:	68a3      	ldr	r3, [r4, #8]
 800323a:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800323e:	f001 fb75 	bl	800492c <ai_array_to_buffer_fmt>
 8003242:	69a1      	ldr	r1, [r4, #24]
 8003244:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003248:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800324c:	445d      	add	r5, fp
 800324e:	2b00      	cmp	r3, #0
 8003250:	d0ca      	beq.n	80031e8 <ai_platform_inputs_get+0x34>
 8003252:	2100      	movs	r1, #0
 8003254:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8003258:	6821      	ldr	r1, [r4, #0]
 800325a:	6059      	str	r1, [r3, #4]
 800325c:	b111      	cbz	r1, 8003264 <ai_platform_inputs_get+0xb0>
 800325e:	8849      	ldrh	r1, [r1, #2]
 8003260:	2900      	cmp	r1, #0
 8003262:	d1bd      	bne.n	80031e0 <ai_platform_inputs_get+0x2c>
 8003264:	69a1      	ldr	r1, [r4, #24]
 8003266:	2300      	movs	r3, #0
 8003268:	e7be      	b.n	80031e8 <ai_platform_inputs_get+0x34>
 800326a:	2218      	movs	r2, #24
 800326c:	2111      	movs	r1, #17
 800326e:	f105 000c 	add.w	r0, r5, #12
 8003272:	2600      	movs	r6, #0
 8003274:	f000 fbac 	bl	80039d0 <core_set_error>
 8003278:	4630      	mov	r0, r6
 800327a:	b104      	cbz	r4, 800327e <ai_platform_inputs_get+0xca>
 800327c:	8026      	strh	r6, [r4, #0]
 800327e:	b005      	add	sp, #20
 8003280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003284:	2000      	movs	r0, #0
 8003286:	4770      	bx	lr
 8003288:	b2b6      	uxth	r6, r6
 800328a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800328e:	2e00      	cmp	r6, #0
 8003290:	d0eb      	beq.n	800326a <ai_platform_inputs_get+0xb6>
 8003292:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003296:	6858      	ldr	r0, [r3, #4]
 8003298:	e7ef      	b.n	800327a <ai_platform_inputs_get+0xc6>
 800329a:	bf00      	nop
 800329c:	a1c00100 	.word	0xa1c00100

080032a0 <ai_platform_outputs_get>:
 80032a0:	4b37      	ldr	r3, [pc, #220]	@ (8003380 <ai_platform_outputs_get+0xe0>)
 80032a2:	6802      	ldr	r2, [r0, #0]
 80032a4:	4393      	bics	r3, r2
 80032a6:	d169      	bne.n	800337c <ai_platform_outputs_get+0xdc>
 80032a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032ac:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	b085      	sub	sp, #20
 80032b2:	4605      	mov	r5, r0
 80032b4:	460c      	mov	r4, r1
 80032b6:	d94b      	bls.n	8003350 <ai_platform_outputs_get+0xb0>
 80032b8:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 80032ba:	f04f 0b00 	mov.w	fp, #0
 80032be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032c2:	465e      	mov	r6, fp
 80032c4:	46d8      	mov	r8, fp
 80032c6:	46ba      	mov	sl, r7
 80032c8:	e016      	b.n	80032f8 <ai_platform_outputs_get+0x58>
 80032ca:	9901      	ldr	r1, [sp, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	507a      	str	r2, [r7, r1]
 80032d0:	69a9      	ldr	r1, [r5, #24]
 80032d2:	684d      	ldr	r5, [r1, #4]
 80032d4:	6020      	str	r0, [r4, #0]
 80032d6:	f04f 0201 	mov.w	r2, #1
 80032da:	7522      	strb	r2, [r4, #20]
 80032dc:	6960      	ldr	r0, [r4, #20]
 80032de:	f8c4 c004 	str.w	ip, [r4, #4]
 80032e2:	f369 201f 	bfi	r0, r9, #8, #24
 80032e6:	e9c4 5004 	strd	r5, r0, [r4, #16]
 80032ea:	e9c4 3802 	strd	r3, r8, [r4, #8]
 80032ee:	9b00      	ldr	r3, [sp, #0]
 80032f0:	61a3      	str	r3, [r4, #24]
 80032f2:	3601      	adds	r6, #1
 80032f4:	f10b 0b1c 	add.w	fp, fp, #28
 80032f8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80032fc:	00f2      	lsls	r2, r6, #3
 80032fe:	42b3      	cmp	r3, r6
 8003300:	9201      	str	r2, [sp, #4]
 8003302:	d932      	bls.n	800336a <ai_platform_outputs_get+0xca>
 8003304:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003308:	b37b      	cbz	r3, 800336a <ai_platform_outputs_get+0xca>
 800330a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800330e:	b365      	cbz	r5, 800336a <ai_platform_outputs_get+0xca>
 8003310:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003314:	69aa      	ldr	r2, [r5, #24]
 8003316:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800331a:	68ab      	ldr	r3, [r5, #8]
 800331c:	6810      	ldr	r0, [r2, #0]
 800331e:	f3c3 2917 	ubfx	r9, r3, #8, #24
 8003322:	68eb      	ldr	r3, [r5, #12]
 8003324:	9300      	str	r3, [sp, #0]
 8003326:	f001 fb01 	bl	800492c <ai_array_to_buffer_fmt>
 800332a:	69a9      	ldr	r1, [r5, #24]
 800332c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003330:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003334:	445c      	add	r4, fp
 8003336:	2b00      	cmp	r3, #0
 8003338:	d0cb      	beq.n	80032d2 <ai_platform_outputs_get+0x32>
 800333a:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 800333e:	6829      	ldr	r1, [r5, #0]
 8003340:	6059      	str	r1, [r3, #4]
 8003342:	b111      	cbz	r1, 800334a <ai_platform_outputs_get+0xaa>
 8003344:	8849      	ldrh	r1, [r1, #2]
 8003346:	2900      	cmp	r1, #0
 8003348:	d1bf      	bne.n	80032ca <ai_platform_outputs_get+0x2a>
 800334a:	69a9      	ldr	r1, [r5, #24]
 800334c:	2300      	movs	r3, #0
 800334e:	e7c0      	b.n	80032d2 <ai_platform_outputs_get+0x32>
 8003350:	2218      	movs	r2, #24
 8003352:	2111      	movs	r1, #17
 8003354:	f105 000c 	add.w	r0, r5, #12
 8003358:	2600      	movs	r6, #0
 800335a:	f000 fb39 	bl	80039d0 <core_set_error>
 800335e:	4630      	mov	r0, r6
 8003360:	b104      	cbz	r4, 8003364 <ai_platform_outputs_get+0xc4>
 8003362:	8026      	strh	r6, [r4, #0]
 8003364:	b005      	add	sp, #20
 8003366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800336a:	b2b6      	uxth	r6, r6
 800336c:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003370:	2e00      	cmp	r6, #0
 8003372:	d0ed      	beq.n	8003350 <ai_platform_outputs_get+0xb0>
 8003374:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003378:	6858      	ldr	r0, [r3, #4]
 800337a:	e7f1      	b.n	8003360 <ai_platform_outputs_get+0xc0>
 800337c:	2000      	movs	r0, #0
 800337e:	4770      	bx	lr
 8003380:	a1c00100 	.word	0xa1c00100

08003384 <ai_platform_network_create>:
 8003384:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003388:	b083      	sub	sp, #12
 800338a:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800338e:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8003392:	b320      	cbz	r0, 80033de <ai_platform_network_create+0x5a>
 8003394:	6002      	str	r2, [r0, #0]
 8003396:	4616      	mov	r6, r2
 8003398:	461f      	mov	r7, r3
 800339a:	4604      	mov	r4, r0
 800339c:	f000 fb16 	bl	80039cc <core_init>
 80033a0:	b970      	cbnz	r0, 80033c0 <ai_platform_network_create+0x3c>
 80033a2:	2530      	movs	r5, #48	@ 0x30
 80033a4:	2300      	movs	r3, #0
 80033a6:	6023      	str	r3, [r4, #0]
 80033a8:	2410      	movs	r4, #16
 80033aa:	464a      	mov	r2, r9
 80033ac:	4641      	mov	r1, r8
 80033ae:	4638      	mov	r0, r7
 80033b0:	f001 fb3e 	bl	8004a30 <ai_version_get>
 80033b4:	60b0      	str	r0, [r6, #8]
 80033b6:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80033ba:	b003      	add	sp, #12
 80033bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033c0:	2200      	movs	r2, #0
 80033c2:	4641      	mov	r1, r8
 80033c4:	4638      	mov	r0, r7
 80033c6:	f001 fb33 	bl	8004a30 <ai_version_get>
 80033ca:	2200      	movs	r2, #0
 80033cc:	4605      	mov	r5, r0
 80033ce:	2105      	movs	r1, #5
 80033d0:	2001      	movs	r0, #1
 80033d2:	f001 fb2d 	bl	8004a30 <ai_version_get>
 80033d6:	4285      	cmp	r5, r0
 80033d8:	d008      	beq.n	80033ec <ai_platform_network_create+0x68>
 80033da:	2501      	movs	r5, #1
 80033dc:	e7e2      	b.n	80033a4 <ai_platform_network_create+0x20>
 80033de:	2510      	movs	r5, #16
 80033e0:	462c      	mov	r4, r5
 80033e2:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80033e6:	b003      	add	sp, #12
 80033e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033ec:	4b05      	ldr	r3, [pc, #20]	@ (8003404 <ai_platform_network_create+0x80>)
 80033ee:	9301      	str	r3, [sp, #4]
 80033f0:	a801      	add	r0, sp, #4
 80033f2:	f000 faf9 	bl	80039e8 <ai_check_custom_types>
 80033f6:	b110      	cbz	r0, 80033fe <ai_platform_network_create+0x7a>
 80033f8:	2400      	movs	r4, #0
 80033fa:	4625      	mov	r5, r4
 80033fc:	e7d5      	b.n	80033aa <ai_platform_network_create+0x26>
 80033fe:	2502      	movs	r5, #2
 8003400:	e7d0      	b.n	80033a4 <ai_platform_network_create+0x20>
 8003402:	bf00      	nop
 8003404:	84048403 	.word	0x84048403

08003408 <ai_platform_network_init>:
 8003408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800340c:	4a48      	ldr	r2, [pc, #288]	@ (8003530 <ai_platform_network_init+0x128>)
 800340e:	4604      	mov	r4, r0
 8003410:	6800      	ldr	r0, [r0, #0]
 8003412:	460b      	mov	r3, r1
 8003414:	ea00 0102 	and.w	r1, r0, r2
 8003418:	4382      	bics	r2, r0
 800341a:	d13b      	bne.n	8003494 <ai_platform_network_init+0x8c>
 800341c:	2b00      	cmp	r3, #0
 800341e:	d078      	beq.n	8003512 <ai_platform_network_init+0x10a>
 8003420:	4a44      	ldr	r2, [pc, #272]	@ (8003534 <ai_platform_network_init+0x12c>)
 8003422:	681d      	ldr	r5, [r3, #0]
 8003424:	4295      	cmp	r5, r2
 8003426:	d10a      	bne.n	800343e <ai_platform_network_init+0x36>
 8003428:	4288      	cmp	r0, r1
 800342a:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 800342e:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 8003432:	d03d      	beq.n	80034b0 <ai_platform_network_init+0xa8>
 8003434:	2303      	movs	r3, #3
 8003436:	6123      	str	r3, [r4, #16]
 8003438:	4620      	mov	r0, r4
 800343a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800343e:	2101      	movs	r1, #1
 8003440:	4618      	mov	r0, r3
 8003442:	461d      	mov	r5, r3
 8003444:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003448:	f7ff fdcc 	bl	8002fe4 <ai_buffer_get_size>
 800344c:	f105 071c 	add.w	r7, r5, #28
 8003450:	4606      	mov	r6, r0
 8003452:	2101      	movs	r1, #1
 8003454:	4638      	mov	r0, r7
 8003456:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800345a:	f7ff fdc3 	bl	8002fe4 <ai_buffer_get_size>
 800345e:	2e00      	cmp	r6, #0
 8003460:	bf0a      	itet	eq
 8003462:	4631      	moveq	r1, r6
 8003464:	2101      	movne	r1, #1
 8003466:	4635      	moveq	r5, r6
 8003468:	b1b0      	cbz	r0, 8003498 <ai_platform_network_init+0x90>
 800346a:	f1b9 0f00 	cmp.w	r9, #0
 800346e:	d057      	beq.n	8003520 <ai_platform_network_init+0x118>
 8003470:	f04f 0e01 	mov.w	lr, #1
 8003474:	f1b8 0f00 	cmp.w	r8, #0
 8003478:	d011      	beq.n	800349e <ai_platform_network_init+0x96>
 800347a:	4b2d      	ldr	r3, [pc, #180]	@ (8003530 <ai_platform_network_init+0x128>)
 800347c:	6822      	ldr	r2, [r4, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d1d8      	bne.n	8003434 <ai_platform_network_init+0x2c>
 8003482:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8003484:	428b      	cmp	r3, r1
 8003486:	d21b      	bcs.n	80034c0 <ai_platform_network_init+0xb8>
 8003488:	2212      	movs	r2, #18
 800348a:	2116      	movs	r1, #22
 800348c:	f104 000c 	add.w	r0, r4, #12
 8003490:	f000 fa9e 	bl	80039d0 <core_set_error>
 8003494:	2000      	movs	r0, #0
 8003496:	e7d0      	b.n	800343a <ai_platform_network_init+0x32>
 8003498:	4607      	mov	r7, r0
 800349a:	4686      	mov	lr, r0
 800349c:	e7ea      	b.n	8003474 <ai_platform_network_init+0x6c>
 800349e:	2e00      	cmp	r6, #0
 80034a0:	d0eb      	beq.n	800347a <ai_platform_network_init+0x72>
 80034a2:	2212      	movs	r2, #18
 80034a4:	2110      	movs	r1, #16
 80034a6:	f104 000c 	add.w	r0, r4, #12
 80034aa:	f000 fa91 	bl	80039d0 <core_set_error>
 80034ae:	e7f1      	b.n	8003494 <ai_platform_network_init+0x8c>
 80034b0:	e9c4 6308 	strd	r6, r3, [r4, #32]
 80034b4:	62e5      	str	r5, [r4, #44]	@ 0x2c
 80034b6:	62a2      	str	r2, [r4, #40]	@ 0x28
 80034b8:	4620      	mov	r0, r4
 80034ba:	f000 fabf 	bl	8003a3c <ai_layers_init_all>
 80034be:	e7b9      	b.n	8003434 <ai_platform_network_init+0x2c>
 80034c0:	b1e1      	cbz	r1, 80034fc <ai_platform_network_init+0xf4>
 80034c2:	46ac      	mov	ip, r5
 80034c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80034c8:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80034ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034cc:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80034d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80034d4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80034d6:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 80034da:	4573      	cmp	r3, lr
 80034dc:	6226      	str	r6, [r4, #32]
 80034de:	d311      	bcc.n	8003504 <ai_platform_network_init+0xfc>
 80034e0:	f1be 0f00 	cmp.w	lr, #0
 80034e4:	d007      	beq.n	80034f6 <ai_platform_network_init+0xee>
 80034e6:	463e      	mov	r6, r7
 80034e8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80034ea:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 80034ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80034ee:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 80034f2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80034f6:	ea4f 420e 	mov.w	r2, lr, lsl #16
 80034fa:	e7dc      	b.n	80034b6 <ai_platform_network_init+0xae>
 80034fc:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80034fe:	6221      	str	r1, [r4, #32]
 8003500:	4573      	cmp	r3, lr
 8003502:	d2ed      	bcs.n	80034e0 <ai_platform_network_init+0xd8>
 8003504:	2213      	movs	r2, #19
 8003506:	2116      	movs	r1, #22
 8003508:	f104 000c 	add.w	r0, r4, #12
 800350c:	f000 fa60 	bl	80039d0 <core_set_error>
 8003510:	e7c0      	b.n	8003494 <ai_platform_network_init+0x8c>
 8003512:	2211      	movs	r2, #17
 8003514:	2110      	movs	r1, #16
 8003516:	f104 000c 	add.w	r0, r4, #12
 800351a:	f000 fa59 	bl	80039d0 <core_set_error>
 800351e:	e7b9      	b.n	8003494 <ai_platform_network_init+0x8c>
 8003520:	2213      	movs	r2, #19
 8003522:	2110      	movs	r1, #16
 8003524:	f104 000c 	add.w	r0, r4, #12
 8003528:	f000 fa52 	bl	80039d0 <core_set_error>
 800352c:	e7b2      	b.n	8003494 <ai_platform_network_init+0x8c>
 800352e:	bf00      	nop
 8003530:	a1c00100 	.word	0xa1c00100
 8003534:	a1facade 	.word	0xa1facade

08003538 <ai_platform_network_post_init>:
 8003538:	4b15      	ldr	r3, [pc, #84]	@ (8003590 <ai_platform_network_post_init+0x58>)
 800353a:	6802      	ldr	r2, [r0, #0]
 800353c:	ea02 0103 	and.w	r1, r2, r3
 8003540:	4393      	bics	r3, r2
 8003542:	d123      	bne.n	800358c <ai_platform_network_post_init+0x54>
 8003544:	b570      	push	{r4, r5, r6, lr}
 8003546:	6903      	ldr	r3, [r0, #16]
 8003548:	079b      	lsls	r3, r3, #30
 800354a:	4604      	mov	r4, r0
 800354c:	d503      	bpl.n	8003556 <ai_platform_network_post_init+0x1e>
 800354e:	428a      	cmp	r2, r1
 8003550:	d008      	beq.n	8003564 <ai_platform_network_post_init+0x2c>
 8003552:	2001      	movs	r0, #1
 8003554:	bd70      	pop	{r4, r5, r6, pc}
 8003556:	2210      	movs	r2, #16
 8003558:	2111      	movs	r1, #17
 800355a:	300c      	adds	r0, #12
 800355c:	f000 fa38 	bl	80039d0 <core_set_error>
 8003560:	2000      	movs	r0, #0
 8003562:	bd70      	pop	{r4, r5, r6, pc}
 8003564:	f000 fa7a 	bl	8003a5c <ai_layers_post_init_all>
 8003568:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800356a:	2e00      	cmp	r6, #0
 800356c:	d0f1      	beq.n	8003552 <ai_platform_network_post_init+0x1a>
 800356e:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8003570:	2d00      	cmp	r5, #0
 8003572:	d0ee      	beq.n	8003552 <ai_platform_network_post_init+0x1a>
 8003574:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003576:	4629      	mov	r1, r5
 8003578:	2000      	movs	r0, #0
 800357a:	47b0      	blx	r6
 800357c:	692b      	ldr	r3, [r5, #16]
 800357e:	42ab      	cmp	r3, r5
 8003580:	d0e7      	beq.n	8003552 <ai_platform_network_post_init+0x1a>
 8003582:	2b00      	cmp	r3, #0
 8003584:	d0e5      	beq.n	8003552 <ai_platform_network_post_init+0x1a>
 8003586:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 8003588:	461d      	mov	r5, r3
 800358a:	e7f3      	b.n	8003574 <ai_platform_network_post_init+0x3c>
 800358c:	2000      	movs	r0, #0
 800358e:	4770      	bx	lr
 8003590:	a1c00100 	.word	0xa1c00100

08003594 <ai_platform_network_process>:
 8003594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003598:	4bb7      	ldr	r3, [pc, #732]	@ (8003878 <ai_platform_network_process+0x2e4>)
 800359a:	4607      	mov	r7, r0
 800359c:	6800      	ldr	r0, [r0, #0]
 800359e:	4383      	bics	r3, r0
 80035a0:	b085      	sub	sp, #20
 80035a2:	f040 812d 	bne.w	8003800 <ai_platform_network_process+0x26c>
 80035a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 811d 	beq.w	80037e8 <ai_platform_network_process+0x254>
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	2600      	movs	r6, #0
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	61be      	str	r6, [r7, #24]
 80035be:	f040 8129 	bne.w	8003814 <ai_platform_network_process+0x280>
 80035c2:	2900      	cmp	r1, #0
 80035c4:	f000 8116 	beq.w	80037f4 <ai_platform_network_process+0x260>
 80035c8:	f1b9 0f00 	cmp.w	r9, #0
 80035cc:	f000 8112 	beq.w	80037f4 <ai_platform_network_process+0x260>
 80035d0:	f8b9 3000 	ldrh.w	r3, [r9]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	f000 810d 	beq.w	80037f4 <ai_platform_network_process+0x260>
 80035da:	698b      	ldr	r3, [r1, #24]
 80035dc:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80035e0:	f8d3 b000 	ldr.w	fp, [r3]
 80035e4:	460c      	mov	r4, r1
 80035e6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d072      	beq.n	80036d4 <ai_platform_network_process+0x140>
 80035ee:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80035f2:	2d00      	cmp	r5, #0
 80035f4:	d06e      	beq.n	80036d4 <ai_platform_network_process+0x140>
 80035f6:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80035fa:	f8d3 a000 	ldr.w	sl, [r3]
 80035fe:	0133      	lsls	r3, r6, #4
 8003600:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003604:	9301      	str	r3, [sp, #4]
 8003606:	f000 81ba 	beq.w	800397e <ai_platform_network_process+0x3ea>
 800360a:	69ab      	ldr	r3, [r5, #24]
 800360c:	2101      	movs	r1, #1
 800360e:	4620      	mov	r0, r4
 8003610:	685f      	ldr	r7, [r3, #4]
 8003612:	f7ff fce7 	bl	8002fe4 <ai_buffer_get_size>
 8003616:	4287      	cmp	r7, r0
 8003618:	f0c0 8103 	bcc.w	8003822 <ai_platform_network_process+0x28e>
 800361c:	68e8      	ldr	r0, [r5, #12]
 800361e:	69a1      	ldr	r1, [r4, #24]
 8003620:	68c2      	ldr	r2, [r0, #12]
 8003622:	68cb      	ldr	r3, [r1, #12]
 8003624:	429a      	cmp	r2, r3
 8003626:	f040 80fc 	bne.w	8003822 <ai_platform_network_process+0x28e>
 800362a:	6882      	ldr	r2, [r0, #8]
 800362c:	688b      	ldr	r3, [r1, #8]
 800362e:	429a      	cmp	r2, r3
 8003630:	f040 80f7 	bne.w	8003822 <ai_platform_network_process+0x28e>
 8003634:	6842      	ldr	r2, [r0, #4]
 8003636:	684b      	ldr	r3, [r1, #4]
 8003638:	429a      	cmp	r2, r3
 800363a:	f040 80f2 	bne.w	8003822 <ai_platform_network_process+0x28e>
 800363e:	69ab      	ldr	r3, [r5, #24]
 8003640:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003644:	f001 f9e2 	bl	8004a0c <ai_array_get_data_byte_size>
 8003648:	9001      	str	r0, [sp, #4]
 800364a:	4628      	mov	r0, r5
 800364c:	f001 f9f6 	bl	8004a3c <get_tensor_byte_size>
 8003650:	9b01      	ldr	r3, [sp, #4]
 8003652:	4283      	cmp	r3, r0
 8003654:	f0c0 80e5 	bcc.w	8003822 <ai_platform_network_process+0x28e>
 8003658:	69ab      	ldr	r3, [r5, #24]
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	f001 f966 	bl	800492c <ai_array_to_buffer_fmt>
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	4058      	eors	r0, r3
 8003664:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8003668:	f040 8193 	bne.w	8003992 <ai_platform_network_process+0x3fe>
 800366c:	6863      	ldr	r3, [r4, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 8185 	beq.w	800397e <ai_platform_network_process+0x3ea>
 8003674:	69a3      	ldr	r3, [r4, #24]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 8182 	beq.w	8003982 <ai_platform_network_process+0x3ee>
 800367e:	459b      	cmp	fp, r3
 8003680:	4628      	mov	r0, r5
 8003682:	bf38      	it	cc
 8003684:	469b      	movcc	fp, r3
 8003686:	f001 f9d9 	bl	8004a3c <get_tensor_byte_size>
 800368a:	f8c8 0008 	str.w	r0, [r8, #8]
 800368e:	69a3      	ldr	r3, [r4, #24]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	fb00 f303 	mul.w	r3, r0, r3
 8003696:	f8c8 300c 	str.w	r3, [r8, #12]
 800369a:	6861      	ldr	r1, [r4, #4]
 800369c:	f8c8 1004 	str.w	r1, [r8, #4]
 80036a0:	0132      	lsls	r2, r6, #4
 80036a2:	440b      	add	r3, r1
 80036a4:	f84a 3002 	str.w	r3, [sl, r2]
 80036a8:	69a8      	ldr	r0, [r5, #24]
 80036aa:	6803      	ldr	r3, [r0, #0]
 80036ac:	009a      	lsls	r2, r3, #2
 80036ae:	f106 0601 	add.w	r6, r6, #1
 80036b2:	f104 041c 	add.w	r4, r4, #28
 80036b6:	f100 80a7 	bmi.w	8003808 <ai_platform_network_process+0x274>
 80036ba:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80036be:	1a9b      	subs	r3, r3, r2
 80036c0:	4419      	add	r1, r3
 80036c2:	6081      	str	r1, [r0, #8]
 80036c4:	69ab      	ldr	r3, [r5, #24]
 80036c6:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80036ca:	60da      	str	r2, [r3, #12]
 80036cc:	f8b9 3000 	ldrh.w	r3, [r9]
 80036d0:	42b3      	cmp	r3, r6
 80036d2:	d888      	bhi.n	80035e6 <ai_platform_network_process+0x52>
 80036d4:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 80036d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80036da:	f1b8 0f00 	cmp.w	r8, #0
 80036de:	f000 80b5 	beq.w	800384c <ai_platform_network_process+0x2b8>
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	f240 80a5 	bls.w	8003832 <ai_platform_network_process+0x29e>
 80036e8:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 80036ec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 809e 	beq.w	8003832 <ai_platform_network_process+0x29e>
 80036f6:	4645      	mov	r5, r8
 80036f8:	2600      	movs	r6, #0
 80036fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	f000 80a3 	beq.w	800384a <ai_platform_network_process+0x2b6>
 8003704:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003708:	2c00      	cmp	r4, #0
 800370a:	f000 809e 	beq.w	800384a <ai_platform_network_process+0x2b6>
 800370e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8003712:	f8d3 a000 	ldr.w	sl, [r3]
 8003716:	0133      	lsls	r3, r6, #4
 8003718:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	f000 8140 	beq.w	80039a2 <ai_platform_network_process+0x40e>
 8003722:	69a3      	ldr	r3, [r4, #24]
 8003724:	2101      	movs	r1, #1
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	9301      	str	r3, [sp, #4]
 800372a:	4628      	mov	r0, r5
 800372c:	f7ff fc5a 	bl	8002fe4 <ai_buffer_get_size>
 8003730:	9b01      	ldr	r3, [sp, #4]
 8003732:	4283      	cmp	r3, r0
 8003734:	d37d      	bcc.n	8003832 <ai_platform_network_process+0x29e>
 8003736:	68e0      	ldr	r0, [r4, #12]
 8003738:	69a9      	ldr	r1, [r5, #24]
 800373a:	68c2      	ldr	r2, [r0, #12]
 800373c:	68cb      	ldr	r3, [r1, #12]
 800373e:	429a      	cmp	r2, r3
 8003740:	d177      	bne.n	8003832 <ai_platform_network_process+0x29e>
 8003742:	6882      	ldr	r2, [r0, #8]
 8003744:	688b      	ldr	r3, [r1, #8]
 8003746:	429a      	cmp	r2, r3
 8003748:	d173      	bne.n	8003832 <ai_platform_network_process+0x29e>
 800374a:	6842      	ldr	r2, [r0, #4]
 800374c:	684b      	ldr	r3, [r1, #4]
 800374e:	429a      	cmp	r2, r3
 8003750:	d16f      	bne.n	8003832 <ai_platform_network_process+0x29e>
 8003752:	69a3      	ldr	r3, [r4, #24]
 8003754:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003758:	f001 f958 	bl	8004a0c <ai_array_get_data_byte_size>
 800375c:	9001      	str	r0, [sp, #4]
 800375e:	4620      	mov	r0, r4
 8003760:	f001 f96c 	bl	8004a3c <get_tensor_byte_size>
 8003764:	9b01      	ldr	r3, [sp, #4]
 8003766:	4283      	cmp	r3, r0
 8003768:	d363      	bcc.n	8003832 <ai_platform_network_process+0x29e>
 800376a:	69a3      	ldr	r3, [r4, #24]
 800376c:	6818      	ldr	r0, [r3, #0]
 800376e:	f001 f8dd 	bl	800492c <ai_array_to_buffer_fmt>
 8003772:	682b      	ldr	r3, [r5, #0]
 8003774:	4043      	eors	r3, r0
 8003776:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800377a:	f040 8119 	bne.w	80039b0 <ai_platform_network_process+0x41c>
 800377e:	686b      	ldr	r3, [r5, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 810e 	beq.w	80039a2 <ai_platform_network_process+0x40e>
 8003786:	69ab      	ldr	r3, [r5, #24]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f000 8117 	beq.w	80039be <ai_platform_network_process+0x42a>
 8003790:	459b      	cmp	fp, r3
 8003792:	4620      	mov	r0, r4
 8003794:	bf38      	it	cc
 8003796:	469b      	movcc	fp, r3
 8003798:	f001 f950 	bl	8004a3c <get_tensor_byte_size>
 800379c:	f8c8 0008 	str.w	r0, [r8, #8]
 80037a0:	69aa      	ldr	r2, [r5, #24]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	4603      	mov	r3, r0
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	f8c8 300c 	str.w	r3, [r8, #12]
 80037ae:	6869      	ldr	r1, [r5, #4]
 80037b0:	f8c8 1004 	str.w	r1, [r8, #4]
 80037b4:	0132      	lsls	r2, r6, #4
 80037b6:	440b      	add	r3, r1
 80037b8:	f84a 3002 	str.w	r3, [sl, r2]
 80037bc:	69a0      	ldr	r0, [r4, #24]
 80037be:	6803      	ldr	r3, [r0, #0]
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	f106 0601 	add.w	r6, r6, #1
 80037c6:	f105 051c 	add.w	r5, r5, #28
 80037ca:	d439      	bmi.n	8003840 <ai_platform_network_process+0x2ac>
 80037cc:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80037d0:	1a9b      	subs	r3, r3, r2
 80037d2:	4419      	add	r1, r3
 80037d4:	6081      	str	r1, [r0, #8]
 80037d6:	69a3      	ldr	r3, [r4, #24]
 80037d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80037dc:	60da      	str	r2, [r3, #12]
 80037de:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80037e2:	429e      	cmp	r6, r3
 80037e4:	d389      	bcc.n	80036fa <ai_platform_network_process+0x166>
 80037e6:	e030      	b.n	800384a <ai_platform_network_process+0x2b6>
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	61bb      	str	r3, [r7, #24]
 80037ec:	f002 0203 	and.w	r2, r2, #3
 80037f0:	2a03      	cmp	r2, #3
 80037f2:	d10f      	bne.n	8003814 <ai_platform_network_process+0x280>
 80037f4:	2217      	movs	r2, #23
 80037f6:	2112      	movs	r1, #18
 80037f8:	f107 000c 	add.w	r0, r7, #12
 80037fc:	f000 f8e8 	bl	80039d0 <core_set_error>
 8003800:	2000      	movs	r0, #0
 8003802:	b005      	add	sp, #20
 8003804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003808:	f8b9 3000 	ldrh.w	r3, [r9]
 800380c:	429e      	cmp	r6, r3
 800380e:	f4ff aeea 	bcc.w	80035e6 <ai_platform_network_process+0x52>
 8003812:	e75f      	b.n	80036d4 <ai_platform_network_process+0x140>
 8003814:	2230      	movs	r2, #48	@ 0x30
 8003816:	2111      	movs	r1, #17
 8003818:	f107 000c 	add.w	r0, r7, #12
 800381c:	f000 f8d8 	bl	80039d0 <core_set_error>
 8003820:	e7ee      	b.n	8003800 <ai_platform_network_process+0x26c>
 8003822:	9f02      	ldr	r7, [sp, #8]
 8003824:	2218      	movs	r2, #24
 8003826:	2112      	movs	r1, #18
 8003828:	f107 000c 	add.w	r0, r7, #12
 800382c:	f000 f8d0 	bl	80039d0 <core_set_error>
 8003830:	e7e6      	b.n	8003800 <ai_platform_network_process+0x26c>
 8003832:	2218      	movs	r2, #24
 8003834:	2113      	movs	r1, #19
 8003836:	f107 000c 	add.w	r0, r7, #12
 800383a:	f000 f8c9 	bl	80039d0 <core_set_error>
 800383e:	e7df      	b.n	8003800 <ai_platform_network_process+0x26c>
 8003840:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003844:	429e      	cmp	r6, r3
 8003846:	f4ff af58 	bcc.w	80036fa <ai_platform_network_process+0x166>
 800384a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800384c:	fa1f fb8b 	uxth.w	fp, fp
 8003850:	f8a7 b018 	strh.w	fp, [r7, #24]
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 808c 	beq.w	8003972 <ai_platform_network_process+0x3de>
 800385a:	2b01      	cmp	r3, #1
 800385c:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 800385e:	f000 808b 	beq.w	8003978 <ai_platform_network_process+0x3e4>
 8003862:	f106 080c 	add.w	r8, r6, #12
 8003866:	8b78      	ldrh	r0, [r7, #26]
 8003868:	4583      	cmp	fp, r0
 800386a:	d9ca      	bls.n	8003802 <ai_platform_network_process+0x26e>
 800386c:	4645      	mov	r5, r8
 800386e:	46bb      	mov	fp, r7
 8003870:	f04f 0800 	mov.w	r8, #0
 8003874:	b9ae      	cbnz	r6, 80038a2 <ai_platform_network_process+0x30e>
 8003876:	e02d      	b.n	80038d4 <ai_platform_network_process+0x340>
 8003878:	a1c00100 	.word	0xa1c00100
 800387c:	68df      	ldr	r7, [r3, #12]
 800387e:	1bc9      	subs	r1, r1, r7
 8003880:	4408      	add	r0, r1
 8003882:	6098      	str	r0, [r3, #8]
 8003884:	6993      	ldr	r3, [r2, #24]
 8003886:	6862      	ldr	r2, [r4, #4]
 8003888:	60da      	str	r2, [r3, #12]
 800388a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800388e:	f859 200a 	ldr.w	r2, [r9, sl]
 8003892:	440b      	add	r3, r1
 8003894:	4293      	cmp	r3, r2
 8003896:	bf24      	itt	cs
 8003898:	68e3      	ldrcs	r3, [r4, #12]
 800389a:	1ad3      	subcs	r3, r2, r3
 800389c:	6063      	str	r3, [r4, #4]
 800389e:	f108 0801 	add.w	r8, r8, #1
 80038a2:	8833      	ldrh	r3, [r6, #0]
 80038a4:	4543      	cmp	r3, r8
 80038a6:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80038aa:	d913      	bls.n	80038d4 <ai_platform_network_process+0x340>
 80038ac:	6873      	ldr	r3, [r6, #4]
 80038ae:	b18b      	cbz	r3, 80038d4 <ai_platform_network_process+0x340>
 80038b0:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 80038b4:	b172      	cbz	r2, 80038d4 <ai_platform_network_process+0x340>
 80038b6:	68b1      	ldr	r1, [r6, #8]
 80038b8:	6993      	ldr	r3, [r2, #24]
 80038ba:	f8d1 9000 	ldr.w	r9, [r1]
 80038be:	681f      	ldr	r7, [r3, #0]
 80038c0:	6899      	ldr	r1, [r3, #8]
 80038c2:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80038c6:	00bf      	lsls	r7, r7, #2
 80038c8:	6860      	ldr	r0, [r4, #4]
 80038ca:	d5d7      	bpl.n	800387c <ai_platform_network_process+0x2e8>
 80038cc:	68a2      	ldr	r2, [r4, #8]
 80038ce:	f000 ff8f 	bl	80047f0 <st_int8_copy>
 80038d2:	e7da      	b.n	800388a <ai_platform_network_process+0x2f6>
 80038d4:	4658      	mov	r0, fp
 80038d6:	f000 f8df 	bl	8003a98 <ai_layers_forward_all>
 80038da:	2400      	movs	r4, #0
 80038dc:	b9b5      	cbnz	r5, 800390c <ai_platform_network_process+0x378>
 80038de:	e03b      	b.n	8003958 <ai_platform_network_process+0x3c4>
 80038e0:	f859 300a 	ldr.w	r3, [r9, sl]
 80038e4:	eb01 020c 	add.w	r2, r1, ip
 80038e8:	429a      	cmp	r2, r3
 80038ea:	bf24      	itt	cs
 80038ec:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 80038f0:	1a9a      	subcs	r2, r3, r2
 80038f2:	f8c8 2004 	str.w	r2, [r8, #4]
 80038f6:	6981      	ldr	r1, [r0, #24]
 80038f8:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 80038fc:	1bdb      	subs	r3, r3, r7
 80038fe:	441a      	add	r2, r3
 8003900:	608a      	str	r2, [r1, #8]
 8003902:	6983      	ldr	r3, [r0, #24]
 8003904:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003908:	60da      	str	r2, [r3, #12]
 800390a:	3401      	adds	r4, #1
 800390c:	882b      	ldrh	r3, [r5, #0]
 800390e:	42a3      	cmp	r3, r4
 8003910:	d922      	bls.n	8003958 <ai_platform_network_process+0x3c4>
 8003912:	686b      	ldr	r3, [r5, #4]
 8003914:	b303      	cbz	r3, 8003958 <ai_platform_network_process+0x3c4>
 8003916:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800391a:	b1e8      	cbz	r0, 8003958 <ai_platform_network_process+0x3c4>
 800391c:	68ab      	ldr	r3, [r5, #8]
 800391e:	6982      	ldr	r2, [r0, #24]
 8003920:	f8d3 9000 	ldr.w	r9, [r3]
 8003924:	6813      	ldr	r3, [r2, #0]
 8003926:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8003930:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8003934:	d5d4      	bpl.n	80038e0 <ai_platform_network_process+0x34c>
 8003936:	6890      	ldr	r0, [r2, #8]
 8003938:	4662      	mov	r2, ip
 800393a:	f000 ff59 	bl	80047f0 <st_int8_copy>
 800393e:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8003942:	f859 200a 	ldr.w	r2, [r9, sl]
 8003946:	440b      	add	r3, r1
 8003948:	4293      	cmp	r3, r2
 800394a:	bf24      	itt	cs
 800394c:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8003950:	1ad3      	subcs	r3, r2, r3
 8003952:	f8c8 3004 	str.w	r3, [r8, #4]
 8003956:	e7d8      	b.n	800390a <ai_platform_network_process+0x376>
 8003958:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800395c:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8003960:	3001      	adds	r0, #1
 8003962:	b280      	uxth	r0, r0
 8003964:	4283      	cmp	r3, r0
 8003966:	f8ab 001a 	strh.w	r0, [fp, #26]
 800396a:	d881      	bhi.n	8003870 <ai_platform_network_process+0x2dc>
 800396c:	b005      	add	sp, #20
 800396e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003972:	461e      	mov	r6, r3
 8003974:	4698      	mov	r8, r3
 8003976:	e776      	b.n	8003866 <ai_platform_network_process+0x2d2>
 8003978:	f04f 0800 	mov.w	r8, #0
 800397c:	e773      	b.n	8003866 <ai_platform_network_process+0x2d2>
 800397e:	9f02      	ldr	r7, [sp, #8]
 8003980:	e738      	b.n	80037f4 <ai_platform_network_process+0x260>
 8003982:	9f02      	ldr	r7, [sp, #8]
 8003984:	2221      	movs	r2, #33	@ 0x21
 8003986:	2112      	movs	r1, #18
 8003988:	f107 000c 	add.w	r0, r7, #12
 800398c:	f000 f820 	bl	80039d0 <core_set_error>
 8003990:	e736      	b.n	8003800 <ai_platform_network_process+0x26c>
 8003992:	9f02      	ldr	r7, [sp, #8]
 8003994:	2219      	movs	r2, #25
 8003996:	2112      	movs	r1, #18
 8003998:	f107 000c 	add.w	r0, r7, #12
 800399c:	f000 f818 	bl	80039d0 <core_set_error>
 80039a0:	e72e      	b.n	8003800 <ai_platform_network_process+0x26c>
 80039a2:	2217      	movs	r2, #23
 80039a4:	2113      	movs	r1, #19
 80039a6:	f107 000c 	add.w	r0, r7, #12
 80039aa:	f000 f811 	bl	80039d0 <core_set_error>
 80039ae:	e727      	b.n	8003800 <ai_platform_network_process+0x26c>
 80039b0:	2219      	movs	r2, #25
 80039b2:	2113      	movs	r1, #19
 80039b4:	f107 000c 	add.w	r0, r7, #12
 80039b8:	f000 f80a 	bl	80039d0 <core_set_error>
 80039bc:	e720      	b.n	8003800 <ai_platform_network_process+0x26c>
 80039be:	2221      	movs	r2, #33	@ 0x21
 80039c0:	2113      	movs	r1, #19
 80039c2:	f107 000c 	add.w	r0, r7, #12
 80039c6:	f000 f803 	bl	80039d0 <core_set_error>
 80039ca:	e719      	b.n	8003800 <ai_platform_network_process+0x26c>

080039cc <core_init>:
 80039cc:	2001      	movs	r0, #1
 80039ce:	4770      	bx	lr

080039d0 <core_set_error>:
 80039d0:	4603      	mov	r3, r0
 80039d2:	7800      	ldrb	r0, [r0, #0]
 80039d4:	b108      	cbz	r0, 80039da <core_set_error+0xa>
 80039d6:	2000      	movs	r0, #0
 80039d8:	4770      	bx	lr
 80039da:	7019      	strb	r1, [r3, #0]
 80039dc:	6819      	ldr	r1, [r3, #0]
 80039de:	f362 211f 	bfi	r1, r2, #8, #24
 80039e2:	2001      	movs	r0, #1
 80039e4:	6019      	str	r1, [r3, #0]
 80039e6:	4770      	bx	lr

080039e8 <ai_check_custom_types>:
 80039e8:	b082      	sub	sp, #8
 80039ea:	4b13      	ldr	r3, [pc, #76]	@ (8003a38 <ai_check_custom_types+0x50>)
 80039ec:	9301      	str	r3, [sp, #4]
 80039ee:	b118      	cbz	r0, 80039f8 <ai_check_custom_types+0x10>
 80039f0:	7803      	ldrb	r3, [r0, #0]
 80039f2:	2b03      	cmp	r3, #3
 80039f4:	d002      	beq.n	80039fc <ai_check_custom_types+0x14>
 80039f6:	2000      	movs	r0, #0
 80039f8:	b002      	add	sp, #8
 80039fa:	4770      	bx	lr
 80039fc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d004      	beq.n	8003a0e <ai_check_custom_types+0x26>
 8003a04:	2001      	movs	r0, #1
 8003a06:	f080 0001 	eor.w	r0, r0, #1
 8003a0a:	b002      	add	sp, #8
 8003a0c:	4770      	bx	lr
 8003a0e:	7842      	ldrb	r2, [r0, #1]
 8003a10:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	f100 0001 	add.w	r0, r0, #1
 8003a1a:	d1f3      	bne.n	8003a04 <ai_check_custom_types+0x1c>
 8003a1c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003a20:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d1ed      	bne.n	8003a04 <ai_check_custom_types+0x1c>
 8003a28:	7842      	ldrb	r2, [r0, #1]
 8003a2a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d1e8      	bne.n	8003a04 <ai_check_custom_types+0x1c>
 8003a32:	2000      	movs	r0, #0
 8003a34:	e7e7      	b.n	8003a06 <ai_check_custom_types+0x1e>
 8003a36:	bf00      	nop
 8003a38:	84048403 	.word	0x84048403

08003a3c <ai_layers_init_all>:
 8003a3c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003a3e:	4601      	mov	r1, r0
 8003a40:	b153      	cbz	r3, 8003a58 <ai_layers_init_all+0x1c>
 8003a42:	2000      	movs	r0, #0
 8003a44:	461a      	mov	r2, r3
 8003a46:	60d9      	str	r1, [r3, #12]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	f100 0001 	add.w	r0, r0, #1
 8003a50:	d003      	beq.n	8003a5a <ai_layers_init_all+0x1e>
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f6      	bne.n	8003a44 <ai_layers_init_all+0x8>
 8003a56:	4770      	bx	lr
 8003a58:	4618      	mov	r0, r3
 8003a5a:	4770      	bx	lr

08003a5c <ai_layers_post_init_all>:
 8003a5c:	b538      	push	{r3, r4, r5, lr}
 8003a5e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003a60:	b1b4      	cbz	r4, 8003a90 <ai_layers_post_init_all+0x34>
 8003a62:	6863      	ldr	r3, [r4, #4]
 8003a64:	07db      	lsls	r3, r3, #31
 8003a66:	f04f 0500 	mov.w	r5, #0
 8003a6a:	d504      	bpl.n	8003a76 <ai_layers_post_init_all+0x1a>
 8003a6c:	6a23      	ldr	r3, [r4, #32]
 8003a6e:	4620      	mov	r0, r4
 8003a70:	b10b      	cbz	r3, 8003a76 <ai_layers_post_init_all+0x1a>
 8003a72:	4798      	blx	r3
 8003a74:	3501      	adds	r5, #1
 8003a76:	6923      	ldr	r3, [r4, #16]
 8003a78:	42a3      	cmp	r3, r4
 8003a7a:	d007      	beq.n	8003a8c <ai_layers_post_init_all+0x30>
 8003a7c:	b133      	cbz	r3, 8003a8c <ai_layers_post_init_all+0x30>
 8003a7e:	461c      	mov	r4, r3
 8003a80:	6863      	ldr	r3, [r4, #4]
 8003a82:	07db      	lsls	r3, r3, #31
 8003a84:	d4f2      	bmi.n	8003a6c <ai_layers_post_init_all+0x10>
 8003a86:	6923      	ldr	r3, [r4, #16]
 8003a88:	42a3      	cmp	r3, r4
 8003a8a:	d1f7      	bne.n	8003a7c <ai_layers_post_init_all+0x20>
 8003a8c:	4628      	mov	r0, r5
 8003a8e:	bd38      	pop	{r3, r4, r5, pc}
 8003a90:	4625      	mov	r5, r4
 8003a92:	4628      	mov	r0, r5
 8003a94:	bd38      	pop	{r3, r4, r5, pc}
 8003a96:	bf00      	nop

08003a98 <ai_layers_forward_all>:
 8003a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a9c:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8003aa0:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8003aa2:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8003aa4:	4604      	mov	r4, r0
 8003aa6:	f1b8 0f00 	cmp.w	r8, #0
 8003aaa:	d02a      	beq.n	8003b02 <ai_layers_forward_all+0x6a>
 8003aac:	b32d      	cbz	r5, 8003afa <ai_layers_forward_all+0x62>
 8003aae:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	2001      	movs	r0, #1
 8003ab4:	47c0      	blx	r8
 8003ab6:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8003ab8:	b1fe      	cbz	r6, 8003afa <ai_layers_forward_all+0x62>
 8003aba:	2700      	movs	r7, #0
 8003abc:	4631      	mov	r1, r6
 8003abe:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003ac0:	2002      	movs	r0, #2
 8003ac2:	47c0      	blx	r8
 8003ac4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	696b      	ldr	r3, [r5, #20]
 8003aca:	4798      	blx	r3
 8003acc:	692e      	ldr	r6, [r5, #16]
 8003ace:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003ad0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8003ad2:	42b5      	cmp	r5, r6
 8003ad4:	f04f 0003 	mov.w	r0, #3
 8003ad8:	d007      	beq.n	8003aea <ai_layers_forward_all+0x52>
 8003ada:	47c0      	blx	r8
 8003adc:	3701      	adds	r7, #1
 8003ade:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8003ae0:	2e00      	cmp	r6, #0
 8003ae2:	d1eb      	bne.n	8003abc <ai_layers_forward_all+0x24>
 8003ae4:	4638      	mov	r0, r7
 8003ae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aea:	2003      	movs	r0, #3
 8003aec:	47c0      	blx	r8
 8003aee:	2300      	movs	r3, #0
 8003af0:	3701      	adds	r7, #1
 8003af2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003af4:	4638      	mov	r0, r7
 8003af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003afa:	2700      	movs	r7, #0
 8003afc:	4638      	mov	r0, r7
 8003afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b02:	2d00      	cmp	r5, #0
 8003b04:	d0f9      	beq.n	8003afa <ai_layers_forward_all+0x62>
 8003b06:	4647      	mov	r7, r8
 8003b08:	696b      	ldr	r3, [r5, #20]
 8003b0a:	4628      	mov	r0, r5
 8003b0c:	4798      	blx	r3
 8003b0e:	462b      	mov	r3, r5
 8003b10:	692d      	ldr	r5, [r5, #16]
 8003b12:	429d      	cmp	r5, r3
 8003b14:	d004      	beq.n	8003b20 <ai_layers_forward_all+0x88>
 8003b16:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8003b18:	3701      	adds	r7, #1
 8003b1a:	2d00      	cmp	r5, #0
 8003b1c:	d1f4      	bne.n	8003b08 <ai_layers_forward_all+0x70>
 8003b1e:	e7e1      	b.n	8003ae4 <ai_layers_forward_all+0x4c>
 8003b20:	2300      	movs	r3, #0
 8003b22:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003b24:	3701      	adds	r7, #1
 8003b26:	e7dd      	b.n	8003ae4 <ai_layers_forward_all+0x4c>

08003b28 <forward_dense>:
 8003b28:	6982      	ldr	r2, [r0, #24]
 8003b2a:	8813      	ldrh	r3, [r2, #0]
 8003b2c:	b90b      	cbnz	r3, 8003b32 <forward_dense+0xa>
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	deff      	udf	#255	@ 0xff
 8003b32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b36:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8003b3a:	f8da 0004 	ldr.w	r0, [sl, #4]
 8003b3e:	b08e      	sub	sp, #56	@ 0x38
 8003b40:	b100      	cbz	r0, 8003b44 <forward_dense+0x1c>
 8003b42:	6800      	ldr	r0, [r0, #0]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d061      	beq.n	8003c0c <forward_dense+0xe4>
 8003b48:	f8da 2010 	ldr.w	r2, [sl, #16]
 8003b4c:	b102      	cbz	r2, 8003b50 <forward_dense+0x28>
 8003b4e:	6812      	ldr	r2, [r2, #0]
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d035      	beq.n	8003bc0 <forward_dense+0x98>
 8003b54:	f8da 501c 	ldr.w	r5, [sl, #28]
 8003b58:	2d00      	cmp	r5, #0
 8003b5a:	d055      	beq.n	8003c08 <forward_dense+0xe0>
 8003b5c:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8003b60:	6829      	ldr	r1, [r5, #0]
 8003b62:	2c01      	cmp	r4, #1
 8003b64:	d955      	bls.n	8003c12 <forward_dense+0xea>
 8003b66:	686d      	ldr	r5, [r5, #4]
 8003b68:	698e      	ldr	r6, [r1, #24]
 8003b6a:	68c4      	ldr	r4, [r0, #12]
 8003b6c:	68d1      	ldr	r1, [r2, #12]
 8003b6e:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8003b72:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8003b76:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8003b7a:	6831      	ldr	r1, [r6, #0]
 8003b7c:	2b03      	cmp	r3, #3
 8003b7e:	fb07 f804 	mul.w	r8, r7, r4
 8003b82:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8003b86:	d046      	beq.n	8003c16 <forward_dense+0xee>
 8003b88:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8003b8c:	b11c      	cbz	r4, 8003b96 <forward_dense+0x6e>
 8003b8e:	6824      	ldr	r4, [r4, #0]
 8003b90:	b10c      	cbz	r4, 8003b96 <forward_dense+0x6e>
 8003b92:	69a3      	ldr	r3, [r4, #24]
 8003b94:	689c      	ldr	r4, [r3, #8]
 8003b96:	6983      	ldr	r3, [r0, #24]
 8003b98:	6992      	ldr	r2, [r2, #24]
 8003b9a:	6899      	ldr	r1, [r3, #8]
 8003b9c:	6890      	ldr	r0, [r2, #8]
 8003b9e:	b10d      	cbz	r5, 8003ba4 <forward_dense+0x7c>
 8003ba0:	69ab      	ldr	r3, [r5, #24]
 8003ba2:	689d      	ldr	r5, [r3, #8]
 8003ba4:	4f1d      	ldr	r7, [pc, #116]	@ (8003c1c <forward_dense+0xf4>)
 8003ba6:	45bc      	cmp	ip, r7
 8003ba8:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8003bac:	d022      	beq.n	8003bf4 <forward_dense+0xcc>
 8003bae:	4e1c      	ldr	r6, [pc, #112]	@ (8003c20 <forward_dense+0xf8>)
 8003bb0:	45b4      	cmp	ip, r6
 8003bb2:	d015      	beq.n	8003be0 <forward_dense+0xb8>
 8003bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c24 <forward_dense+0xfc>)
 8003bb6:	459c      	cmp	ip, r3
 8003bb8:	d005      	beq.n	8003bc6 <forward_dense+0x9e>
 8003bba:	b00e      	add	sp, #56	@ 0x38
 8003bbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	deff      	udf	#255	@ 0xff
 8003bc6:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8003bca:	a807      	add	r0, sp, #28
 8003bcc:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8003bd0:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8003bd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8003bd6:	f000 f9f3 	bl	8003fc0 <forward_lite_dense_if32of32wf32>
 8003bda:	b00e      	add	sp, #56	@ 0x38
 8003bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003be0:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8003be4:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8003be8:	9400      	str	r4, [sp, #0]
 8003bea:	f000 fb3f 	bl	800426c <forward_lite_dense_if32of32wf32_lut4>
 8003bee:	b00e      	add	sp, #56	@ 0x38
 8003bf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf4:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8003bf8:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8003bfc:	9400      	str	r4, [sp, #0]
 8003bfe:	f000 fc79 	bl	80044f4 <forward_lite_dense_if32of32wf32_lut8>
 8003c02:	b00e      	add	sp, #56	@ 0x38
 8003c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c08:	4629      	mov	r1, r5
 8003c0a:	e7ad      	b.n	8003b68 <forward_dense+0x40>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	deff      	udf	#255	@ 0xff
 8003c12:	2500      	movs	r5, #0
 8003c14:	e7a8      	b.n	8003b68 <forward_dense+0x40>
 8003c16:	2300      	movs	r3, #0
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	deff      	udf	#255	@ 0xff
 8003c1c:	00d01040 	.word	0x00d01040
 8003c20:	00f01040 	.word	0x00f01040
 8003c24:	00821040 	.word	0x00821040

08003c28 <forward_relu>:
 8003c28:	6982      	ldr	r2, [r0, #24]
 8003c2a:	8813      	ldrh	r3, [r2, #0]
 8003c2c:	b90b      	cbnz	r3, 8003c32 <forward_relu+0xa>
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	deff      	udf	#255	@ 0xff
 8003c32:	b470      	push	{r4, r5, r6}
 8003c34:	6852      	ldr	r2, [r2, #4]
 8003c36:	6854      	ldr	r4, [r2, #4]
 8003c38:	b104      	cbz	r4, 8003c3c <forward_relu+0x14>
 8003c3a:	6824      	ldr	r4, [r4, #0]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	f000 8088 	beq.w	8003d52 <forward_relu+0x12a>
 8003c42:	6913      	ldr	r3, [r2, #16]
 8003c44:	b103      	cbz	r3, 8003c48 <forward_relu+0x20>
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6999      	ldr	r1, [r3, #24]
 8003c4a:	69a2      	ldr	r2, [r4, #24]
 8003c4c:	68a3      	ldr	r3, [r4, #8]
 8003c4e:	69c6      	ldr	r6, [r0, #28]
 8003c50:	6888      	ldr	r0, [r1, #8]
 8003c52:	6891      	ldr	r1, [r2, #8]
 8003c54:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8003c58:	b196      	cbz	r6, 8003c80 <forward_relu+0x58>
 8003c5a:	6872      	ldr	r2, [r6, #4]
 8003c5c:	2a01      	cmp	r2, #1
 8003c5e:	d03b      	beq.n	8003cd8 <forward_relu+0xb0>
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d06d      	beq.n	8003d40 <forward_relu+0x118>
 8003c64:	68e5      	ldr	r5, [r4, #12]
 8003c66:	2201      	movs	r2, #1
 8003c68:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c6c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003c70:	429d      	cmp	r5, r3
 8003c72:	fb04 f202 	mul.w	r2, r4, r2
 8003c76:	d1f9      	bne.n	8003c6c <forward_relu+0x44>
 8003c78:	68b3      	ldr	r3, [r6, #8]
 8003c7a:	bc70      	pop	{r4, r5, r6}
 8003c7c:	f000 b928 	b.w	8003ed0 <forward_lite_nl_relu_generic_if32of32_kernel>
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d05f      	beq.n	8003d44 <forward_relu+0x11c>
 8003c84:	68e5      	ldr	r5, [r4, #12]
 8003c86:	2201      	movs	r2, #1
 8003c88:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c8c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003c90:	429d      	cmp	r5, r3
 8003c92:	fb04 f202 	mul.w	r2, r4, r2
 8003c96:	d1f9      	bne.n	8003c8c <forward_relu+0x64>
 8003c98:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003c9c:	3a01      	subs	r2, #1
 8003c9e:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8003ca2:	428c      	cmp	r4, r1
 8003ca4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8003ca8:	d314      	bcc.n	8003cd4 <forward_relu+0xac>
 8003caa:	1a61      	subs	r1, r4, r1
 8003cac:	f021 0103 	bic.w	r1, r1, #3
 8003cb0:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8003d58 <forward_relu+0x130>
 8003cb4:	1d23      	adds	r3, r4, #4
 8003cb6:	3004      	adds	r0, #4
 8003cb8:	1a62      	subs	r2, r4, r1
 8003cba:	ed73 7a01 	vldmdb	r3!, {s15}
 8003cbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cc6:	bfb8      	it	lt
 8003cc8:	eef0 7a47 	vmovlt.f32	s15, s14
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	ed60 7a01 	vstmdb	r0!, {s15}
 8003cd2:	d1f2      	bne.n	8003cba <forward_relu+0x92>
 8003cd4:	bc70      	pop	{r4, r5, r6}
 8003cd6:	4770      	bx	lr
 8003cd8:	b3b3      	cbz	r3, 8003d48 <forward_relu+0x120>
 8003cda:	68e5      	ldr	r5, [r4, #12]
 8003cdc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003ce0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8003ce4:	429d      	cmp	r5, r3
 8003ce6:	fb04 f202 	mul.w	r2, r4, r2
 8003cea:	d1f9      	bne.n	8003ce0 <forward_relu+0xb8>
 8003cec:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8003cf0:	3a01      	subs	r2, #1
 8003cf2:	68b3      	ldr	r3, [r6, #8]
 8003cf4:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8003cf8:	428c      	cmp	r4, r1
 8003cfa:	ed93 7a00 	vldr	s14, [r3]
 8003cfe:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8003d02:	d3e7      	bcc.n	8003cd4 <forward_relu+0xac>
 8003d04:	1a61      	subs	r1, r4, r1
 8003d06:	f021 0103 	bic.w	r1, r1, #3
 8003d0a:	2500      	movs	r5, #0
 8003d0c:	1d23      	adds	r3, r4, #4
 8003d0e:	1a62      	subs	r2, r4, r1
 8003d10:	3004      	adds	r0, #4
 8003d12:	ed73 7a01 	vldmdb	r3!, {s15}
 8003d16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d1e:	d50a      	bpl.n	8003d36 <forward_relu+0x10e>
 8003d20:	429a      	cmp	r2, r3
 8003d22:	ed60 7a01 	vstmdb	r0!, {s15}
 8003d26:	d0d5      	beq.n	8003cd4 <forward_relu+0xac>
 8003d28:	ed73 7a01 	vldmdb	r3!, {s15}
 8003d2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d34:	d4f4      	bmi.n	8003d20 <forward_relu+0xf8>
 8003d36:	429a      	cmp	r2, r3
 8003d38:	f840 5d04 	str.w	r5, [r0, #-4]!
 8003d3c:	d1e9      	bne.n	8003d12 <forward_relu+0xea>
 8003d3e:	e7c9      	b.n	8003cd4 <forward_relu+0xac>
 8003d40:	2201      	movs	r2, #1
 8003d42:	e799      	b.n	8003c78 <forward_relu+0x50>
 8003d44:	460c      	mov	r4, r1
 8003d46:	e7b0      	b.n	8003caa <forward_relu+0x82>
 8003d48:	68b3      	ldr	r3, [r6, #8]
 8003d4a:	460c      	mov	r4, r1
 8003d4c:	ed93 7a00 	vldr	s14, [r3]
 8003d50:	e7d8      	b.n	8003d04 <forward_relu+0xdc>
 8003d52:	2300      	movs	r3, #0
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	deff      	udf	#255	@ 0xff
 8003d58:	00000000 	.word	0x00000000

08003d5c <forward_sm>:
 8003d5c:	6982      	ldr	r2, [r0, #24]
 8003d5e:	8813      	ldrh	r3, [r2, #0]
 8003d60:	b90b      	cbnz	r3, 8003d66 <forward_sm+0xa>
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	deff      	udf	#255	@ 0xff
 8003d66:	b570      	push	{r4, r5, r6, lr}
 8003d68:	6852      	ldr	r2, [r2, #4]
 8003d6a:	6855      	ldr	r5, [r2, #4]
 8003d6c:	b082      	sub	sp, #8
 8003d6e:	b105      	cbz	r5, 8003d72 <forward_sm+0x16>
 8003d70:	682d      	ldr	r5, [r5, #0]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d030      	beq.n	8003dd8 <forward_sm+0x7c>
 8003d76:	6916      	ldr	r6, [r2, #16]
 8003d78:	b106      	cbz	r6, 8003d7c <forward_sm+0x20>
 8003d7a:	6836      	ldr	r6, [r6, #0]
 8003d7c:	68ab      	ldr	r3, [r5, #8]
 8003d7e:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8003d82:	d027      	beq.n	8003dd4 <forward_sm+0x78>
 8003d84:	68ec      	ldr	r4, [r5, #12]
 8003d86:	2201      	movs	r2, #1
 8003d88:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8003d8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003d90:	429c      	cmp	r4, r3
 8003d92:	fb01 f202 	mul.w	r2, r1, r2
 8003d96:	d1f9      	bne.n	8003d8c <forward_sm+0x30>
 8003d98:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8003d9c:	69b0      	ldr	r0, [r6, #24]
 8003d9e:	4563      	cmp	r3, ip
 8003da0:	bfb8      	it	lt
 8003da2:	68e9      	ldrlt	r1, [r5, #12]
 8003da4:	6880      	ldr	r0, [r0, #8]
 8003da6:	bfb8      	it	lt
 8003da8:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8003dac:	6929      	ldr	r1, [r5, #16]
 8003dae:	bfa8      	it	ge
 8003db0:	2401      	movge	r4, #1
 8003db2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003db6:	bfbc      	itt	lt
 8003db8:	6969      	ldrlt	r1, [r5, #20]
 8003dba:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8003dbe:	69a9      	ldr	r1, [r5, #24]
 8003dc0:	bfb8      	it	lt
 8003dc2:	089b      	lsrlt	r3, r3, #2
 8003dc4:	6889      	ldr	r1, [r1, #8]
 8003dc6:	9400      	str	r4, [sp, #0]
 8003dc8:	bfa8      	it	ge
 8003dca:	2300      	movge	r3, #0
 8003dcc:	f000 fcde 	bl	800478c <forward_lite_nl_softmax_if32of32>
 8003dd0:	b002      	add	sp, #8
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	e7df      	b.n	8003d98 <forward_sm+0x3c>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	deff      	udf	#255	@ 0xff
 8003dde:	bf00      	nop

08003de0 <forward_lite_nl_softmax_if32of32_kernel>:
 8003de0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de4:	ed2d 8b02 	vpush	{d8}
 8003de8:	2a01      	cmp	r2, #1
 8003dea:	ed91 8a00 	vldr	s16, [r1]
 8003dee:	460c      	mov	r4, r1
 8003df0:	4690      	mov	r8, r2
 8003df2:	4681      	mov	r9, r0
 8003df4:	469a      	mov	sl, r3
 8003df6:	d964      	bls.n	8003ec2 <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d14e      	bne.n	8003e9a <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8003dfc:	1d0b      	adds	r3, r1, #4
 8003dfe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8003e02:	ecf3 7a01 	vldmia	r3!, {s15}
 8003e06:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e0e:	bfb8      	it	lt
 8003e10:	eeb0 8a67 	vmovlt.f32	s16, s15
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d1f4      	bne.n	8003e02 <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8003e18:	f04f 0b04 	mov.w	fp, #4
 8003e1c:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8003ecc <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8003e20:	464f      	mov	r7, r9
 8003e22:	464e      	mov	r6, r9
 8003e24:	2500      	movs	r5, #0
 8003e26:	ed94 0a00 	vldr	s0, [r4]
 8003e2a:	ee30 0a48 	vsub.f32	s0, s0, s16
 8003e2e:	f001 fe41 	bl	8005ab4 <expf>
 8003e32:	462b      	mov	r3, r5
 8003e34:	3501      	adds	r5, #1
 8003e36:	45a8      	cmp	r8, r5
 8003e38:	ed86 0a00 	vstr	s0, [r6]
 8003e3c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8003e40:	445c      	add	r4, fp
 8003e42:	445e      	add	r6, fp
 8003e44:	d1ef      	bne.n	8003e26 <forward_lite_nl_softmax_if32of32_kernel+0x46>
 8003e46:	eef5 8a40 	vcmp.f32	s17, #0.0
 8003e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e4e:	d010      	beq.n	8003e72 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8003e50:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003e54:	f1ba 0f01 	cmp.w	sl, #1
 8003e58:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8003e5c:	d10d      	bne.n	8003e7a <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 8003e5e:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 8003e62:	edd7 7a00 	vldr	s15, [r7]
 8003e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e6a:	ece7 7a01 	vstmia	r7!, {s15}
 8003e6e:	45b9      	cmp	r9, r7
 8003e70:	d1f7      	bne.n	8003e62 <forward_lite_nl_softmax_if32of32_kernel+0x82>
 8003e72:	ecbd 8b02 	vpop	{d8}
 8003e76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e7a:	2100      	movs	r1, #0
 8003e7c:	edd7 7a00 	vldr	s15, [r7]
 8003e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e84:	428b      	cmp	r3, r1
 8003e86:	edc7 7a00 	vstr	s15, [r7]
 8003e8a:	f101 0101 	add.w	r1, r1, #1
 8003e8e:	445f      	add	r7, fp
 8003e90:	d1f4      	bne.n	8003e7c <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 8003e92:	ecbd 8b02 	vpop	{d8}
 8003e96:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e9a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8003e9e:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	edd2 7a00 	vldr	s15, [r2]
 8003ea8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8003eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eb0:	f103 0301 	add.w	r3, r3, #1
 8003eb4:	bfb8      	it	lt
 8003eb6:	eeb0 8a67 	vmovlt.f32	s16, s15
 8003eba:	4598      	cmp	r8, r3
 8003ebc:	445a      	add	r2, fp
 8003ebe:	d1f1      	bne.n	8003ea4 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8003ec0:	e7ac      	b.n	8003e1c <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8003ec2:	2a00      	cmp	r2, #0
 8003ec4:	d0d5      	beq.n	8003e72 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8003ec6:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8003eca:	e7a7      	b.n	8003e1c <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8003ecc:	00000000 	.word	0x00000000

08003ed0 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8003ed0:	b500      	push	{lr}
 8003ed2:	edd3 6a02 	vldr	s13, [r3, #8]
 8003ed6:	ed93 7a00 	vldr	s14, [r3]
 8003eda:	ed93 6a01 	vldr	s12, [r3, #4]
 8003ede:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 8003ee2:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8003ee6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eee:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 8003ef2:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 8003ef6:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8003efa:	d422      	bmi.n	8003f42 <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8003efc:	428a      	cmp	r2, r1
 8003efe:	d31e      	bcc.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f00:	1d13      	adds	r3, r2, #4
 8003f02:	3004      	adds	r0, #4
 8003f04:	eba2 020e 	sub.w	r2, r2, lr
 8003f08:	e00c      	b.n	8003f24 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8003f0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f12:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8003f16:	db01      	blt.n	8003f1c <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 8003f18:	ee65 7a86 	vmul.f32	s15, s11, s12
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	ed60 7a01 	vstmdb	r0!, {s15}
 8003f22:	d00c      	beq.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f24:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f28:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003f2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f30:	daeb      	bge.n	8003f0a <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 8003f32:	eef0 7a66 	vmov.f32	s15, s13
 8003f36:	4293      	cmp	r3, r2
 8003f38:	ed60 7a01 	vstmdb	r0!, {s15}
 8003f3c:	d1f2      	bne.n	8003f24 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8003f3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003f42:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8003f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f4a:	d015      	beq.n	8003f78 <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 8003f4c:	428a      	cmp	r2, r1
 8003f4e:	d3f6      	bcc.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f50:	1d13      	adds	r3, r2, #4
 8003f52:	3004      	adds	r0, #4
 8003f54:	eba2 020e 	sub.w	r2, r2, lr
 8003f58:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f5c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8003f60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f68:	ee66 6a86 	vmul.f32	s13, s13, s12
 8003f6c:	d822      	bhi.n	8003fb4 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	ed60 6a01 	vstmdb	r0!, {s13}
 8003f74:	d1f0      	bne.n	8003f58 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8003f76:	e7e2      	b.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f78:	428a      	cmp	r2, r1
 8003f7a:	d3e0      	bcc.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f7c:	1d13      	adds	r3, r2, #4
 8003f7e:	2100      	movs	r1, #0
 8003f80:	3004      	adds	r0, #4
 8003f82:	eba2 020e 	sub.w	r2, r2, lr
 8003f86:	ed73 7a01 	vldmdb	r3!, {s15}
 8003f8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f92:	dd0a      	ble.n	8003faa <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 8003f94:	429a      	cmp	r2, r3
 8003f96:	ed60 7a01 	vstmdb	r0!, {s15}
 8003f9a:	d0d0      	beq.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003f9c:	ed73 7a01 	vldmdb	r3!, {s15}
 8003fa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fa8:	dcf4      	bgt.n	8003f94 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 8003faa:	429a      	cmp	r2, r3
 8003fac:	f840 1d04 	str.w	r1, [r0, #-4]!
 8003fb0:	d1e9      	bne.n	8003f86 <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 8003fb2:	e7c4      	b.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	ed60 7a01 	vstmdb	r0!, {s15}
 8003fba:	d1cd      	bne.n	8003f58 <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8003fbc:	e7bf      	b.n	8003f3e <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8003fbe:	bf00      	nop

08003fc0 <forward_lite_dense_if32of32wf32>:
 8003fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc4:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 8003fc8:	6801      	ldr	r1, [r0, #0]
 8003fca:	fb03 f30c 	mul.w	r3, r3, ip
 8003fce:	4602      	mov	r2, r0
 8003fd0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8003fd4:	4281      	cmp	r1, r0
 8003fd6:	6857      	ldr	r7, [r2, #4]
 8003fd8:	b083      	sub	sp, #12
 8003fda:	f080 811f 	bcs.w	800421c <forward_lite_dense_if32of32wf32+0x25c>
 8003fde:	6915      	ldr	r5, [r2, #16]
 8003fe0:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8003fe4:	4664      	mov	r4, ip
 8003fe6:	eb01 0806 	add.w	r8, r1, r6
 8003fea:	4588      	cmp	r8, r1
 8003fec:	6896      	ldr	r6, [r2, #8]
 8003fee:	f240 8109 	bls.w	8004204 <forward_lite_dense_if32of32wf32+0x244>
 8003ff2:	f1a5 0e10 	sub.w	lr, r5, #16
 8003ff6:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8003ffa:	e9cd 0100 	strd	r0, r1, [sp]
 8003ffe:	f10e 0e01 	add.w	lr, lr, #1
 8004002:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 8004006:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800400a:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800400e:	468c      	mov	ip, r1
 8004010:	2d0f      	cmp	r5, #15
 8004012:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8004268 <forward_lite_dense_if32of32wf32+0x2a8>
 8004016:	f240 8104 	bls.w	8004222 <forward_lite_dense_if32of32wf32+0x262>
 800401a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800401e:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8004022:	4628      	mov	r0, r5
 8004024:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 8004028:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800402c:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 8004030:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 8004034:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 8004038:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800403c:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 8004040:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 8004044:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 8004048:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800404c:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 8004050:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 8004054:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 8004058:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800405c:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8004060:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004064:	3810      	subs	r0, #16
 8004066:	280f      	cmp	r0, #15
 8004068:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 800406c:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8004070:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8004074:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8004078:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800407c:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8004080:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8004084:	eee4 7a86 	vfma.f32	s15, s9, s12
 8004088:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800408c:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8004090:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004094:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 8004098:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800409c:	eee6 7a26 	vfma.f32	s15, s12, s13
 80040a0:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 80040a4:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 80040a8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80040ac:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 80040b0:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80040b4:	eee4 7a24 	vfma.f32	s15, s8, s9
 80040b8:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 80040bc:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 80040c0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80040c4:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 80040c8:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 80040cc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80040d0:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 80040d4:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 80040d8:	eee1 7a21 	vfma.f32	s15, s2, s3
 80040dc:	eee2 7a22 	vfma.f32	s15, s4, s5
 80040e0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80040e4:	eee4 7a24 	vfma.f32	s15, s8, s9
 80040e8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80040ec:	eee6 7a26 	vfma.f32	s15, s12, s13
 80040f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80040f4:	d896      	bhi.n	8004024 <forward_lite_dense_if32of32wf32+0x64>
 80040f6:	eb06 010b 	add.w	r1, r6, fp
 80040fa:	f005 000f 	and.w	r0, r5, #15
 80040fe:	4673      	mov	r3, lr
 8004100:	2803      	cmp	r0, #3
 8004102:	d95f      	bls.n	80041c4 <forward_lite_dense_if32of32wf32+0x204>
 8004104:	edd1 6a01 	vldr	s13, [r1, #4]
 8004108:	edd3 7a01 	vldr	s15, [r3, #4]
 800410c:	ed93 6a00 	vldr	s12, [r3]
 8004110:	ed93 5a02 	vldr	s10, [r3, #8]
 8004114:	edd1 5a02 	vldr	s11, [r1, #8]
 8004118:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800411c:	edd1 6a00 	vldr	s13, [r1]
 8004120:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004124:	1f04      	subs	r4, r0, #4
 8004126:	2c03      	cmp	r4, #3
 8004128:	ed93 6a03 	vldr	s12, [r3, #12]
 800412c:	edd1 6a03 	vldr	s13, [r1, #12]
 8004130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004134:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004138:	eee6 7a26 	vfma.f32	s15, s12, s13
 800413c:	eeb0 7a67 	vmov.f32	s14, s15
 8004140:	d938      	bls.n	80041b4 <forward_lite_dense_if32of32wf32+0x1f4>
 8004142:	edd1 6a05 	vldr	s13, [r1, #20]
 8004146:	edd3 7a05 	vldr	s15, [r3, #20]
 800414a:	ed93 6a04 	vldr	s12, [r3, #16]
 800414e:	ed93 5a06 	vldr	s10, [r3, #24]
 8004152:	edd1 5a06 	vldr	s11, [r1, #24]
 8004156:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800415a:	edd1 6a04 	vldr	s13, [r1, #16]
 800415e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8004162:	f1a0 0a08 	sub.w	sl, r0, #8
 8004166:	f1ba 0f03 	cmp.w	sl, #3
 800416a:	ed93 6a07 	vldr	s12, [r3, #28]
 800416e:	edd1 6a07 	vldr	s13, [r1, #28]
 8004172:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004176:	eee6 7a26 	vfma.f32	s15, s12, s13
 800417a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800417e:	d919      	bls.n	80041b4 <forward_lite_dense_if32of32wf32+0x1f4>
 8004180:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8004184:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 8004188:	ed91 6a08 	vldr	s12, [r1, #32]
 800418c:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8004190:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8004194:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004198:	edd3 6a08 	vldr	s13, [r3, #32]
 800419c:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041a0:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 80041a4:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80041a8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80041ac:	eee6 7a26 	vfma.f32	s15, s12, s13
 80041b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80041b4:	08a4      	lsrs	r4, r4, #2
 80041b6:	3401      	adds	r4, #1
 80041b8:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 80041bc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80041c0:	f000 0003 	and.w	r0, r0, #3
 80041c4:	b1a8      	cbz	r0, 80041f2 <forward_lite_dense_if32of32wf32+0x232>
 80041c6:	edd3 6a00 	vldr	s13, [r3]
 80041ca:	edd1 7a00 	vldr	s15, [r1]
 80041ce:	2801      	cmp	r0, #1
 80041d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80041d4:	d00d      	beq.n	80041f2 <forward_lite_dense_if32of32wf32+0x232>
 80041d6:	edd3 6a01 	vldr	s13, [r3, #4]
 80041da:	edd1 7a01 	vldr	s15, [r1, #4]
 80041de:	2802      	cmp	r0, #2
 80041e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80041e4:	d005      	beq.n	80041f2 <forward_lite_dense_if32of32wf32+0x232>
 80041e6:	edd1 6a02 	vldr	s13, [r1, #8]
 80041ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80041ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80041f2:	444e      	add	r6, r9
 80041f4:	ecac 7a01 	vstmia	ip!, {s14}
 80041f8:	45e0      	cmp	r8, ip
 80041fa:	f63f af09 	bhi.w	8004010 <forward_lite_dense_if32of32wf32+0x50>
 80041fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004202:	6954      	ldr	r4, [r2, #20]
 8004204:	68d3      	ldr	r3, [r2, #12]
 8004206:	b983      	cbnz	r3, 800422a <forward_lite_dense_if32of32wf32+0x26a>
 8004208:	6915      	ldr	r5, [r2, #16]
 800420a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800420e:	4288      	cmp	r0, r1
 8004210:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8004214:	ea4f 0684 	mov.w	r6, r4, lsl #2
 8004218:	f63f aee5 	bhi.w	8003fe6 <forward_lite_dense_if32of32wf32+0x26>
 800421c:	b003      	add	sp, #12
 800421e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004222:	4628      	mov	r0, r5
 8004224:	4631      	mov	r1, r6
 8004226:	463b      	mov	r3, r7
 8004228:	e76a      	b.n	8004100 <forward_lite_dense_if32of32wf32+0x140>
 800422a:	2c00      	cmp	r4, #0
 800422c:	d0ec      	beq.n	8004208 <forward_lite_dense_if32of32wf32+0x248>
 800422e:	edd1 7a00 	vldr	s15, [r1]
 8004232:	ed93 7a00 	vldr	s14, [r3]
 8004236:	ee77 7a87 	vadd.f32	s15, s15, s14
 800423a:	edc1 7a00 	vstr	s15, [r1]
 800423e:	6954      	ldr	r4, [r2, #20]
 8004240:	2c01      	cmp	r4, #1
 8004242:	d9e1      	bls.n	8004208 <forward_lite_dense_if32of32wf32+0x248>
 8004244:	1d0d      	adds	r5, r1, #4
 8004246:	2301      	movs	r3, #1
 8004248:	68d4      	ldr	r4, [r2, #12]
 800424a:	ed95 7a00 	vldr	s14, [r5]
 800424e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004252:	edd4 7a00 	vldr	s15, [r4]
 8004256:	ee77 7a87 	vadd.f32	s15, s15, s14
 800425a:	3301      	adds	r3, #1
 800425c:	ece5 7a01 	vstmia	r5!, {s15}
 8004260:	6954      	ldr	r4, [r2, #20]
 8004262:	429c      	cmp	r4, r3
 8004264:	d8f0      	bhi.n	8004248 <forward_lite_dense_if32of32wf32+0x288>
 8004266:	e7cf      	b.n	8004208 <forward_lite_dense_if32of32wf32+0x248>
 8004268:	00000000 	.word	0x00000000

0800426c <forward_lite_dense_if32of32wf32_lut4>:
 800426c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004270:	b08d      	sub	sp, #52	@ 0x34
 8004272:	4604      	mov	r4, r0
 8004274:	920a      	str	r2, [sp, #40]	@ 0x28
 8004276:	4618      	mov	r0, r3
 8004278:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800427c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004280:	fb02 f303 	mul.w	r3, r2, r3
 8004284:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004288:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800428c:	460d      	mov	r5, r1
 800428e:	9308      	str	r3, [sp, #32]
 8004290:	f1b8 0f00 	cmp.w	r8, #0
 8004294:	d004      	beq.n	80042a0 <forward_lite_dense_if32of32wf32_lut4+0x34>
 8004296:	2240      	movs	r2, #64	@ 0x40
 8004298:	4641      	mov	r1, r8
 800429a:	f000 faa9 	bl	80047f0 <st_int8_copy>
 800429e:	4640      	mov	r0, r8
 80042a0:	9b08      	ldr	r3, [sp, #32]
 80042a2:	429c      	cmp	r4, r3
 80042a4:	f080 8108 	bcs.w	80044b8 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80042a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80042aa:	9405      	str	r4, [sp, #20]
 80042ac:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80042b0:	f007 0301 	and.w	r3, r7, #1
 80042b4:	08fa      	lsrs	r2, r7, #3
 80042b6:	9303      	str	r3, [sp, #12]
 80042b8:	00bb      	lsls	r3, r7, #2
 80042ba:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 80042be:	9202      	str	r2, [sp, #8]
 80042c0:	f027 0901 	bic.w	r9, r7, #1
 80042c4:	0092      	lsls	r2, r2, #2
 80042c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042c8:	9b05      	ldr	r3, [sp, #20]
 80042ca:	9204      	str	r2, [sp, #16]
 80042cc:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 80042d0:	f105 0120 	add.w	r1, r5, #32
 80042d4:	46e6      	mov	lr, ip
 80042d6:	f8cd c01c 	str.w	ip, [sp, #28]
 80042da:	465c      	mov	r4, fp
 80042dc:	9617      	str	r6, [sp, #92]	@ 0x5c
 80042de:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 80042e2:	9a07      	ldr	r2, [sp, #28]
 80042e4:	eb03 0a02 	add.w	sl, r3, r2
 80042e8:	459a      	cmp	sl, r3
 80042ea:	f1a1 0220 	sub.w	r2, r1, #32
 80042ee:	9206      	str	r2, [sp, #24]
 80042f0:	f240 80e5 	bls.w	80044be <forward_lite_dense_if32of32wf32_lut4+0x252>
 80042f4:	f109 3bff 	add.w	fp, r9, #4294967295
 80042f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80042fa:	4698      	mov	r8, r3
 80042fc:	465d      	mov	r5, fp
 80042fe:	9b02      	ldr	r3, [sp, #8]
 8004300:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80044f0 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80bc 	beq.w	8004482 <forward_lite_dense_if32of32wf32_lut4+0x216>
 800430a:	9b04      	ldr	r3, [sp, #16]
 800430c:	eb02 0c03 	add.w	ip, r2, r3
 8004310:	460b      	mov	r3, r1
 8004312:	7817      	ldrb	r7, [r2, #0]
 8004314:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8004318:	7856      	ldrb	r6, [r2, #1]
 800431a:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800431e:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 8004322:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 8004326:	ed13 5a04 	vldr	s10, [r3, #-16]
 800432a:	ed53 5a03 	vldr	s11, [r3, #-12]
 800432e:	ed13 6a02 	vldr	s12, [r3, #-8]
 8004332:	ed53 6a01 	vldr	s13, [r3, #-4]
 8004336:	f007 0e0f 	and.w	lr, r7, #15
 800433a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800433e:	edde 7a00 	vldr	s15, [lr]
 8004342:	093f      	lsrs	r7, r7, #4
 8004344:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8004348:	ed97 3a00 	vldr	s6, [r7]
 800434c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8004350:	0937      	lsrs	r7, r6, #4
 8004352:	eee3 7a23 	vfma.f32	s15, s6, s7
 8004356:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800435a:	f006 060f 	and.w	r6, r6, #15
 800435e:	edd7 3a00 	vldr	s7, [r7]
 8004362:	7897      	ldrb	r7, [r2, #2]
 8004364:	eee3 7a84 	vfma.f32	s15, s7, s8
 8004368:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800436c:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8004370:	ed96 4a00 	vldr	s8, [r6]
 8004374:	78d6      	ldrb	r6, [r2, #3]
 8004376:	eee4 7a24 	vfma.f32	s15, s8, s9
 800437a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800437e:	f007 070f 	and.w	r7, r7, #15
 8004382:	edde 4a00 	vldr	s9, [lr]
 8004386:	eee4 7a85 	vfma.f32	s15, s9, s10
 800438a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800438e:	3204      	adds	r2, #4
 8004390:	ed97 5a00 	vldr	s10, [r7]
 8004394:	0937      	lsrs	r7, r6, #4
 8004396:	eee5 7a25 	vfma.f32	s15, s10, s11
 800439a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800439e:	f006 060f 	and.w	r6, r6, #15
 80043a2:	edd7 5a00 	vldr	s11, [r7]
 80043a6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80043aa:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80043ae:	4562      	cmp	r2, ip
 80043b0:	ed96 6a00 	vldr	s12, [r6]
 80043b4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80043b8:	f103 0320 	add.w	r3, r3, #32
 80043bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043c0:	d1a7      	bne.n	8004312 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 80043c2:	46a6      	mov	lr, r4
 80043c4:	45ce      	cmp	lr, r9
 80043c6:	d261      	bcs.n	800448c <forward_lite_dense_if32of32wf32_lut4+0x220>
 80043c8:	eba5 070e 	sub.w	r7, r5, lr
 80043cc:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 80043d0:	f10e 0208 	add.w	r2, lr, #8
 80043d4:	f10c 36ff 	add.w	r6, ip, #4294967295
 80043d8:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 80043dc:	f8cd a004 	str.w	sl, [sp, #4]
 80043e0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 80043e4:	ed52 5a01 	vldr	s11, [r2, #-4]
 80043e8:	ed52 6a02 	vldr	s13, [r2, #-8]
 80043ec:	f003 0a0f 	and.w	sl, r3, #15
 80043f0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80043f4:	edda 7a00 	vldr	s15, [sl]
 80043f8:	091b      	lsrs	r3, r3, #4
 80043fa:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80043fe:	ed93 6a00 	vldr	s12, [r3]
 8004402:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004406:	42b7      	cmp	r7, r6
 8004408:	eee6 7a26 	vfma.f32	s15, s12, s13
 800440c:	f102 0208 	add.w	r2, r2, #8
 8004410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004414:	d1e4      	bne.n	80043e0 <forward_lite_dense_if32of32wf32_lut4+0x174>
 8004416:	f10b 0b01 	add.w	fp, fp, #1
 800441a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800441e:	eb0c 020b 	add.w	r2, ip, fp
 8004422:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 8004426:	9b03      	ldr	r3, [sp, #12]
 8004428:	b30b      	cbz	r3, 800446e <forward_lite_dense_if32of32wf32_lut4+0x202>
 800442a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800442e:	edde 7a00 	vldr	s15, [lr]
 8004432:	091b      	lsrs	r3, r3, #4
 8004434:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004438:	edd3 6a00 	vldr	s13, [r3]
 800443c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004440:	eca8 7a01 	vstmia	r8!, {s14}
 8004444:	45c2      	cmp	sl, r8
 8004446:	f63f af5a 	bhi.w	80042fe <forward_lite_dense_if32of32wf32_lut4+0x92>
 800444a:	9b05      	ldr	r3, [sp, #20]
 800444c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800444e:	189d      	adds	r5, r3, r2
 8004450:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004452:	b9eb      	cbnz	r3, 8004490 <forward_lite_dense_if32of32wf32_lut4+0x224>
 8004454:	9b08      	ldr	r3, [sp, #32]
 8004456:	42ab      	cmp	r3, r5
 8004458:	d92e      	bls.n	80044b8 <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800445a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800445c:	4499      	add	r9, r3
 800445e:	441c      	add	r4, r3
 8004460:	4419      	add	r1, r3
 8004462:	9b05      	ldr	r3, [sp, #20]
 8004464:	459a      	cmp	sl, r3
 8004466:	d92c      	bls.n	80044c2 <forward_lite_dense_if32of32wf32_lut4+0x256>
 8004468:	9505      	str	r5, [sp, #20]
 800446a:	462b      	mov	r3, r5
 800446c:	e739      	b.n	80042e2 <forward_lite_dense_if32of32wf32_lut4+0x76>
 800446e:	eca8 7a01 	vstmia	r8!, {s14}
 8004472:	45c2      	cmp	sl, r8
 8004474:	d9e9      	bls.n	800444a <forward_lite_dense_if32of32wf32_lut4+0x1de>
 8004476:	9b02      	ldr	r3, [sp, #8]
 8004478:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80044f0 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800447c:	2b00      	cmp	r3, #0
 800447e:	f47f af44 	bne.w	800430a <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8004482:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004486:	45ce      	cmp	lr, r9
 8004488:	4694      	mov	ip, r2
 800448a:	d39d      	bcc.n	80043c8 <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800448c:	4662      	mov	r2, ip
 800448e:	e7ca      	b.n	8004426 <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8004490:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0de      	beq.n	8004454 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 8004496:	9b07      	ldr	r3, [sp, #28]
 8004498:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800449c:	1aea      	subs	r2, r5, r3
 800449e:	edd2 7a00 	vldr	s15, [r2]
 80044a2:	ecbc 7a01 	vldmia	ip!, {s14}
 80044a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044aa:	ece2 7a01 	vstmia	r2!, {s15}
 80044ae:	42aa      	cmp	r2, r5
 80044b0:	d1f5      	bne.n	800449e <forward_lite_dense_if32of32wf32_lut4+0x232>
 80044b2:	9b08      	ldr	r3, [sp, #32]
 80044b4:	42ab      	cmp	r3, r5
 80044b6:	d8d0      	bhi.n	800445a <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 80044b8:	b00d      	add	sp, #52	@ 0x34
 80044ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044be:	461d      	mov	r5, r3
 80044c0:	e7c6      	b.n	8004450 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 80044c2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80044c6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80044c8:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 80044ca:	eba5 0c0c 	sub.w	ip, r5, ip
 80044ce:	b169      	cbz	r1, 80044ec <forward_lite_dense_if32of32wf32_lut4+0x280>
 80044d0:	4663      	mov	r3, ip
 80044d2:	4632      	mov	r2, r6
 80044d4:	ed93 7a00 	vldr	s14, [r3]
 80044d8:	ecf2 7a01 	vldmia	r2!, {s15}
 80044dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044e0:	ece3 7a01 	vstmia	r3!, {s15}
 80044e4:	429d      	cmp	r5, r3
 80044e6:	d1f5      	bne.n	80044d4 <forward_lite_dense_if32of32wf32_lut4+0x268>
 80044e8:	2900      	cmp	r1, #0
 80044ea:	d1f1      	bne.n	80044d0 <forward_lite_dense_if32of32wf32_lut4+0x264>
 80044ec:	e7fe      	b.n	80044ec <forward_lite_dense_if32of32wf32_lut4+0x280>
 80044ee:	bf00      	nop
 80044f0:	00000000 	.word	0x00000000

080044f4 <forward_lite_dense_if32of32wf32_lut8>:
 80044f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044f8:	b087      	sub	sp, #28
 80044fa:	4605      	mov	r5, r0
 80044fc:	9205      	str	r2, [sp, #20]
 80044fe:	4618      	mov	r0, r3
 8004500:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004504:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8004506:	fb02 f303 	mul.w	r3, r2, r3
 800450a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800450e:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 8004512:	460f      	mov	r7, r1
 8004514:	9303      	str	r3, [sp, #12]
 8004516:	b12c      	cbz	r4, 8004524 <forward_lite_dense_if32of32wf32_lut8+0x30>
 8004518:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800451c:	4621      	mov	r1, r4
 800451e:	f000 f967 	bl	80047f0 <st_int8_copy>
 8004522:	4620      	mov	r0, r4
 8004524:	9b03      	ldr	r3, [sp, #12]
 8004526:	429d      	cmp	r5, r3
 8004528:	f080 8115 	bcs.w	8004756 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800452c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800452e:	9500      	str	r5, [sp, #0]
 8004530:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8004534:	0099      	lsls	r1, r3, #2
 8004536:	9b00      	ldr	r3, [sp, #0]
 8004538:	9104      	str	r1, [sp, #16]
 800453a:	00b2      	lsls	r2, r6, #2
 800453c:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 8004540:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 8004544:	464d      	mov	r5, r9
 8004546:	4689      	mov	r9, r1
 8004548:	4611      	mov	r1, r2
 800454a:	465a      	mov	r2, fp
 800454c:	eb03 0b09 	add.w	fp, r3, r9
 8004550:	3720      	adds	r7, #32
 8004552:	459b      	cmp	fp, r3
 8004554:	f006 0407 	and.w	r4, r6, #7
 8004558:	f1a7 0e20 	sub.w	lr, r7, #32
 800455c:	f240 80d6 	bls.w	800470c <forward_lite_dense_if32of32wf32_lut8+0x218>
 8004560:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8004564:	469c      	mov	ip, r3
 8004566:	9b05      	ldr	r3, [sp, #20]
 8004568:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8004788 <forward_lite_dense_if32of32wf32_lut8+0x294>
 800456c:	2d00      	cmp	r5, #0
 800456e:	f000 80db 	beq.w	8004728 <forward_lite_dense_if32of32wf32_lut8+0x234>
 8004572:	eb03 090a 	add.w	r9, r3, sl
 8004576:	463e      	mov	r6, r7
 8004578:	f893 e001 	ldrb.w	lr, [r3, #1]
 800457c:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8004580:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8004584:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 8004588:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800458c:	ed16 5a04 	vldr	s10, [r6, #-16]
 8004590:	ed56 5a03 	vldr	s11, [r6, #-12]
 8004594:	ed16 6a02 	vldr	s12, [r6, #-8]
 8004598:	ed56 6a01 	vldr	s13, [r6, #-4]
 800459c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045a0:	edde 7a00 	vldr	s15, [lr]
 80045a4:	f893 e000 	ldrb.w	lr, [r3]
 80045a8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045ac:	ee67 7a83 	vmul.f32	s15, s15, s6
 80045b0:	ed9e 3a00 	vldr	s6, [lr]
 80045b4:	f893 e002 	ldrb.w	lr, [r3, #2]
 80045b8:	eee3 7a23 	vfma.f32	s15, s6, s7
 80045bc:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045c0:	3308      	adds	r3, #8
 80045c2:	edde 3a00 	vldr	s7, [lr]
 80045c6:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 80045ca:	eee3 7a84 	vfma.f32	s15, s7, s8
 80045ce:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045d2:	3620      	adds	r6, #32
 80045d4:	ed9e 4a00 	vldr	s8, [lr]
 80045d8:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 80045dc:	eee4 7a24 	vfma.f32	s15, s8, s9
 80045e0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045e4:	edde 4a00 	vldr	s9, [lr]
 80045e8:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 80045ec:	eee4 7a85 	vfma.f32	s15, s9, s10
 80045f0:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80045f4:	ed9e 5a00 	vldr	s10, [lr]
 80045f8:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 80045fc:	eee5 7a25 	vfma.f32	s15, s10, s11
 8004600:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004604:	edde 5a00 	vldr	s11, [lr]
 8004608:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800460c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8004610:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004614:	454b      	cmp	r3, r9
 8004616:	ed9e 6a00 	vldr	s12, [lr]
 800461a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800461e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004622:	d1a9      	bne.n	8004578 <forward_lite_dense_if32of32wf32_lut8+0x84>
 8004624:	4643      	mov	r3, r8
 8004626:	2c00      	cmp	r4, #0
 8004628:	d07c      	beq.n	8004724 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800462a:	f899 6000 	ldrb.w	r6, [r9]
 800462e:	edd3 7a00 	vldr	s15, [r3]
 8004632:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004636:	edd6 6a00 	vldr	s13, [r6]
 800463a:	2c01      	cmp	r4, #1
 800463c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004640:	d045      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004642:	f899 6001 	ldrb.w	r6, [r9, #1]
 8004646:	edd3 7a01 	vldr	s15, [r3, #4]
 800464a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800464e:	edd6 6a00 	vldr	s13, [r6]
 8004652:	2c02      	cmp	r4, #2
 8004654:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004658:	d039      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800465a:	f899 6002 	ldrb.w	r6, [r9, #2]
 800465e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004662:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004666:	edd6 6a00 	vldr	s13, [r6]
 800466a:	2c03      	cmp	r4, #3
 800466c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004670:	d02d      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8004672:	f899 6003 	ldrb.w	r6, [r9, #3]
 8004676:	edd3 6a03 	vldr	s13, [r3, #12]
 800467a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800467e:	edd6 7a00 	vldr	s15, [r6]
 8004682:	2c04      	cmp	r4, #4
 8004684:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004688:	d021      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800468a:	f899 6004 	ldrb.w	r6, [r9, #4]
 800468e:	edd3 6a04 	vldr	s13, [r3, #16]
 8004692:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8004696:	edd6 7a00 	vldr	s15, [r6]
 800469a:	2c05      	cmp	r4, #5
 800469c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046a0:	d015      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046a2:	f899 6005 	ldrb.w	r6, [r9, #5]
 80046a6:	edd3 6a05 	vldr	s13, [r3, #20]
 80046aa:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80046ae:	edd6 7a00 	vldr	s15, [r6]
 80046b2:	2c06      	cmp	r4, #6
 80046b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046b8:	d009      	beq.n	80046ce <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80046ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80046be:	f899 3006 	ldrb.w	r3, [r9, #6]
 80046c2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80046c6:	edd3 6a00 	vldr	s13, [r3]
 80046ca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80046ce:	eb09 0304 	add.w	r3, r9, r4
 80046d2:	ecac 7a01 	vstmia	ip!, {s14}
 80046d6:	45e3      	cmp	fp, ip
 80046d8:	f63f af46 	bhi.w	8004568 <forward_lite_dense_if32of32wf32_lut8+0x74>
 80046dc:	e9dd 3900 	ldrd	r3, r9, [sp]
 80046e0:	9e04      	ldr	r6, [sp, #16]
 80046e2:	eb03 0e06 	add.w	lr, r3, r6
 80046e6:	bb1a      	cbnz	r2, 8004730 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 80046e8:	9b03      	ldr	r3, [sp, #12]
 80046ea:	4573      	cmp	r3, lr
 80046ec:	d933      	bls.n	8004756 <forward_lite_dense_if32of32wf32_lut8+0x262>
 80046ee:	9b00      	ldr	r3, [sp, #0]
 80046f0:	459b      	cmp	fp, r3
 80046f2:	4488      	add	r8, r1
 80046f4:	440f      	add	r7, r1
 80046f6:	d942      	bls.n	800477e <forward_lite_dense_if32of32wf32_lut8+0x28a>
 80046f8:	4673      	mov	r3, lr
 80046fa:	eb03 0b09 	add.w	fp, r3, r9
 80046fe:	459b      	cmp	fp, r3
 8004700:	f8cd e000 	str.w	lr, [sp]
 8004704:	f1a7 0e20 	sub.w	lr, r7, #32
 8004708:	f63f af2a 	bhi.w	8004560 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800470c:	b97a      	cbnz	r2, 800472e <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800470e:	461d      	mov	r5, r3
 8004710:	9b03      	ldr	r3, [sp, #12]
 8004712:	42ab      	cmp	r3, r5
 8004714:	4649      	mov	r1, r9
 8004716:	4693      	mov	fp, r2
 8004718:	d91d      	bls.n	8004756 <forward_lite_dense_if32of32wf32_lut8+0x262>
 800471a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800471c:	4249      	negs	r1, r1
 800471e:	465b      	mov	r3, fp
 8004720:	b9e3      	cbnz	r3, 800475c <forward_lite_dense_if32of32wf32_lut8+0x268>
 8004722:	e7fe      	b.n	8004722 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 8004724:	464b      	mov	r3, r9
 8004726:	e7d4      	b.n	80046d2 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 8004728:	4699      	mov	r9, r3
 800472a:	9b02      	ldr	r3, [sp, #8]
 800472c:	e77b      	b.n	8004626 <forward_lite_dense_if32of32wf32_lut8+0x132>
 800472e:	469e      	mov	lr, r3
 8004730:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0d8      	beq.n	80046e8 <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 8004736:	ebae 0309 	sub.w	r3, lr, r9
 800473a:	4616      	mov	r6, r2
 800473c:	edd3 7a00 	vldr	s15, [r3]
 8004740:	ecb6 7a01 	vldmia	r6!, {s14}
 8004744:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004748:	ece3 7a01 	vstmia	r3!, {s15}
 800474c:	4573      	cmp	r3, lr
 800474e:	d1f5      	bne.n	800473c <forward_lite_dense_if32of32wf32_lut8+0x248>
 8004750:	9b03      	ldr	r3, [sp, #12]
 8004752:	4573      	cmp	r3, lr
 8004754:	d8cb      	bhi.n	80046ee <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 8004756:	b007      	add	sp, #28
 8004758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800475c:	2a00      	cmp	r2, #0
 800475e:	d0df      	beq.n	8004720 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8004760:	469b      	mov	fp, r3
 8004762:	4429      	add	r1, r5
 8004764:	460b      	mov	r3, r1
 8004766:	465a      	mov	r2, fp
 8004768:	ed93 7a00 	vldr	s14, [r3]
 800476c:	ecf2 7a01 	vldmia	r2!, {s15}
 8004770:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004774:	ece3 7a01 	vstmia	r3!, {s15}
 8004778:	42ab      	cmp	r3, r5
 800477a:	d1f5      	bne.n	8004768 <forward_lite_dense_if32of32wf32_lut8+0x274>
 800477c:	e7f2      	b.n	8004764 <forward_lite_dense_if32of32wf32_lut8+0x270>
 800477e:	4649      	mov	r1, r9
 8004780:	4693      	mov	fp, r2
 8004782:	4675      	mov	r5, lr
 8004784:	e7c9      	b.n	800471a <forward_lite_dense_if32of32wf32_lut8+0x226>
 8004786:	bf00      	nop
 8004788:	00000000 	.word	0x00000000

0800478c <forward_lite_nl_softmax_if32of32>:
 800478c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004790:	b083      	sub	sp, #12
 8004792:	461f      	mov	r7, r3
 8004794:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8004798:	fbb2 f3f3 	udiv	r3, r2, r3
 800479c:	4543      	cmp	r3, r8
 800479e:	fbb3 f2f8 	udiv	r2, r3, r8
 80047a2:	d322      	bcc.n	80047ea <forward_lite_nl_softmax_if32of32+0x5e>
 80047a4:	fb08 f307 	mul.w	r3, r8, r7
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	b1f7      	cbz	r7, 80047ea <forward_lite_nl_softmax_if32of32+0x5e>
 80047ac:	9201      	str	r2, [sp, #4]
 80047ae:	4681      	mov	r9, r0
 80047b0:	f04f 0b00 	mov.w	fp, #0
 80047b4:	460a      	mov	r2, r1
 80047b6:	469a      	mov	sl, r3
 80047b8:	4616      	mov	r6, r2
 80047ba:	464d      	mov	r5, r9
 80047bc:	2400      	movs	r4, #0
 80047be:	9200      	str	r2, [sp, #0]
 80047c0:	4631      	mov	r1, r6
 80047c2:	4628      	mov	r0, r5
 80047c4:	463b      	mov	r3, r7
 80047c6:	3401      	adds	r4, #1
 80047c8:	4642      	mov	r2, r8
 80047ca:	f7ff fb09 	bl	8003de0 <forward_lite_nl_softmax_if32of32_kernel>
 80047ce:	42a7      	cmp	r7, r4
 80047d0:	f106 0604 	add.w	r6, r6, #4
 80047d4:	f105 0504 	add.w	r5, r5, #4
 80047d8:	d1f2      	bne.n	80047c0 <forward_lite_nl_softmax_if32of32+0x34>
 80047da:	9b01      	ldr	r3, [sp, #4]
 80047dc:	9a00      	ldr	r2, [sp, #0]
 80047de:	f10b 0b01 	add.w	fp, fp, #1
 80047e2:	455b      	cmp	r3, fp
 80047e4:	4452      	add	r2, sl
 80047e6:	44d1      	add	r9, sl
 80047e8:	d8e6      	bhi.n	80047b8 <forward_lite_nl_softmax_if32of32+0x2c>
 80047ea:	b003      	add	sp, #12
 80047ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080047f0 <st_int8_copy>:
 80047f0:	4288      	cmp	r0, r1
 80047f2:	d021      	beq.n	8004838 <st_int8_copy+0x48>
 80047f4:	b302      	cbz	r2, 8004838 <st_int8_copy+0x48>
 80047f6:	4288      	cmp	r0, r1
 80047f8:	d313      	bcc.n	8004822 <st_int8_copy+0x32>
 80047fa:	2a03      	cmp	r2, #3
 80047fc:	d81d      	bhi.n	800483a <st_int8_copy+0x4a>
 80047fe:	3a01      	subs	r2, #1
 8004800:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004804:	f801 3b01 	strb.w	r3, [r1], #1
 8004808:	b1b2      	cbz	r2, 8004838 <st_int8_copy+0x48>
 800480a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800480e:	f801 3b01 	strb.w	r3, [r1], #1
 8004812:	2a01      	cmp	r2, #1
 8004814:	f000 8088 	beq.w	8004928 <st_int8_copy+0x138>
 8004818:	f810 3b01 	ldrb.w	r3, [r0], #1
 800481c:	f801 3b01 	strb.w	r3, [r1], #1
 8004820:	4770      	bx	lr
 8004822:	1883      	adds	r3, r0, r2
 8004824:	428b      	cmp	r3, r1
 8004826:	d9e8      	bls.n	80047fa <st_int8_copy+0xa>
 8004828:	440a      	add	r2, r1
 800482a:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800482e:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004832:	4298      	cmp	r0, r3
 8004834:	d1f9      	bne.n	800482a <st_int8_copy+0x3a>
 8004836:	4770      	bx	lr
 8004838:	4770      	bx	lr
 800483a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800483e:	f001 0e03 	and.w	lr, r1, #3
 8004842:	f1ce 0304 	rsb	r3, lr, #4
 8004846:	eba2 0c03 	sub.w	ip, r2, r3
 800484a:	f000 0803 	and.w	r8, r0, #3
 800484e:	f1ce 0203 	rsb	r2, lr, #3
 8004852:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004856:	f801 3b01 	strb.w	r3, [r1], #1
 800485a:	b182      	cbz	r2, 800487e <st_int8_copy+0x8e>
 800485c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004860:	f801 3b01 	strb.w	r3, [r1], #1
 8004864:	2a01      	cmp	r2, #1
 8004866:	d00a      	beq.n	800487e <st_int8_copy+0x8e>
 8004868:	f810 3b01 	ldrb.w	r3, [r0], #1
 800486c:	f801 3b01 	strb.w	r3, [r1], #1
 8004870:	f1be 0f01 	cmp.w	lr, #1
 8004874:	d003      	beq.n	800487e <st_int8_copy+0x8e>
 8004876:	f810 3b01 	ldrb.w	r3, [r0], #1
 800487a:	f801 3b01 	strb.w	r3, [r1], #1
 800487e:	45c6      	cmp	lr, r8
 8004880:	d02a      	beq.n	80048d8 <st_int8_copy+0xe8>
 8004882:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8004886:	d00a      	beq.n	800489e <st_int8_copy+0xae>
 8004888:	f850 3b04 	ldr.w	r3, [r0], #4
 800488c:	f850 4b04 	ldr.w	r4, [r0], #4
 8004890:	f850 5b04 	ldr.w	r5, [r0], #4
 8004894:	f850 6b04 	ldr.w	r6, [r0], #4
 8004898:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800489a:	3a01      	subs	r2, #1
 800489c:	d1f4      	bne.n	8004888 <st_int8_copy+0x98>
 800489e:	f01c 0f08 	tst.w	ip, #8
 80048a2:	d004      	beq.n	80048ae <st_int8_copy+0xbe>
 80048a4:	f850 3b04 	ldr.w	r3, [r0], #4
 80048a8:	f850 4b04 	ldr.w	r4, [r0], #4
 80048ac:	c118      	stmia	r1!, {r3, r4}
 80048ae:	f01c 0f04 	tst.w	ip, #4
 80048b2:	d003      	beq.n	80048bc <st_int8_copy+0xcc>
 80048b4:	f850 3b04 	ldr.w	r3, [r0], #4
 80048b8:	f841 3b04 	str.w	r3, [r1], #4
 80048bc:	f01c 0f02 	tst.w	ip, #2
 80048c0:	d003      	beq.n	80048ca <st_int8_copy+0xda>
 80048c2:	f830 3b02 	ldrh.w	r3, [r0], #2
 80048c6:	f821 3b02 	strh.w	r3, [r1], #2
 80048ca:	f01c 0f01 	tst.w	ip, #1
 80048ce:	d001      	beq.n	80048d4 <st_int8_copy+0xe4>
 80048d0:	7803      	ldrb	r3, [r0, #0]
 80048d2:	700b      	strb	r3, [r1, #0]
 80048d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048d8:	ea5f 199c 	movs.w	r9, ip, lsr #6
 80048dc:	d00e      	beq.n	80048fc <st_int8_copy+0x10c>
 80048de:	4688      	mov	r8, r1
 80048e0:	4686      	mov	lr, r0
 80048e2:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048e6:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048ea:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048ee:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80048f2:	f1b9 0901 	subs.w	r9, r9, #1
 80048f6:	4641      	mov	r1, r8
 80048f8:	4670      	mov	r0, lr
 80048fa:	d1f0      	bne.n	80048de <st_int8_copy+0xee>
 80048fc:	f01c 0f20 	tst.w	ip, #32
 8004900:	d007      	beq.n	8004912 <st_int8_copy+0x122>
 8004902:	4688      	mov	r8, r1
 8004904:	4686      	mov	lr, r0
 8004906:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800490a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800490e:	4641      	mov	r1, r8
 8004910:	4670      	mov	r0, lr
 8004912:	f01c 0f10 	tst.w	ip, #16
 8004916:	d001      	beq.n	800491c <st_int8_copy+0x12c>
 8004918:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800491a:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800491c:	f01c 0f08 	tst.w	ip, #8
 8004920:	d0c5      	beq.n	80048ae <st_int8_copy+0xbe>
 8004922:	c818      	ldmia	r0!, {r3, r4}
 8004924:	c118      	stmia	r1!, {r3, r4}
 8004926:	e7c2      	b.n	80048ae <st_int8_copy+0xbe>
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop

0800492c <ai_array_to_buffer_fmt>:
 800492c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8004930:	2b02      	cmp	r3, #2
 8004932:	d055      	beq.n	80049e0 <ai_array_to_buffer_fmt+0xb4>
 8004934:	4a2d      	ldr	r2, [pc, #180]	@ (80049ec <ai_array_to_buffer_fmt+0xc0>)
 8004936:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800493a:	4293      	cmp	r3, r2
 800493c:	d010      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 800493e:	dc21      	bgt.n	8004984 <ai_array_to_buffer_fmt+0x58>
 8004940:	4a2b      	ldr	r2, [pc, #172]	@ (80049f0 <ai_array_to_buffer_fmt+0xc4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d00c      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 8004946:	dd0f      	ble.n	8004968 <ai_array_to_buffer_fmt+0x3c>
 8004948:	4a2a      	ldr	r2, [pc, #168]	@ (80049f4 <ai_array_to_buffer_fmt+0xc8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d008      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 800494e:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 8004952:	4293      	cmp	r3, r2
 8004954:	d004      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 8004956:	4a28      	ldr	r2, [pc, #160]	@ (80049f8 <ai_array_to_buffer_fmt+0xcc>)
 8004958:	4293      	cmp	r3, r2
 800495a:	bf0c      	ite	eq
 800495c:	4613      	moveq	r3, r2
 800495e:	2340      	movne	r3, #64	@ 0x40
 8004960:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004964:	4318      	orrs	r0, r3
 8004966:	4770      	bx	lr
 8004968:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800496c:	4293      	cmp	r3, r2
 800496e:	d0f7      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 8004970:	dd2c      	ble.n	80049cc <ai_array_to_buffer_fmt+0xa0>
 8004972:	4a22      	ldr	r2, [pc, #136]	@ (80049fc <ai_array_to_buffer_fmt+0xd0>)
 8004974:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8004978:	4293      	cmp	r3, r2
 800497a:	bf0c      	ite	eq
 800497c:	4613      	moveq	r3, r2
 800497e:	2340      	movne	r3, #64	@ 0x40
 8004980:	4318      	orrs	r0, r3
 8004982:	4770      	bx	lr
 8004984:	4a1e      	ldr	r2, [pc, #120]	@ (8004a00 <ai_array_to_buffer_fmt+0xd4>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d0ea      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 800498a:	dd10      	ble.n	80049ae <ai_array_to_buffer_fmt+0x82>
 800498c:	4a1d      	ldr	r2, [pc, #116]	@ (8004a04 <ai_array_to_buffer_fmt+0xd8>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d0e6      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 8004992:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8004996:	4293      	cmp	r3, r2
 8004998:	d0e2      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 800499a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800499e:	4293      	cmp	r3, r2
 80049a0:	bf0c      	ite	eq
 80049a2:	4613      	moveq	r3, r2
 80049a4:	2340      	movne	r3, #64	@ 0x40
 80049a6:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80049aa:	4318      	orrs	r0, r3
 80049ac:	4770      	bx	lr
 80049ae:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d0d4      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049b6:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d0d0      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049be:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80049c2:	4293      	cmp	r3, r2
 80049c4:	bf0c      	ite	eq
 80049c6:	4613      	moveq	r3, r2
 80049c8:	2340      	movne	r3, #64	@ 0x40
 80049ca:	e7c9      	b.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049cc:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d0c5      	beq.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049d4:	3280      	adds	r2, #128	@ 0x80
 80049d6:	4293      	cmp	r3, r2
 80049d8:	bf0c      	ite	eq
 80049da:	4613      	moveq	r3, r2
 80049dc:	2340      	movne	r3, #64	@ 0x40
 80049de:	e7bf      	b.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049e0:	4b09      	ldr	r3, [pc, #36]	@ (8004a08 <ai_array_to_buffer_fmt+0xdc>)
 80049e2:	4003      	ands	r3, r0
 80049e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049e8:	e7ba      	b.n	8004960 <ai_array_to_buffer_fmt+0x34>
 80049ea:	bf00      	nop
 80049ec:	00821040 	.word	0x00821040
 80049f0:	00040840 	.word	0x00040840
 80049f4:	00041040 	.word	0x00041040
 80049f8:	0004084f 	.word	0x0004084f
 80049fc:	00040447 	.word	0x00040447
 8004a00:	00840447 	.word	0x00840447
 8004a04:	0084084f 	.word	0x0084084f
 8004a08:	00803fff 	.word	0x00803fff

08004a0c <ai_array_get_data_byte_size>:
 8004a0c:	b169      	cbz	r1, 8004a2a <ai_array_get_data_byte_size+0x1e>
 8004a0e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8004a12:	fb01 f303 	mul.w	r3, r1, r3
 8004a16:	3307      	adds	r3, #7
 8004a18:	f023 0307 	bic.w	r3, r3, #7
 8004a1c:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8004a20:	fa23 f000 	lsr.w	r0, r3, r0
 8004a24:	3007      	adds	r0, #7
 8004a26:	08c0      	lsrs	r0, r0, #3
 8004a28:	4770      	bx	lr
 8004a2a:	4608      	mov	r0, r1
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop

08004a30 <ai_version_get>:
 8004a30:	0212      	lsls	r2, r2, #8
 8004a32:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004a36:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8004a3a:	4770      	bx	lr

08004a3c <get_tensor_byte_size>:
 8004a3c:	b410      	push	{r4}
 8004a3e:	6983      	ldr	r3, [r0, #24]
 8004a40:	68c4      	ldr	r4, [r0, #12]
 8004a42:	6941      	ldr	r1, [r0, #20]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68e0      	ldr	r0, [r4, #12]
 8004a48:	4a07      	ldr	r2, [pc, #28]	@ (8004a68 <get_tensor_byte_size+0x2c>)
 8004a4a:	68c9      	ldr	r1, [r1, #12]
 8004a4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a50:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004a54:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004a58:	fb01 f000 	mul.w	r0, r1, r0
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	bf04      	itt	eq
 8004a60:	3007      	addeq	r0, #7
 8004a62:	08c0      	lsreq	r0, r0, #3
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	000400c0 	.word	0x000400c0

08004a6c <sbrk_aligned>:
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	4e0f      	ldr	r6, [pc, #60]	@ (8004aac <sbrk_aligned+0x40>)
 8004a70:	460c      	mov	r4, r1
 8004a72:	6831      	ldr	r1, [r6, #0]
 8004a74:	4605      	mov	r5, r0
 8004a76:	b911      	cbnz	r1, 8004a7e <sbrk_aligned+0x12>
 8004a78:	f000 fb3e 	bl	80050f8 <_sbrk_r>
 8004a7c:	6030      	str	r0, [r6, #0]
 8004a7e:	4621      	mov	r1, r4
 8004a80:	4628      	mov	r0, r5
 8004a82:	f000 fb39 	bl	80050f8 <_sbrk_r>
 8004a86:	1c43      	adds	r3, r0, #1
 8004a88:	d103      	bne.n	8004a92 <sbrk_aligned+0x26>
 8004a8a:	f04f 34ff 	mov.w	r4, #4294967295
 8004a8e:	4620      	mov	r0, r4
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
 8004a92:	1cc4      	adds	r4, r0, #3
 8004a94:	f024 0403 	bic.w	r4, r4, #3
 8004a98:	42a0      	cmp	r0, r4
 8004a9a:	d0f8      	beq.n	8004a8e <sbrk_aligned+0x22>
 8004a9c:	1a21      	subs	r1, r4, r0
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f000 fb2a 	bl	80050f8 <_sbrk_r>
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	d1f2      	bne.n	8004a8e <sbrk_aligned+0x22>
 8004aa8:	e7ef      	b.n	8004a8a <sbrk_aligned+0x1e>
 8004aaa:	bf00      	nop
 8004aac:	200010e8 	.word	0x200010e8

08004ab0 <_malloc_r>:
 8004ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ab4:	1ccd      	adds	r5, r1, #3
 8004ab6:	f025 0503 	bic.w	r5, r5, #3
 8004aba:	3508      	adds	r5, #8
 8004abc:	2d0c      	cmp	r5, #12
 8004abe:	bf38      	it	cc
 8004ac0:	250c      	movcc	r5, #12
 8004ac2:	2d00      	cmp	r5, #0
 8004ac4:	4606      	mov	r6, r0
 8004ac6:	db01      	blt.n	8004acc <_malloc_r+0x1c>
 8004ac8:	42a9      	cmp	r1, r5
 8004aca:	d904      	bls.n	8004ad6 <_malloc_r+0x26>
 8004acc:	230c      	movs	r3, #12
 8004ace:	6033      	str	r3, [r6, #0]
 8004ad0:	2000      	movs	r0, #0
 8004ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ad6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004bac <_malloc_r+0xfc>
 8004ada:	f000 f869 	bl	8004bb0 <__malloc_lock>
 8004ade:	f8d8 3000 	ldr.w	r3, [r8]
 8004ae2:	461c      	mov	r4, r3
 8004ae4:	bb44      	cbnz	r4, 8004b38 <_malloc_r+0x88>
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	4630      	mov	r0, r6
 8004aea:	f7ff ffbf 	bl	8004a6c <sbrk_aligned>
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	4604      	mov	r4, r0
 8004af2:	d158      	bne.n	8004ba6 <_malloc_r+0xf6>
 8004af4:	f8d8 4000 	ldr.w	r4, [r8]
 8004af8:	4627      	mov	r7, r4
 8004afa:	2f00      	cmp	r7, #0
 8004afc:	d143      	bne.n	8004b86 <_malloc_r+0xd6>
 8004afe:	2c00      	cmp	r4, #0
 8004b00:	d04b      	beq.n	8004b9a <_malloc_r+0xea>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	4639      	mov	r1, r7
 8004b06:	4630      	mov	r0, r6
 8004b08:	eb04 0903 	add.w	r9, r4, r3
 8004b0c:	f000 faf4 	bl	80050f8 <_sbrk_r>
 8004b10:	4581      	cmp	r9, r0
 8004b12:	d142      	bne.n	8004b9a <_malloc_r+0xea>
 8004b14:	6821      	ldr	r1, [r4, #0]
 8004b16:	1a6d      	subs	r5, r5, r1
 8004b18:	4629      	mov	r1, r5
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7ff ffa6 	bl	8004a6c <sbrk_aligned>
 8004b20:	3001      	adds	r0, #1
 8004b22:	d03a      	beq.n	8004b9a <_malloc_r+0xea>
 8004b24:	6823      	ldr	r3, [r4, #0]
 8004b26:	442b      	add	r3, r5
 8004b28:	6023      	str	r3, [r4, #0]
 8004b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	bb62      	cbnz	r2, 8004b8c <_malloc_r+0xdc>
 8004b32:	f8c8 7000 	str.w	r7, [r8]
 8004b36:	e00f      	b.n	8004b58 <_malloc_r+0xa8>
 8004b38:	6822      	ldr	r2, [r4, #0]
 8004b3a:	1b52      	subs	r2, r2, r5
 8004b3c:	d420      	bmi.n	8004b80 <_malloc_r+0xd0>
 8004b3e:	2a0b      	cmp	r2, #11
 8004b40:	d917      	bls.n	8004b72 <_malloc_r+0xc2>
 8004b42:	1961      	adds	r1, r4, r5
 8004b44:	42a3      	cmp	r3, r4
 8004b46:	6025      	str	r5, [r4, #0]
 8004b48:	bf18      	it	ne
 8004b4a:	6059      	strne	r1, [r3, #4]
 8004b4c:	6863      	ldr	r3, [r4, #4]
 8004b4e:	bf08      	it	eq
 8004b50:	f8c8 1000 	streq.w	r1, [r8]
 8004b54:	5162      	str	r2, [r4, r5]
 8004b56:	604b      	str	r3, [r1, #4]
 8004b58:	4630      	mov	r0, r6
 8004b5a:	f000 f82f 	bl	8004bbc <__malloc_unlock>
 8004b5e:	f104 000b 	add.w	r0, r4, #11
 8004b62:	1d23      	adds	r3, r4, #4
 8004b64:	f020 0007 	bic.w	r0, r0, #7
 8004b68:	1ac2      	subs	r2, r0, r3
 8004b6a:	bf1c      	itt	ne
 8004b6c:	1a1b      	subne	r3, r3, r0
 8004b6e:	50a3      	strne	r3, [r4, r2]
 8004b70:	e7af      	b.n	8004ad2 <_malloc_r+0x22>
 8004b72:	6862      	ldr	r2, [r4, #4]
 8004b74:	42a3      	cmp	r3, r4
 8004b76:	bf0c      	ite	eq
 8004b78:	f8c8 2000 	streq.w	r2, [r8]
 8004b7c:	605a      	strne	r2, [r3, #4]
 8004b7e:	e7eb      	b.n	8004b58 <_malloc_r+0xa8>
 8004b80:	4623      	mov	r3, r4
 8004b82:	6864      	ldr	r4, [r4, #4]
 8004b84:	e7ae      	b.n	8004ae4 <_malloc_r+0x34>
 8004b86:	463c      	mov	r4, r7
 8004b88:	687f      	ldr	r7, [r7, #4]
 8004b8a:	e7b6      	b.n	8004afa <_malloc_r+0x4a>
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	42a3      	cmp	r3, r4
 8004b92:	d1fb      	bne.n	8004b8c <_malloc_r+0xdc>
 8004b94:	2300      	movs	r3, #0
 8004b96:	6053      	str	r3, [r2, #4]
 8004b98:	e7de      	b.n	8004b58 <_malloc_r+0xa8>
 8004b9a:	230c      	movs	r3, #12
 8004b9c:	6033      	str	r3, [r6, #0]
 8004b9e:	4630      	mov	r0, r6
 8004ba0:	f000 f80c 	bl	8004bbc <__malloc_unlock>
 8004ba4:	e794      	b.n	8004ad0 <_malloc_r+0x20>
 8004ba6:	6005      	str	r5, [r0, #0]
 8004ba8:	e7d6      	b.n	8004b58 <_malloc_r+0xa8>
 8004baa:	bf00      	nop
 8004bac:	200010ec 	.word	0x200010ec

08004bb0 <__malloc_lock>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	@ (8004bb8 <__malloc_lock+0x8>)
 8004bb2:	f000 baee 	b.w	8005192 <__retarget_lock_acquire_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	20001230 	.word	0x20001230

08004bbc <__malloc_unlock>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	@ (8004bc4 <__malloc_unlock+0x8>)
 8004bbe:	f000 bae9 	b.w	8005194 <__retarget_lock_release_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	20001230 	.word	0x20001230

08004bc8 <_realloc_r>:
 8004bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bcc:	4607      	mov	r7, r0
 8004bce:	4614      	mov	r4, r2
 8004bd0:	460d      	mov	r5, r1
 8004bd2:	b921      	cbnz	r1, 8004bde <_realloc_r+0x16>
 8004bd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bd8:	4611      	mov	r1, r2
 8004bda:	f7ff bf69 	b.w	8004ab0 <_malloc_r>
 8004bde:	b92a      	cbnz	r2, 8004bec <_realloc_r+0x24>
 8004be0:	f000 fae8 	bl	80051b4 <_free_r>
 8004be4:	4625      	mov	r5, r4
 8004be6:	4628      	mov	r0, r5
 8004be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bec:	f000 fb2c 	bl	8005248 <_malloc_usable_size_r>
 8004bf0:	4284      	cmp	r4, r0
 8004bf2:	4606      	mov	r6, r0
 8004bf4:	d802      	bhi.n	8004bfc <_realloc_r+0x34>
 8004bf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004bfa:	d8f4      	bhi.n	8004be6 <_realloc_r+0x1e>
 8004bfc:	4621      	mov	r1, r4
 8004bfe:	4638      	mov	r0, r7
 8004c00:	f7ff ff56 	bl	8004ab0 <_malloc_r>
 8004c04:	4680      	mov	r8, r0
 8004c06:	b908      	cbnz	r0, 8004c0c <_realloc_r+0x44>
 8004c08:	4645      	mov	r5, r8
 8004c0a:	e7ec      	b.n	8004be6 <_realloc_r+0x1e>
 8004c0c:	42b4      	cmp	r4, r6
 8004c0e:	4622      	mov	r2, r4
 8004c10:	4629      	mov	r1, r5
 8004c12:	bf28      	it	cs
 8004c14:	4632      	movcs	r2, r6
 8004c16:	f000 fabe 	bl	8005196 <memcpy>
 8004c1a:	4629      	mov	r1, r5
 8004c1c:	4638      	mov	r0, r7
 8004c1e:	f000 fac9 	bl	80051b4 <_free_r>
 8004c22:	e7f1      	b.n	8004c08 <_realloc_r+0x40>

08004c24 <std>:
 8004c24:	2300      	movs	r3, #0
 8004c26:	b510      	push	{r4, lr}
 8004c28:	4604      	mov	r4, r0
 8004c2a:	e9c0 3300 	strd	r3, r3, [r0]
 8004c2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c32:	6083      	str	r3, [r0, #8]
 8004c34:	8181      	strh	r1, [r0, #12]
 8004c36:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c38:	81c2      	strh	r2, [r0, #14]
 8004c3a:	6183      	str	r3, [r0, #24]
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	2208      	movs	r2, #8
 8004c40:	305c      	adds	r0, #92	@ 0x5c
 8004c42:	f000 fa1d 	bl	8005080 <memset>
 8004c46:	4b0d      	ldr	r3, [pc, #52]	@ (8004c7c <std+0x58>)
 8004c48:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c80 <std+0x5c>)
 8004c4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004c84 <std+0x60>)
 8004c50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c52:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <std+0x64>)
 8004c54:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c56:	4b0d      	ldr	r3, [pc, #52]	@ (8004c8c <std+0x68>)
 8004c58:	6224      	str	r4, [r4, #32]
 8004c5a:	429c      	cmp	r4, r3
 8004c5c:	d006      	beq.n	8004c6c <std+0x48>
 8004c5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c62:	4294      	cmp	r4, r2
 8004c64:	d002      	beq.n	8004c6c <std+0x48>
 8004c66:	33d0      	adds	r3, #208	@ 0xd0
 8004c68:	429c      	cmp	r4, r3
 8004c6a:	d105      	bne.n	8004c78 <std+0x54>
 8004c6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c74:	f000 ba8c 	b.w	8005190 <__retarget_lock_init_recursive>
 8004c78:	bd10      	pop	{r4, pc}
 8004c7a:	bf00      	nop
 8004c7c:	08004ed1 	.word	0x08004ed1
 8004c80:	08004ef3 	.word	0x08004ef3
 8004c84:	08004f2b 	.word	0x08004f2b
 8004c88:	08004f4f 	.word	0x08004f4f
 8004c8c:	200010f0 	.word	0x200010f0

08004c90 <stdio_exit_handler>:
 8004c90:	4a02      	ldr	r2, [pc, #8]	@ (8004c9c <stdio_exit_handler+0xc>)
 8004c92:	4903      	ldr	r1, [pc, #12]	@ (8004ca0 <stdio_exit_handler+0x10>)
 8004c94:	4803      	ldr	r0, [pc, #12]	@ (8004ca4 <stdio_exit_handler+0x14>)
 8004c96:	f000 b869 	b.w	8004d6c <_fwalk_sglue>
 8004c9a:	bf00      	nop
 8004c9c:	20000748 	.word	0x20000748
 8004ca0:	08005929 	.word	0x08005929
 8004ca4:	20000758 	.word	0x20000758

08004ca8 <cleanup_stdio>:
 8004ca8:	6841      	ldr	r1, [r0, #4]
 8004caa:	4b0c      	ldr	r3, [pc, #48]	@ (8004cdc <cleanup_stdio+0x34>)
 8004cac:	4299      	cmp	r1, r3
 8004cae:	b510      	push	{r4, lr}
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	d001      	beq.n	8004cb8 <cleanup_stdio+0x10>
 8004cb4:	f000 fe38 	bl	8005928 <_fflush_r>
 8004cb8:	68a1      	ldr	r1, [r4, #8]
 8004cba:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <cleanup_stdio+0x38>)
 8004cbc:	4299      	cmp	r1, r3
 8004cbe:	d002      	beq.n	8004cc6 <cleanup_stdio+0x1e>
 8004cc0:	4620      	mov	r0, r4
 8004cc2:	f000 fe31 	bl	8005928 <_fflush_r>
 8004cc6:	68e1      	ldr	r1, [r4, #12]
 8004cc8:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <cleanup_stdio+0x3c>)
 8004cca:	4299      	cmp	r1, r3
 8004ccc:	d004      	beq.n	8004cd8 <cleanup_stdio+0x30>
 8004cce:	4620      	mov	r0, r4
 8004cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cd4:	f000 be28 	b.w	8005928 <_fflush_r>
 8004cd8:	bd10      	pop	{r4, pc}
 8004cda:	bf00      	nop
 8004cdc:	200010f0 	.word	0x200010f0
 8004ce0:	20001158 	.word	0x20001158
 8004ce4:	200011c0 	.word	0x200011c0

08004ce8 <global_stdio_init.part.0>:
 8004ce8:	b510      	push	{r4, lr}
 8004cea:	4b0b      	ldr	r3, [pc, #44]	@ (8004d18 <global_stdio_init.part.0+0x30>)
 8004cec:	4c0b      	ldr	r4, [pc, #44]	@ (8004d1c <global_stdio_init.part.0+0x34>)
 8004cee:	4a0c      	ldr	r2, [pc, #48]	@ (8004d20 <global_stdio_init.part.0+0x38>)
 8004cf0:	601a      	str	r2, [r3, #0]
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2104      	movs	r1, #4
 8004cf8:	f7ff ff94 	bl	8004c24 <std>
 8004cfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004d00:	2201      	movs	r2, #1
 8004d02:	2109      	movs	r1, #9
 8004d04:	f7ff ff8e 	bl	8004c24 <std>
 8004d08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d12:	2112      	movs	r1, #18
 8004d14:	f7ff bf86 	b.w	8004c24 <std>
 8004d18:	20001228 	.word	0x20001228
 8004d1c:	200010f0 	.word	0x200010f0
 8004d20:	08004c91 	.word	0x08004c91

08004d24 <__sfp_lock_acquire>:
 8004d24:	4801      	ldr	r0, [pc, #4]	@ (8004d2c <__sfp_lock_acquire+0x8>)
 8004d26:	f000 ba34 	b.w	8005192 <__retarget_lock_acquire_recursive>
 8004d2a:	bf00      	nop
 8004d2c:	20001231 	.word	0x20001231

08004d30 <__sfp_lock_release>:
 8004d30:	4801      	ldr	r0, [pc, #4]	@ (8004d38 <__sfp_lock_release+0x8>)
 8004d32:	f000 ba2f 	b.w	8005194 <__retarget_lock_release_recursive>
 8004d36:	bf00      	nop
 8004d38:	20001231 	.word	0x20001231

08004d3c <__sinit>:
 8004d3c:	b510      	push	{r4, lr}
 8004d3e:	4604      	mov	r4, r0
 8004d40:	f7ff fff0 	bl	8004d24 <__sfp_lock_acquire>
 8004d44:	6a23      	ldr	r3, [r4, #32]
 8004d46:	b11b      	cbz	r3, 8004d50 <__sinit+0x14>
 8004d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d4c:	f7ff bff0 	b.w	8004d30 <__sfp_lock_release>
 8004d50:	4b04      	ldr	r3, [pc, #16]	@ (8004d64 <__sinit+0x28>)
 8004d52:	6223      	str	r3, [r4, #32]
 8004d54:	4b04      	ldr	r3, [pc, #16]	@ (8004d68 <__sinit+0x2c>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1f5      	bne.n	8004d48 <__sinit+0xc>
 8004d5c:	f7ff ffc4 	bl	8004ce8 <global_stdio_init.part.0>
 8004d60:	e7f2      	b.n	8004d48 <__sinit+0xc>
 8004d62:	bf00      	nop
 8004d64:	08004ca9 	.word	0x08004ca9
 8004d68:	20001228 	.word	0x20001228

08004d6c <_fwalk_sglue>:
 8004d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d70:	4607      	mov	r7, r0
 8004d72:	4688      	mov	r8, r1
 8004d74:	4614      	mov	r4, r2
 8004d76:	2600      	movs	r6, #0
 8004d78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d7c:	f1b9 0901 	subs.w	r9, r9, #1
 8004d80:	d505      	bpl.n	8004d8e <_fwalk_sglue+0x22>
 8004d82:	6824      	ldr	r4, [r4, #0]
 8004d84:	2c00      	cmp	r4, #0
 8004d86:	d1f7      	bne.n	8004d78 <_fwalk_sglue+0xc>
 8004d88:	4630      	mov	r0, r6
 8004d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d8e:	89ab      	ldrh	r3, [r5, #12]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d907      	bls.n	8004da4 <_fwalk_sglue+0x38>
 8004d94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	d003      	beq.n	8004da4 <_fwalk_sglue+0x38>
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	4638      	mov	r0, r7
 8004da0:	47c0      	blx	r8
 8004da2:	4306      	orrs	r6, r0
 8004da4:	3568      	adds	r5, #104	@ 0x68
 8004da6:	e7e9      	b.n	8004d7c <_fwalk_sglue+0x10>

08004da8 <_puts_r>:
 8004da8:	6a03      	ldr	r3, [r0, #32]
 8004daa:	b570      	push	{r4, r5, r6, lr}
 8004dac:	6884      	ldr	r4, [r0, #8]
 8004dae:	4605      	mov	r5, r0
 8004db0:	460e      	mov	r6, r1
 8004db2:	b90b      	cbnz	r3, 8004db8 <_puts_r+0x10>
 8004db4:	f7ff ffc2 	bl	8004d3c <__sinit>
 8004db8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dba:	07db      	lsls	r3, r3, #31
 8004dbc:	d405      	bmi.n	8004dca <_puts_r+0x22>
 8004dbe:	89a3      	ldrh	r3, [r4, #12]
 8004dc0:	0598      	lsls	r0, r3, #22
 8004dc2:	d402      	bmi.n	8004dca <_puts_r+0x22>
 8004dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dc6:	f000 f9e4 	bl	8005192 <__retarget_lock_acquire_recursive>
 8004dca:	89a3      	ldrh	r3, [r4, #12]
 8004dcc:	0719      	lsls	r1, r3, #28
 8004dce:	d502      	bpl.n	8004dd6 <_puts_r+0x2e>
 8004dd0:	6923      	ldr	r3, [r4, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d135      	bne.n	8004e42 <_puts_r+0x9a>
 8004dd6:	4621      	mov	r1, r4
 8004dd8:	4628      	mov	r0, r5
 8004dda:	f000 f8fb 	bl	8004fd4 <__swsetup_r>
 8004dde:	b380      	cbz	r0, 8004e42 <_puts_r+0x9a>
 8004de0:	f04f 35ff 	mov.w	r5, #4294967295
 8004de4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004de6:	07da      	lsls	r2, r3, #31
 8004de8:	d405      	bmi.n	8004df6 <_puts_r+0x4e>
 8004dea:	89a3      	ldrh	r3, [r4, #12]
 8004dec:	059b      	lsls	r3, r3, #22
 8004dee:	d402      	bmi.n	8004df6 <_puts_r+0x4e>
 8004df0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004df2:	f000 f9cf 	bl	8005194 <__retarget_lock_release_recursive>
 8004df6:	4628      	mov	r0, r5
 8004df8:	bd70      	pop	{r4, r5, r6, pc}
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	da04      	bge.n	8004e08 <_puts_r+0x60>
 8004dfe:	69a2      	ldr	r2, [r4, #24]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	dc17      	bgt.n	8004e34 <_puts_r+0x8c>
 8004e04:	290a      	cmp	r1, #10
 8004e06:	d015      	beq.n	8004e34 <_puts_r+0x8c>
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	6022      	str	r2, [r4, #0]
 8004e0e:	7019      	strb	r1, [r3, #0]
 8004e10:	68a3      	ldr	r3, [r4, #8]
 8004e12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e16:	3b01      	subs	r3, #1
 8004e18:	60a3      	str	r3, [r4, #8]
 8004e1a:	2900      	cmp	r1, #0
 8004e1c:	d1ed      	bne.n	8004dfa <_puts_r+0x52>
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	da11      	bge.n	8004e46 <_puts_r+0x9e>
 8004e22:	4622      	mov	r2, r4
 8004e24:	210a      	movs	r1, #10
 8004e26:	4628      	mov	r0, r5
 8004e28:	f000 f895 	bl	8004f56 <__swbuf_r>
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d0d7      	beq.n	8004de0 <_puts_r+0x38>
 8004e30:	250a      	movs	r5, #10
 8004e32:	e7d7      	b.n	8004de4 <_puts_r+0x3c>
 8004e34:	4622      	mov	r2, r4
 8004e36:	4628      	mov	r0, r5
 8004e38:	f000 f88d 	bl	8004f56 <__swbuf_r>
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d1e7      	bne.n	8004e10 <_puts_r+0x68>
 8004e40:	e7ce      	b.n	8004de0 <_puts_r+0x38>
 8004e42:	3e01      	subs	r6, #1
 8004e44:	e7e4      	b.n	8004e10 <_puts_r+0x68>
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	6022      	str	r2, [r4, #0]
 8004e4c:	220a      	movs	r2, #10
 8004e4e:	701a      	strb	r2, [r3, #0]
 8004e50:	e7ee      	b.n	8004e30 <_puts_r+0x88>
	...

08004e54 <puts>:
 8004e54:	4b02      	ldr	r3, [pc, #8]	@ (8004e60 <puts+0xc>)
 8004e56:	4601      	mov	r1, r0
 8004e58:	6818      	ldr	r0, [r3, #0]
 8004e5a:	f7ff bfa5 	b.w	8004da8 <_puts_r>
 8004e5e:	bf00      	nop
 8004e60:	20000754 	.word	0x20000754

08004e64 <sniprintf>:
 8004e64:	b40c      	push	{r2, r3}
 8004e66:	b530      	push	{r4, r5, lr}
 8004e68:	4b18      	ldr	r3, [pc, #96]	@ (8004ecc <sniprintf+0x68>)
 8004e6a:	1e0c      	subs	r4, r1, #0
 8004e6c:	681d      	ldr	r5, [r3, #0]
 8004e6e:	b09d      	sub	sp, #116	@ 0x74
 8004e70:	da08      	bge.n	8004e84 <sniprintf+0x20>
 8004e72:	238b      	movs	r3, #139	@ 0x8b
 8004e74:	602b      	str	r3, [r5, #0]
 8004e76:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7a:	b01d      	add	sp, #116	@ 0x74
 8004e7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e80:	b002      	add	sp, #8
 8004e82:	4770      	bx	lr
 8004e84:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004e88:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004e8c:	f04f 0300 	mov.w	r3, #0
 8004e90:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004e92:	bf14      	ite	ne
 8004e94:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004e98:	4623      	moveq	r3, r4
 8004e9a:	9304      	str	r3, [sp, #16]
 8004e9c:	9307      	str	r3, [sp, #28]
 8004e9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ea2:	9002      	str	r0, [sp, #8]
 8004ea4:	9006      	str	r0, [sp, #24]
 8004ea6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004eaa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004eac:	ab21      	add	r3, sp, #132	@ 0x84
 8004eae:	a902      	add	r1, sp, #8
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	9301      	str	r3, [sp, #4]
 8004eb4:	f000 fa2c 	bl	8005310 <_svfiprintf_r>
 8004eb8:	1c43      	adds	r3, r0, #1
 8004eba:	bfbc      	itt	lt
 8004ebc:	238b      	movlt	r3, #139	@ 0x8b
 8004ebe:	602b      	strlt	r3, [r5, #0]
 8004ec0:	2c00      	cmp	r4, #0
 8004ec2:	d0da      	beq.n	8004e7a <sniprintf+0x16>
 8004ec4:	9b02      	ldr	r3, [sp, #8]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	701a      	strb	r2, [r3, #0]
 8004eca:	e7d6      	b.n	8004e7a <sniprintf+0x16>
 8004ecc:	20000754 	.word	0x20000754

08004ed0 <__sread>:
 8004ed0:	b510      	push	{r4, lr}
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed8:	f000 f8fc 	bl	80050d4 <_read_r>
 8004edc:	2800      	cmp	r0, #0
 8004ede:	bfab      	itete	ge
 8004ee0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ee2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ee4:	181b      	addge	r3, r3, r0
 8004ee6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004eea:	bfac      	ite	ge
 8004eec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004eee:	81a3      	strhlt	r3, [r4, #12]
 8004ef0:	bd10      	pop	{r4, pc}

08004ef2 <__swrite>:
 8004ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef6:	461f      	mov	r7, r3
 8004ef8:	898b      	ldrh	r3, [r1, #12]
 8004efa:	05db      	lsls	r3, r3, #23
 8004efc:	4605      	mov	r5, r0
 8004efe:	460c      	mov	r4, r1
 8004f00:	4616      	mov	r6, r2
 8004f02:	d505      	bpl.n	8004f10 <__swrite+0x1e>
 8004f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f08:	2302      	movs	r3, #2
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f000 f8d0 	bl	80050b0 <_lseek_r>
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f1a:	81a3      	strh	r3, [r4, #12]
 8004f1c:	4632      	mov	r2, r6
 8004f1e:	463b      	mov	r3, r7
 8004f20:	4628      	mov	r0, r5
 8004f22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f26:	f000 b8f7 	b.w	8005118 <_write_r>

08004f2a <__sseek>:
 8004f2a:	b510      	push	{r4, lr}
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f32:	f000 f8bd 	bl	80050b0 <_lseek_r>
 8004f36:	1c43      	adds	r3, r0, #1
 8004f38:	89a3      	ldrh	r3, [r4, #12]
 8004f3a:	bf15      	itete	ne
 8004f3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004f3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004f42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004f46:	81a3      	strheq	r3, [r4, #12]
 8004f48:	bf18      	it	ne
 8004f4a:	81a3      	strhne	r3, [r4, #12]
 8004f4c:	bd10      	pop	{r4, pc}

08004f4e <__sclose>:
 8004f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f52:	f000 b89d 	b.w	8005090 <_close_r>

08004f56 <__swbuf_r>:
 8004f56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f58:	460e      	mov	r6, r1
 8004f5a:	4614      	mov	r4, r2
 8004f5c:	4605      	mov	r5, r0
 8004f5e:	b118      	cbz	r0, 8004f68 <__swbuf_r+0x12>
 8004f60:	6a03      	ldr	r3, [r0, #32]
 8004f62:	b90b      	cbnz	r3, 8004f68 <__swbuf_r+0x12>
 8004f64:	f7ff feea 	bl	8004d3c <__sinit>
 8004f68:	69a3      	ldr	r3, [r4, #24]
 8004f6a:	60a3      	str	r3, [r4, #8]
 8004f6c:	89a3      	ldrh	r3, [r4, #12]
 8004f6e:	071a      	lsls	r2, r3, #28
 8004f70:	d501      	bpl.n	8004f76 <__swbuf_r+0x20>
 8004f72:	6923      	ldr	r3, [r4, #16]
 8004f74:	b943      	cbnz	r3, 8004f88 <__swbuf_r+0x32>
 8004f76:	4621      	mov	r1, r4
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f000 f82b 	bl	8004fd4 <__swsetup_r>
 8004f7e:	b118      	cbz	r0, 8004f88 <__swbuf_r+0x32>
 8004f80:	f04f 37ff 	mov.w	r7, #4294967295
 8004f84:	4638      	mov	r0, r7
 8004f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	6922      	ldr	r2, [r4, #16]
 8004f8c:	1a98      	subs	r0, r3, r2
 8004f8e:	6963      	ldr	r3, [r4, #20]
 8004f90:	b2f6      	uxtb	r6, r6
 8004f92:	4283      	cmp	r3, r0
 8004f94:	4637      	mov	r7, r6
 8004f96:	dc05      	bgt.n	8004fa4 <__swbuf_r+0x4e>
 8004f98:	4621      	mov	r1, r4
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	f000 fcc4 	bl	8005928 <_fflush_r>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	d1ed      	bne.n	8004f80 <__swbuf_r+0x2a>
 8004fa4:	68a3      	ldr	r3, [r4, #8]
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	60a3      	str	r3, [r4, #8]
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	1c5a      	adds	r2, r3, #1
 8004fae:	6022      	str	r2, [r4, #0]
 8004fb0:	701e      	strb	r6, [r3, #0]
 8004fb2:	6962      	ldr	r2, [r4, #20]
 8004fb4:	1c43      	adds	r3, r0, #1
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d004      	beq.n	8004fc4 <__swbuf_r+0x6e>
 8004fba:	89a3      	ldrh	r3, [r4, #12]
 8004fbc:	07db      	lsls	r3, r3, #31
 8004fbe:	d5e1      	bpl.n	8004f84 <__swbuf_r+0x2e>
 8004fc0:	2e0a      	cmp	r6, #10
 8004fc2:	d1df      	bne.n	8004f84 <__swbuf_r+0x2e>
 8004fc4:	4621      	mov	r1, r4
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	f000 fcae 	bl	8005928 <_fflush_r>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d0d9      	beq.n	8004f84 <__swbuf_r+0x2e>
 8004fd0:	e7d6      	b.n	8004f80 <__swbuf_r+0x2a>
	...

08004fd4 <__swsetup_r>:
 8004fd4:	b538      	push	{r3, r4, r5, lr}
 8004fd6:	4b29      	ldr	r3, [pc, #164]	@ (800507c <__swsetup_r+0xa8>)
 8004fd8:	4605      	mov	r5, r0
 8004fda:	6818      	ldr	r0, [r3, #0]
 8004fdc:	460c      	mov	r4, r1
 8004fde:	b118      	cbz	r0, 8004fe8 <__swsetup_r+0x14>
 8004fe0:	6a03      	ldr	r3, [r0, #32]
 8004fe2:	b90b      	cbnz	r3, 8004fe8 <__swsetup_r+0x14>
 8004fe4:	f7ff feaa 	bl	8004d3c <__sinit>
 8004fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fec:	0719      	lsls	r1, r3, #28
 8004fee:	d422      	bmi.n	8005036 <__swsetup_r+0x62>
 8004ff0:	06da      	lsls	r2, r3, #27
 8004ff2:	d407      	bmi.n	8005004 <__swsetup_r+0x30>
 8004ff4:	2209      	movs	r2, #9
 8004ff6:	602a      	str	r2, [r5, #0]
 8004ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ffc:	81a3      	strh	r3, [r4, #12]
 8004ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8005002:	e033      	b.n	800506c <__swsetup_r+0x98>
 8005004:	0758      	lsls	r0, r3, #29
 8005006:	d512      	bpl.n	800502e <__swsetup_r+0x5a>
 8005008:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800500a:	b141      	cbz	r1, 800501e <__swsetup_r+0x4a>
 800500c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005010:	4299      	cmp	r1, r3
 8005012:	d002      	beq.n	800501a <__swsetup_r+0x46>
 8005014:	4628      	mov	r0, r5
 8005016:	f000 f8cd 	bl	80051b4 <_free_r>
 800501a:	2300      	movs	r3, #0
 800501c:	6363      	str	r3, [r4, #52]	@ 0x34
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005024:	81a3      	strh	r3, [r4, #12]
 8005026:	2300      	movs	r3, #0
 8005028:	6063      	str	r3, [r4, #4]
 800502a:	6923      	ldr	r3, [r4, #16]
 800502c:	6023      	str	r3, [r4, #0]
 800502e:	89a3      	ldrh	r3, [r4, #12]
 8005030:	f043 0308 	orr.w	r3, r3, #8
 8005034:	81a3      	strh	r3, [r4, #12]
 8005036:	6923      	ldr	r3, [r4, #16]
 8005038:	b94b      	cbnz	r3, 800504e <__swsetup_r+0x7a>
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005040:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005044:	d003      	beq.n	800504e <__swsetup_r+0x7a>
 8005046:	4621      	mov	r1, r4
 8005048:	4628      	mov	r0, r5
 800504a:	f000 fcbb 	bl	80059c4 <__smakebuf_r>
 800504e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005052:	f013 0201 	ands.w	r2, r3, #1
 8005056:	d00a      	beq.n	800506e <__swsetup_r+0x9a>
 8005058:	2200      	movs	r2, #0
 800505a:	60a2      	str	r2, [r4, #8]
 800505c:	6962      	ldr	r2, [r4, #20]
 800505e:	4252      	negs	r2, r2
 8005060:	61a2      	str	r2, [r4, #24]
 8005062:	6922      	ldr	r2, [r4, #16]
 8005064:	b942      	cbnz	r2, 8005078 <__swsetup_r+0xa4>
 8005066:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800506a:	d1c5      	bne.n	8004ff8 <__swsetup_r+0x24>
 800506c:	bd38      	pop	{r3, r4, r5, pc}
 800506e:	0799      	lsls	r1, r3, #30
 8005070:	bf58      	it	pl
 8005072:	6962      	ldrpl	r2, [r4, #20]
 8005074:	60a2      	str	r2, [r4, #8]
 8005076:	e7f4      	b.n	8005062 <__swsetup_r+0x8e>
 8005078:	2000      	movs	r0, #0
 800507a:	e7f7      	b.n	800506c <__swsetup_r+0x98>
 800507c:	20000754 	.word	0x20000754

08005080 <memset>:
 8005080:	4402      	add	r2, r0
 8005082:	4603      	mov	r3, r0
 8005084:	4293      	cmp	r3, r2
 8005086:	d100      	bne.n	800508a <memset+0xa>
 8005088:	4770      	bx	lr
 800508a:	f803 1b01 	strb.w	r1, [r3], #1
 800508e:	e7f9      	b.n	8005084 <memset+0x4>

08005090 <_close_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	4d06      	ldr	r5, [pc, #24]	@ (80050ac <_close_r+0x1c>)
 8005094:	2300      	movs	r3, #0
 8005096:	4604      	mov	r4, r0
 8005098:	4608      	mov	r0, r1
 800509a:	602b      	str	r3, [r5, #0]
 800509c:	f7fb ff01 	bl	8000ea2 <_close>
 80050a0:	1c43      	adds	r3, r0, #1
 80050a2:	d102      	bne.n	80050aa <_close_r+0x1a>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	b103      	cbz	r3, 80050aa <_close_r+0x1a>
 80050a8:	6023      	str	r3, [r4, #0]
 80050aa:	bd38      	pop	{r3, r4, r5, pc}
 80050ac:	2000122c 	.word	0x2000122c

080050b0 <_lseek_r>:
 80050b0:	b538      	push	{r3, r4, r5, lr}
 80050b2:	4d07      	ldr	r5, [pc, #28]	@ (80050d0 <_lseek_r+0x20>)
 80050b4:	4604      	mov	r4, r0
 80050b6:	4608      	mov	r0, r1
 80050b8:	4611      	mov	r1, r2
 80050ba:	2200      	movs	r2, #0
 80050bc:	602a      	str	r2, [r5, #0]
 80050be:	461a      	mov	r2, r3
 80050c0:	f7fb fefe 	bl	8000ec0 <_lseek>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_lseek_r+0x1e>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_lseek_r+0x1e>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	2000122c 	.word	0x2000122c

080050d4 <_read_r>:
 80050d4:	b538      	push	{r3, r4, r5, lr}
 80050d6:	4d07      	ldr	r5, [pc, #28]	@ (80050f4 <_read_r+0x20>)
 80050d8:	4604      	mov	r4, r0
 80050da:	4608      	mov	r0, r1
 80050dc:	4611      	mov	r1, r2
 80050de:	2200      	movs	r2, #0
 80050e0:	602a      	str	r2, [r5, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	f7fb fecc 	bl	8000e80 <_read>
 80050e8:	1c43      	adds	r3, r0, #1
 80050ea:	d102      	bne.n	80050f2 <_read_r+0x1e>
 80050ec:	682b      	ldr	r3, [r5, #0]
 80050ee:	b103      	cbz	r3, 80050f2 <_read_r+0x1e>
 80050f0:	6023      	str	r3, [r4, #0]
 80050f2:	bd38      	pop	{r3, r4, r5, pc}
 80050f4:	2000122c 	.word	0x2000122c

080050f8 <_sbrk_r>:
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	4d06      	ldr	r5, [pc, #24]	@ (8005114 <_sbrk_r+0x1c>)
 80050fc:	2300      	movs	r3, #0
 80050fe:	4604      	mov	r4, r0
 8005100:	4608      	mov	r0, r1
 8005102:	602b      	str	r3, [r5, #0]
 8005104:	f7fb ffb0 	bl	8001068 <_sbrk>
 8005108:	1c43      	adds	r3, r0, #1
 800510a:	d102      	bne.n	8005112 <_sbrk_r+0x1a>
 800510c:	682b      	ldr	r3, [r5, #0]
 800510e:	b103      	cbz	r3, 8005112 <_sbrk_r+0x1a>
 8005110:	6023      	str	r3, [r4, #0]
 8005112:	bd38      	pop	{r3, r4, r5, pc}
 8005114:	2000122c 	.word	0x2000122c

08005118 <_write_r>:
 8005118:	b538      	push	{r3, r4, r5, lr}
 800511a:	4d07      	ldr	r5, [pc, #28]	@ (8005138 <_write_r+0x20>)
 800511c:	4604      	mov	r4, r0
 800511e:	4608      	mov	r0, r1
 8005120:	4611      	mov	r1, r2
 8005122:	2200      	movs	r2, #0
 8005124:	602a      	str	r2, [r5, #0]
 8005126:	461a      	mov	r2, r3
 8005128:	f7fb fe86 	bl	8000e38 <_write>
 800512c:	1c43      	adds	r3, r0, #1
 800512e:	d102      	bne.n	8005136 <_write_r+0x1e>
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	b103      	cbz	r3, 8005136 <_write_r+0x1e>
 8005134:	6023      	str	r3, [r4, #0]
 8005136:	bd38      	pop	{r3, r4, r5, pc}
 8005138:	2000122c 	.word	0x2000122c

0800513c <__errno>:
 800513c:	4b01      	ldr	r3, [pc, #4]	@ (8005144 <__errno+0x8>)
 800513e:	6818      	ldr	r0, [r3, #0]
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	20000754 	.word	0x20000754

08005148 <__libc_init_array>:
 8005148:	b570      	push	{r4, r5, r6, lr}
 800514a:	4d0d      	ldr	r5, [pc, #52]	@ (8005180 <__libc_init_array+0x38>)
 800514c:	4c0d      	ldr	r4, [pc, #52]	@ (8005184 <__libc_init_array+0x3c>)
 800514e:	1b64      	subs	r4, r4, r5
 8005150:	10a4      	asrs	r4, r4, #2
 8005152:	2600      	movs	r6, #0
 8005154:	42a6      	cmp	r6, r4
 8005156:	d109      	bne.n	800516c <__libc_init_array+0x24>
 8005158:	4d0b      	ldr	r5, [pc, #44]	@ (8005188 <__libc_init_array+0x40>)
 800515a:	4c0c      	ldr	r4, [pc, #48]	@ (800518c <__libc_init_array+0x44>)
 800515c:	f000 fdee 	bl	8005d3c <_init>
 8005160:	1b64      	subs	r4, r4, r5
 8005162:	10a4      	asrs	r4, r4, #2
 8005164:	2600      	movs	r6, #0
 8005166:	42a6      	cmp	r6, r4
 8005168:	d105      	bne.n	8005176 <__libc_init_array+0x2e>
 800516a:	bd70      	pop	{r4, r5, r6, pc}
 800516c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005170:	4798      	blx	r3
 8005172:	3601      	adds	r6, #1
 8005174:	e7ee      	b.n	8005154 <__libc_init_array+0xc>
 8005176:	f855 3b04 	ldr.w	r3, [r5], #4
 800517a:	4798      	blx	r3
 800517c:	3601      	adds	r6, #1
 800517e:	e7f2      	b.n	8005166 <__libc_init_array+0x1e>
 8005180:	0802561c 	.word	0x0802561c
 8005184:	0802561c 	.word	0x0802561c
 8005188:	0802561c 	.word	0x0802561c
 800518c:	08025620 	.word	0x08025620

08005190 <__retarget_lock_init_recursive>:
 8005190:	4770      	bx	lr

08005192 <__retarget_lock_acquire_recursive>:
 8005192:	4770      	bx	lr

08005194 <__retarget_lock_release_recursive>:
 8005194:	4770      	bx	lr

08005196 <memcpy>:
 8005196:	440a      	add	r2, r1
 8005198:	4291      	cmp	r1, r2
 800519a:	f100 33ff 	add.w	r3, r0, #4294967295
 800519e:	d100      	bne.n	80051a2 <memcpy+0xc>
 80051a0:	4770      	bx	lr
 80051a2:	b510      	push	{r4, lr}
 80051a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051ac:	4291      	cmp	r1, r2
 80051ae:	d1f9      	bne.n	80051a4 <memcpy+0xe>
 80051b0:	bd10      	pop	{r4, pc}
	...

080051b4 <_free_r>:
 80051b4:	b538      	push	{r3, r4, r5, lr}
 80051b6:	4605      	mov	r5, r0
 80051b8:	2900      	cmp	r1, #0
 80051ba:	d041      	beq.n	8005240 <_free_r+0x8c>
 80051bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051c0:	1f0c      	subs	r4, r1, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	bfb8      	it	lt
 80051c6:	18e4      	addlt	r4, r4, r3
 80051c8:	f7ff fcf2 	bl	8004bb0 <__malloc_lock>
 80051cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005244 <_free_r+0x90>)
 80051ce:	6813      	ldr	r3, [r2, #0]
 80051d0:	b933      	cbnz	r3, 80051e0 <_free_r+0x2c>
 80051d2:	6063      	str	r3, [r4, #4]
 80051d4:	6014      	str	r4, [r2, #0]
 80051d6:	4628      	mov	r0, r5
 80051d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051dc:	f7ff bcee 	b.w	8004bbc <__malloc_unlock>
 80051e0:	42a3      	cmp	r3, r4
 80051e2:	d908      	bls.n	80051f6 <_free_r+0x42>
 80051e4:	6820      	ldr	r0, [r4, #0]
 80051e6:	1821      	adds	r1, r4, r0
 80051e8:	428b      	cmp	r3, r1
 80051ea:	bf01      	itttt	eq
 80051ec:	6819      	ldreq	r1, [r3, #0]
 80051ee:	685b      	ldreq	r3, [r3, #4]
 80051f0:	1809      	addeq	r1, r1, r0
 80051f2:	6021      	streq	r1, [r4, #0]
 80051f4:	e7ed      	b.n	80051d2 <_free_r+0x1e>
 80051f6:	461a      	mov	r2, r3
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	b10b      	cbz	r3, 8005200 <_free_r+0x4c>
 80051fc:	42a3      	cmp	r3, r4
 80051fe:	d9fa      	bls.n	80051f6 <_free_r+0x42>
 8005200:	6811      	ldr	r1, [r2, #0]
 8005202:	1850      	adds	r0, r2, r1
 8005204:	42a0      	cmp	r0, r4
 8005206:	d10b      	bne.n	8005220 <_free_r+0x6c>
 8005208:	6820      	ldr	r0, [r4, #0]
 800520a:	4401      	add	r1, r0
 800520c:	1850      	adds	r0, r2, r1
 800520e:	4283      	cmp	r3, r0
 8005210:	6011      	str	r1, [r2, #0]
 8005212:	d1e0      	bne.n	80051d6 <_free_r+0x22>
 8005214:	6818      	ldr	r0, [r3, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	6053      	str	r3, [r2, #4]
 800521a:	4408      	add	r0, r1
 800521c:	6010      	str	r0, [r2, #0]
 800521e:	e7da      	b.n	80051d6 <_free_r+0x22>
 8005220:	d902      	bls.n	8005228 <_free_r+0x74>
 8005222:	230c      	movs	r3, #12
 8005224:	602b      	str	r3, [r5, #0]
 8005226:	e7d6      	b.n	80051d6 <_free_r+0x22>
 8005228:	6820      	ldr	r0, [r4, #0]
 800522a:	1821      	adds	r1, r4, r0
 800522c:	428b      	cmp	r3, r1
 800522e:	bf04      	itt	eq
 8005230:	6819      	ldreq	r1, [r3, #0]
 8005232:	685b      	ldreq	r3, [r3, #4]
 8005234:	6063      	str	r3, [r4, #4]
 8005236:	bf04      	itt	eq
 8005238:	1809      	addeq	r1, r1, r0
 800523a:	6021      	streq	r1, [r4, #0]
 800523c:	6054      	str	r4, [r2, #4]
 800523e:	e7ca      	b.n	80051d6 <_free_r+0x22>
 8005240:	bd38      	pop	{r3, r4, r5, pc}
 8005242:	bf00      	nop
 8005244:	200010ec 	.word	0x200010ec

08005248 <_malloc_usable_size_r>:
 8005248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800524c:	1f18      	subs	r0, r3, #4
 800524e:	2b00      	cmp	r3, #0
 8005250:	bfbc      	itt	lt
 8005252:	580b      	ldrlt	r3, [r1, r0]
 8005254:	18c0      	addlt	r0, r0, r3
 8005256:	4770      	bx	lr

08005258 <__ssputs_r>:
 8005258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	688e      	ldr	r6, [r1, #8]
 800525e:	461f      	mov	r7, r3
 8005260:	42be      	cmp	r6, r7
 8005262:	680b      	ldr	r3, [r1, #0]
 8005264:	4682      	mov	sl, r0
 8005266:	460c      	mov	r4, r1
 8005268:	4690      	mov	r8, r2
 800526a:	d82d      	bhi.n	80052c8 <__ssputs_r+0x70>
 800526c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005270:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005274:	d026      	beq.n	80052c4 <__ssputs_r+0x6c>
 8005276:	6965      	ldr	r5, [r4, #20]
 8005278:	6909      	ldr	r1, [r1, #16]
 800527a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800527e:	eba3 0901 	sub.w	r9, r3, r1
 8005282:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005286:	1c7b      	adds	r3, r7, #1
 8005288:	444b      	add	r3, r9
 800528a:	106d      	asrs	r5, r5, #1
 800528c:	429d      	cmp	r5, r3
 800528e:	bf38      	it	cc
 8005290:	461d      	movcc	r5, r3
 8005292:	0553      	lsls	r3, r2, #21
 8005294:	d527      	bpl.n	80052e6 <__ssputs_r+0x8e>
 8005296:	4629      	mov	r1, r5
 8005298:	f7ff fc0a 	bl	8004ab0 <_malloc_r>
 800529c:	4606      	mov	r6, r0
 800529e:	b360      	cbz	r0, 80052fa <__ssputs_r+0xa2>
 80052a0:	6921      	ldr	r1, [r4, #16]
 80052a2:	464a      	mov	r2, r9
 80052a4:	f7ff ff77 	bl	8005196 <memcpy>
 80052a8:	89a3      	ldrh	r3, [r4, #12]
 80052aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80052ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052b2:	81a3      	strh	r3, [r4, #12]
 80052b4:	6126      	str	r6, [r4, #16]
 80052b6:	6165      	str	r5, [r4, #20]
 80052b8:	444e      	add	r6, r9
 80052ba:	eba5 0509 	sub.w	r5, r5, r9
 80052be:	6026      	str	r6, [r4, #0]
 80052c0:	60a5      	str	r5, [r4, #8]
 80052c2:	463e      	mov	r6, r7
 80052c4:	42be      	cmp	r6, r7
 80052c6:	d900      	bls.n	80052ca <__ssputs_r+0x72>
 80052c8:	463e      	mov	r6, r7
 80052ca:	6820      	ldr	r0, [r4, #0]
 80052cc:	4632      	mov	r2, r6
 80052ce:	4641      	mov	r1, r8
 80052d0:	f000 fbb4 	bl	8005a3c <memmove>
 80052d4:	68a3      	ldr	r3, [r4, #8]
 80052d6:	1b9b      	subs	r3, r3, r6
 80052d8:	60a3      	str	r3, [r4, #8]
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	4433      	add	r3, r6
 80052de:	6023      	str	r3, [r4, #0]
 80052e0:	2000      	movs	r0, #0
 80052e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052e6:	462a      	mov	r2, r5
 80052e8:	f7ff fc6e 	bl	8004bc8 <_realloc_r>
 80052ec:	4606      	mov	r6, r0
 80052ee:	2800      	cmp	r0, #0
 80052f0:	d1e0      	bne.n	80052b4 <__ssputs_r+0x5c>
 80052f2:	6921      	ldr	r1, [r4, #16]
 80052f4:	4650      	mov	r0, sl
 80052f6:	f7ff ff5d 	bl	80051b4 <_free_r>
 80052fa:	230c      	movs	r3, #12
 80052fc:	f8ca 3000 	str.w	r3, [sl]
 8005300:	89a3      	ldrh	r3, [r4, #12]
 8005302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005306:	81a3      	strh	r3, [r4, #12]
 8005308:	f04f 30ff 	mov.w	r0, #4294967295
 800530c:	e7e9      	b.n	80052e2 <__ssputs_r+0x8a>
	...

08005310 <_svfiprintf_r>:
 8005310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005314:	4698      	mov	r8, r3
 8005316:	898b      	ldrh	r3, [r1, #12]
 8005318:	061b      	lsls	r3, r3, #24
 800531a:	b09d      	sub	sp, #116	@ 0x74
 800531c:	4607      	mov	r7, r0
 800531e:	460d      	mov	r5, r1
 8005320:	4614      	mov	r4, r2
 8005322:	d510      	bpl.n	8005346 <_svfiprintf_r+0x36>
 8005324:	690b      	ldr	r3, [r1, #16]
 8005326:	b973      	cbnz	r3, 8005346 <_svfiprintf_r+0x36>
 8005328:	2140      	movs	r1, #64	@ 0x40
 800532a:	f7ff fbc1 	bl	8004ab0 <_malloc_r>
 800532e:	6028      	str	r0, [r5, #0]
 8005330:	6128      	str	r0, [r5, #16]
 8005332:	b930      	cbnz	r0, 8005342 <_svfiprintf_r+0x32>
 8005334:	230c      	movs	r3, #12
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	f04f 30ff 	mov.w	r0, #4294967295
 800533c:	b01d      	add	sp, #116	@ 0x74
 800533e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005342:	2340      	movs	r3, #64	@ 0x40
 8005344:	616b      	str	r3, [r5, #20]
 8005346:	2300      	movs	r3, #0
 8005348:	9309      	str	r3, [sp, #36]	@ 0x24
 800534a:	2320      	movs	r3, #32
 800534c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005350:	f8cd 800c 	str.w	r8, [sp, #12]
 8005354:	2330      	movs	r3, #48	@ 0x30
 8005356:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80054f4 <_svfiprintf_r+0x1e4>
 800535a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800535e:	f04f 0901 	mov.w	r9, #1
 8005362:	4623      	mov	r3, r4
 8005364:	469a      	mov	sl, r3
 8005366:	f813 2b01 	ldrb.w	r2, [r3], #1
 800536a:	b10a      	cbz	r2, 8005370 <_svfiprintf_r+0x60>
 800536c:	2a25      	cmp	r2, #37	@ 0x25
 800536e:	d1f9      	bne.n	8005364 <_svfiprintf_r+0x54>
 8005370:	ebba 0b04 	subs.w	fp, sl, r4
 8005374:	d00b      	beq.n	800538e <_svfiprintf_r+0x7e>
 8005376:	465b      	mov	r3, fp
 8005378:	4622      	mov	r2, r4
 800537a:	4629      	mov	r1, r5
 800537c:	4638      	mov	r0, r7
 800537e:	f7ff ff6b 	bl	8005258 <__ssputs_r>
 8005382:	3001      	adds	r0, #1
 8005384:	f000 80a7 	beq.w	80054d6 <_svfiprintf_r+0x1c6>
 8005388:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800538a:	445a      	add	r2, fp
 800538c:	9209      	str	r2, [sp, #36]	@ 0x24
 800538e:	f89a 3000 	ldrb.w	r3, [sl]
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 809f 	beq.w	80054d6 <_svfiprintf_r+0x1c6>
 8005398:	2300      	movs	r3, #0
 800539a:	f04f 32ff 	mov.w	r2, #4294967295
 800539e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80053a2:	f10a 0a01 	add.w	sl, sl, #1
 80053a6:	9304      	str	r3, [sp, #16]
 80053a8:	9307      	str	r3, [sp, #28]
 80053aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80053ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80053b0:	4654      	mov	r4, sl
 80053b2:	2205      	movs	r2, #5
 80053b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053b8:	484e      	ldr	r0, [pc, #312]	@ (80054f4 <_svfiprintf_r+0x1e4>)
 80053ba:	f7fa ff31 	bl	8000220 <memchr>
 80053be:	9a04      	ldr	r2, [sp, #16]
 80053c0:	b9d8      	cbnz	r0, 80053fa <_svfiprintf_r+0xea>
 80053c2:	06d0      	lsls	r0, r2, #27
 80053c4:	bf44      	itt	mi
 80053c6:	2320      	movmi	r3, #32
 80053c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053cc:	0711      	lsls	r1, r2, #28
 80053ce:	bf44      	itt	mi
 80053d0:	232b      	movmi	r3, #43	@ 0x2b
 80053d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053d6:	f89a 3000 	ldrb.w	r3, [sl]
 80053da:	2b2a      	cmp	r3, #42	@ 0x2a
 80053dc:	d015      	beq.n	800540a <_svfiprintf_r+0xfa>
 80053de:	9a07      	ldr	r2, [sp, #28]
 80053e0:	4654      	mov	r4, sl
 80053e2:	2000      	movs	r0, #0
 80053e4:	f04f 0c0a 	mov.w	ip, #10
 80053e8:	4621      	mov	r1, r4
 80053ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053ee:	3b30      	subs	r3, #48	@ 0x30
 80053f0:	2b09      	cmp	r3, #9
 80053f2:	d94b      	bls.n	800548c <_svfiprintf_r+0x17c>
 80053f4:	b1b0      	cbz	r0, 8005424 <_svfiprintf_r+0x114>
 80053f6:	9207      	str	r2, [sp, #28]
 80053f8:	e014      	b.n	8005424 <_svfiprintf_r+0x114>
 80053fa:	eba0 0308 	sub.w	r3, r0, r8
 80053fe:	fa09 f303 	lsl.w	r3, r9, r3
 8005402:	4313      	orrs	r3, r2
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	46a2      	mov	sl, r4
 8005408:	e7d2      	b.n	80053b0 <_svfiprintf_r+0xa0>
 800540a:	9b03      	ldr	r3, [sp, #12]
 800540c:	1d19      	adds	r1, r3, #4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	9103      	str	r1, [sp, #12]
 8005412:	2b00      	cmp	r3, #0
 8005414:	bfbb      	ittet	lt
 8005416:	425b      	neglt	r3, r3
 8005418:	f042 0202 	orrlt.w	r2, r2, #2
 800541c:	9307      	strge	r3, [sp, #28]
 800541e:	9307      	strlt	r3, [sp, #28]
 8005420:	bfb8      	it	lt
 8005422:	9204      	strlt	r2, [sp, #16]
 8005424:	7823      	ldrb	r3, [r4, #0]
 8005426:	2b2e      	cmp	r3, #46	@ 0x2e
 8005428:	d10a      	bne.n	8005440 <_svfiprintf_r+0x130>
 800542a:	7863      	ldrb	r3, [r4, #1]
 800542c:	2b2a      	cmp	r3, #42	@ 0x2a
 800542e:	d132      	bne.n	8005496 <_svfiprintf_r+0x186>
 8005430:	9b03      	ldr	r3, [sp, #12]
 8005432:	1d1a      	adds	r2, r3, #4
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	9203      	str	r2, [sp, #12]
 8005438:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800543c:	3402      	adds	r4, #2
 800543e:	9305      	str	r3, [sp, #20]
 8005440:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005504 <_svfiprintf_r+0x1f4>
 8005444:	7821      	ldrb	r1, [r4, #0]
 8005446:	2203      	movs	r2, #3
 8005448:	4650      	mov	r0, sl
 800544a:	f7fa fee9 	bl	8000220 <memchr>
 800544e:	b138      	cbz	r0, 8005460 <_svfiprintf_r+0x150>
 8005450:	9b04      	ldr	r3, [sp, #16]
 8005452:	eba0 000a 	sub.w	r0, r0, sl
 8005456:	2240      	movs	r2, #64	@ 0x40
 8005458:	4082      	lsls	r2, r0
 800545a:	4313      	orrs	r3, r2
 800545c:	3401      	adds	r4, #1
 800545e:	9304      	str	r3, [sp, #16]
 8005460:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005464:	4824      	ldr	r0, [pc, #144]	@ (80054f8 <_svfiprintf_r+0x1e8>)
 8005466:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800546a:	2206      	movs	r2, #6
 800546c:	f7fa fed8 	bl	8000220 <memchr>
 8005470:	2800      	cmp	r0, #0
 8005472:	d036      	beq.n	80054e2 <_svfiprintf_r+0x1d2>
 8005474:	4b21      	ldr	r3, [pc, #132]	@ (80054fc <_svfiprintf_r+0x1ec>)
 8005476:	bb1b      	cbnz	r3, 80054c0 <_svfiprintf_r+0x1b0>
 8005478:	9b03      	ldr	r3, [sp, #12]
 800547a:	3307      	adds	r3, #7
 800547c:	f023 0307 	bic.w	r3, r3, #7
 8005480:	3308      	adds	r3, #8
 8005482:	9303      	str	r3, [sp, #12]
 8005484:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005486:	4433      	add	r3, r6
 8005488:	9309      	str	r3, [sp, #36]	@ 0x24
 800548a:	e76a      	b.n	8005362 <_svfiprintf_r+0x52>
 800548c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005490:	460c      	mov	r4, r1
 8005492:	2001      	movs	r0, #1
 8005494:	e7a8      	b.n	80053e8 <_svfiprintf_r+0xd8>
 8005496:	2300      	movs	r3, #0
 8005498:	3401      	adds	r4, #1
 800549a:	9305      	str	r3, [sp, #20]
 800549c:	4619      	mov	r1, r3
 800549e:	f04f 0c0a 	mov.w	ip, #10
 80054a2:	4620      	mov	r0, r4
 80054a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80054a8:	3a30      	subs	r2, #48	@ 0x30
 80054aa:	2a09      	cmp	r2, #9
 80054ac:	d903      	bls.n	80054b6 <_svfiprintf_r+0x1a6>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d0c6      	beq.n	8005440 <_svfiprintf_r+0x130>
 80054b2:	9105      	str	r1, [sp, #20]
 80054b4:	e7c4      	b.n	8005440 <_svfiprintf_r+0x130>
 80054b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80054ba:	4604      	mov	r4, r0
 80054bc:	2301      	movs	r3, #1
 80054be:	e7f0      	b.n	80054a2 <_svfiprintf_r+0x192>
 80054c0:	ab03      	add	r3, sp, #12
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	462a      	mov	r2, r5
 80054c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005500 <_svfiprintf_r+0x1f0>)
 80054c8:	a904      	add	r1, sp, #16
 80054ca:	4638      	mov	r0, r7
 80054cc:	f3af 8000 	nop.w
 80054d0:	1c42      	adds	r2, r0, #1
 80054d2:	4606      	mov	r6, r0
 80054d4:	d1d6      	bne.n	8005484 <_svfiprintf_r+0x174>
 80054d6:	89ab      	ldrh	r3, [r5, #12]
 80054d8:	065b      	lsls	r3, r3, #25
 80054da:	f53f af2d 	bmi.w	8005338 <_svfiprintf_r+0x28>
 80054de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054e0:	e72c      	b.n	800533c <_svfiprintf_r+0x2c>
 80054e2:	ab03      	add	r3, sp, #12
 80054e4:	9300      	str	r3, [sp, #0]
 80054e6:	462a      	mov	r2, r5
 80054e8:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <_svfiprintf_r+0x1f0>)
 80054ea:	a904      	add	r1, sp, #16
 80054ec:	4638      	mov	r0, r7
 80054ee:	f000 f879 	bl	80055e4 <_printf_i>
 80054f2:	e7ed      	b.n	80054d0 <_svfiprintf_r+0x1c0>
 80054f4:	080255c8 	.word	0x080255c8
 80054f8:	080255d2 	.word	0x080255d2
 80054fc:	00000000 	.word	0x00000000
 8005500:	08005259 	.word	0x08005259
 8005504:	080255ce 	.word	0x080255ce

08005508 <_printf_common>:
 8005508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800550c:	4616      	mov	r6, r2
 800550e:	4698      	mov	r8, r3
 8005510:	688a      	ldr	r2, [r1, #8]
 8005512:	690b      	ldr	r3, [r1, #16]
 8005514:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005518:	4293      	cmp	r3, r2
 800551a:	bfb8      	it	lt
 800551c:	4613      	movlt	r3, r2
 800551e:	6033      	str	r3, [r6, #0]
 8005520:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005524:	4607      	mov	r7, r0
 8005526:	460c      	mov	r4, r1
 8005528:	b10a      	cbz	r2, 800552e <_printf_common+0x26>
 800552a:	3301      	adds	r3, #1
 800552c:	6033      	str	r3, [r6, #0]
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	0699      	lsls	r1, r3, #26
 8005532:	bf42      	ittt	mi
 8005534:	6833      	ldrmi	r3, [r6, #0]
 8005536:	3302      	addmi	r3, #2
 8005538:	6033      	strmi	r3, [r6, #0]
 800553a:	6825      	ldr	r5, [r4, #0]
 800553c:	f015 0506 	ands.w	r5, r5, #6
 8005540:	d106      	bne.n	8005550 <_printf_common+0x48>
 8005542:	f104 0a19 	add.w	sl, r4, #25
 8005546:	68e3      	ldr	r3, [r4, #12]
 8005548:	6832      	ldr	r2, [r6, #0]
 800554a:	1a9b      	subs	r3, r3, r2
 800554c:	42ab      	cmp	r3, r5
 800554e:	dc26      	bgt.n	800559e <_printf_common+0x96>
 8005550:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005554:	6822      	ldr	r2, [r4, #0]
 8005556:	3b00      	subs	r3, #0
 8005558:	bf18      	it	ne
 800555a:	2301      	movne	r3, #1
 800555c:	0692      	lsls	r2, r2, #26
 800555e:	d42b      	bmi.n	80055b8 <_printf_common+0xb0>
 8005560:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005564:	4641      	mov	r1, r8
 8005566:	4638      	mov	r0, r7
 8005568:	47c8      	blx	r9
 800556a:	3001      	adds	r0, #1
 800556c:	d01e      	beq.n	80055ac <_printf_common+0xa4>
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	6922      	ldr	r2, [r4, #16]
 8005572:	f003 0306 	and.w	r3, r3, #6
 8005576:	2b04      	cmp	r3, #4
 8005578:	bf02      	ittt	eq
 800557a:	68e5      	ldreq	r5, [r4, #12]
 800557c:	6833      	ldreq	r3, [r6, #0]
 800557e:	1aed      	subeq	r5, r5, r3
 8005580:	68a3      	ldr	r3, [r4, #8]
 8005582:	bf0c      	ite	eq
 8005584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005588:	2500      	movne	r5, #0
 800558a:	4293      	cmp	r3, r2
 800558c:	bfc4      	itt	gt
 800558e:	1a9b      	subgt	r3, r3, r2
 8005590:	18ed      	addgt	r5, r5, r3
 8005592:	2600      	movs	r6, #0
 8005594:	341a      	adds	r4, #26
 8005596:	42b5      	cmp	r5, r6
 8005598:	d11a      	bne.n	80055d0 <_printf_common+0xc8>
 800559a:	2000      	movs	r0, #0
 800559c:	e008      	b.n	80055b0 <_printf_common+0xa8>
 800559e:	2301      	movs	r3, #1
 80055a0:	4652      	mov	r2, sl
 80055a2:	4641      	mov	r1, r8
 80055a4:	4638      	mov	r0, r7
 80055a6:	47c8      	blx	r9
 80055a8:	3001      	adds	r0, #1
 80055aa:	d103      	bne.n	80055b4 <_printf_common+0xac>
 80055ac:	f04f 30ff 	mov.w	r0, #4294967295
 80055b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b4:	3501      	adds	r5, #1
 80055b6:	e7c6      	b.n	8005546 <_printf_common+0x3e>
 80055b8:	18e1      	adds	r1, r4, r3
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	2030      	movs	r0, #48	@ 0x30
 80055be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055c2:	4422      	add	r2, r4
 80055c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055cc:	3302      	adds	r3, #2
 80055ce:	e7c7      	b.n	8005560 <_printf_common+0x58>
 80055d0:	2301      	movs	r3, #1
 80055d2:	4622      	mov	r2, r4
 80055d4:	4641      	mov	r1, r8
 80055d6:	4638      	mov	r0, r7
 80055d8:	47c8      	blx	r9
 80055da:	3001      	adds	r0, #1
 80055dc:	d0e6      	beq.n	80055ac <_printf_common+0xa4>
 80055de:	3601      	adds	r6, #1
 80055e0:	e7d9      	b.n	8005596 <_printf_common+0x8e>
	...

080055e4 <_printf_i>:
 80055e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055e8:	7e0f      	ldrb	r7, [r1, #24]
 80055ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055ec:	2f78      	cmp	r7, #120	@ 0x78
 80055ee:	4691      	mov	r9, r2
 80055f0:	4680      	mov	r8, r0
 80055f2:	460c      	mov	r4, r1
 80055f4:	469a      	mov	sl, r3
 80055f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055fa:	d807      	bhi.n	800560c <_printf_i+0x28>
 80055fc:	2f62      	cmp	r7, #98	@ 0x62
 80055fe:	d80a      	bhi.n	8005616 <_printf_i+0x32>
 8005600:	2f00      	cmp	r7, #0
 8005602:	f000 80d1 	beq.w	80057a8 <_printf_i+0x1c4>
 8005606:	2f58      	cmp	r7, #88	@ 0x58
 8005608:	f000 80b8 	beq.w	800577c <_printf_i+0x198>
 800560c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005610:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005614:	e03a      	b.n	800568c <_printf_i+0xa8>
 8005616:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800561a:	2b15      	cmp	r3, #21
 800561c:	d8f6      	bhi.n	800560c <_printf_i+0x28>
 800561e:	a101      	add	r1, pc, #4	@ (adr r1, 8005624 <_printf_i+0x40>)
 8005620:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005624:	0800567d 	.word	0x0800567d
 8005628:	08005691 	.word	0x08005691
 800562c:	0800560d 	.word	0x0800560d
 8005630:	0800560d 	.word	0x0800560d
 8005634:	0800560d 	.word	0x0800560d
 8005638:	0800560d 	.word	0x0800560d
 800563c:	08005691 	.word	0x08005691
 8005640:	0800560d 	.word	0x0800560d
 8005644:	0800560d 	.word	0x0800560d
 8005648:	0800560d 	.word	0x0800560d
 800564c:	0800560d 	.word	0x0800560d
 8005650:	0800578f 	.word	0x0800578f
 8005654:	080056bb 	.word	0x080056bb
 8005658:	08005749 	.word	0x08005749
 800565c:	0800560d 	.word	0x0800560d
 8005660:	0800560d 	.word	0x0800560d
 8005664:	080057b1 	.word	0x080057b1
 8005668:	0800560d 	.word	0x0800560d
 800566c:	080056bb 	.word	0x080056bb
 8005670:	0800560d 	.word	0x0800560d
 8005674:	0800560d 	.word	0x0800560d
 8005678:	08005751 	.word	0x08005751
 800567c:	6833      	ldr	r3, [r6, #0]
 800567e:	1d1a      	adds	r2, r3, #4
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6032      	str	r2, [r6, #0]
 8005684:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005688:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800568c:	2301      	movs	r3, #1
 800568e:	e09c      	b.n	80057ca <_printf_i+0x1e6>
 8005690:	6833      	ldr	r3, [r6, #0]
 8005692:	6820      	ldr	r0, [r4, #0]
 8005694:	1d19      	adds	r1, r3, #4
 8005696:	6031      	str	r1, [r6, #0]
 8005698:	0606      	lsls	r6, r0, #24
 800569a:	d501      	bpl.n	80056a0 <_printf_i+0xbc>
 800569c:	681d      	ldr	r5, [r3, #0]
 800569e:	e003      	b.n	80056a8 <_printf_i+0xc4>
 80056a0:	0645      	lsls	r5, r0, #25
 80056a2:	d5fb      	bpl.n	800569c <_printf_i+0xb8>
 80056a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056a8:	2d00      	cmp	r5, #0
 80056aa:	da03      	bge.n	80056b4 <_printf_i+0xd0>
 80056ac:	232d      	movs	r3, #45	@ 0x2d
 80056ae:	426d      	negs	r5, r5
 80056b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056b4:	4858      	ldr	r0, [pc, #352]	@ (8005818 <_printf_i+0x234>)
 80056b6:	230a      	movs	r3, #10
 80056b8:	e011      	b.n	80056de <_printf_i+0xfa>
 80056ba:	6821      	ldr	r1, [r4, #0]
 80056bc:	6833      	ldr	r3, [r6, #0]
 80056be:	0608      	lsls	r0, r1, #24
 80056c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80056c4:	d402      	bmi.n	80056cc <_printf_i+0xe8>
 80056c6:	0649      	lsls	r1, r1, #25
 80056c8:	bf48      	it	mi
 80056ca:	b2ad      	uxthmi	r5, r5
 80056cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80056ce:	4852      	ldr	r0, [pc, #328]	@ (8005818 <_printf_i+0x234>)
 80056d0:	6033      	str	r3, [r6, #0]
 80056d2:	bf14      	ite	ne
 80056d4:	230a      	movne	r3, #10
 80056d6:	2308      	moveq	r3, #8
 80056d8:	2100      	movs	r1, #0
 80056da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056de:	6866      	ldr	r6, [r4, #4]
 80056e0:	60a6      	str	r6, [r4, #8]
 80056e2:	2e00      	cmp	r6, #0
 80056e4:	db05      	blt.n	80056f2 <_printf_i+0x10e>
 80056e6:	6821      	ldr	r1, [r4, #0]
 80056e8:	432e      	orrs	r6, r5
 80056ea:	f021 0104 	bic.w	r1, r1, #4
 80056ee:	6021      	str	r1, [r4, #0]
 80056f0:	d04b      	beq.n	800578a <_printf_i+0x1a6>
 80056f2:	4616      	mov	r6, r2
 80056f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80056f8:	fb03 5711 	mls	r7, r3, r1, r5
 80056fc:	5dc7      	ldrb	r7, [r0, r7]
 80056fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005702:	462f      	mov	r7, r5
 8005704:	42bb      	cmp	r3, r7
 8005706:	460d      	mov	r5, r1
 8005708:	d9f4      	bls.n	80056f4 <_printf_i+0x110>
 800570a:	2b08      	cmp	r3, #8
 800570c:	d10b      	bne.n	8005726 <_printf_i+0x142>
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	07df      	lsls	r7, r3, #31
 8005712:	d508      	bpl.n	8005726 <_printf_i+0x142>
 8005714:	6923      	ldr	r3, [r4, #16]
 8005716:	6861      	ldr	r1, [r4, #4]
 8005718:	4299      	cmp	r1, r3
 800571a:	bfde      	ittt	le
 800571c:	2330      	movle	r3, #48	@ 0x30
 800571e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005722:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005726:	1b92      	subs	r2, r2, r6
 8005728:	6122      	str	r2, [r4, #16]
 800572a:	f8cd a000 	str.w	sl, [sp]
 800572e:	464b      	mov	r3, r9
 8005730:	aa03      	add	r2, sp, #12
 8005732:	4621      	mov	r1, r4
 8005734:	4640      	mov	r0, r8
 8005736:	f7ff fee7 	bl	8005508 <_printf_common>
 800573a:	3001      	adds	r0, #1
 800573c:	d14a      	bne.n	80057d4 <_printf_i+0x1f0>
 800573e:	f04f 30ff 	mov.w	r0, #4294967295
 8005742:	b004      	add	sp, #16
 8005744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005748:	6823      	ldr	r3, [r4, #0]
 800574a:	f043 0320 	orr.w	r3, r3, #32
 800574e:	6023      	str	r3, [r4, #0]
 8005750:	4832      	ldr	r0, [pc, #200]	@ (800581c <_printf_i+0x238>)
 8005752:	2778      	movs	r7, #120	@ 0x78
 8005754:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005758:	6823      	ldr	r3, [r4, #0]
 800575a:	6831      	ldr	r1, [r6, #0]
 800575c:	061f      	lsls	r7, r3, #24
 800575e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005762:	d402      	bmi.n	800576a <_printf_i+0x186>
 8005764:	065f      	lsls	r7, r3, #25
 8005766:	bf48      	it	mi
 8005768:	b2ad      	uxthmi	r5, r5
 800576a:	6031      	str	r1, [r6, #0]
 800576c:	07d9      	lsls	r1, r3, #31
 800576e:	bf44      	itt	mi
 8005770:	f043 0320 	orrmi.w	r3, r3, #32
 8005774:	6023      	strmi	r3, [r4, #0]
 8005776:	b11d      	cbz	r5, 8005780 <_printf_i+0x19c>
 8005778:	2310      	movs	r3, #16
 800577a:	e7ad      	b.n	80056d8 <_printf_i+0xf4>
 800577c:	4826      	ldr	r0, [pc, #152]	@ (8005818 <_printf_i+0x234>)
 800577e:	e7e9      	b.n	8005754 <_printf_i+0x170>
 8005780:	6823      	ldr	r3, [r4, #0]
 8005782:	f023 0320 	bic.w	r3, r3, #32
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	e7f6      	b.n	8005778 <_printf_i+0x194>
 800578a:	4616      	mov	r6, r2
 800578c:	e7bd      	b.n	800570a <_printf_i+0x126>
 800578e:	6833      	ldr	r3, [r6, #0]
 8005790:	6825      	ldr	r5, [r4, #0]
 8005792:	6961      	ldr	r1, [r4, #20]
 8005794:	1d18      	adds	r0, r3, #4
 8005796:	6030      	str	r0, [r6, #0]
 8005798:	062e      	lsls	r6, r5, #24
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	d501      	bpl.n	80057a2 <_printf_i+0x1be>
 800579e:	6019      	str	r1, [r3, #0]
 80057a0:	e002      	b.n	80057a8 <_printf_i+0x1c4>
 80057a2:	0668      	lsls	r0, r5, #25
 80057a4:	d5fb      	bpl.n	800579e <_printf_i+0x1ba>
 80057a6:	8019      	strh	r1, [r3, #0]
 80057a8:	2300      	movs	r3, #0
 80057aa:	6123      	str	r3, [r4, #16]
 80057ac:	4616      	mov	r6, r2
 80057ae:	e7bc      	b.n	800572a <_printf_i+0x146>
 80057b0:	6833      	ldr	r3, [r6, #0]
 80057b2:	1d1a      	adds	r2, r3, #4
 80057b4:	6032      	str	r2, [r6, #0]
 80057b6:	681e      	ldr	r6, [r3, #0]
 80057b8:	6862      	ldr	r2, [r4, #4]
 80057ba:	2100      	movs	r1, #0
 80057bc:	4630      	mov	r0, r6
 80057be:	f7fa fd2f 	bl	8000220 <memchr>
 80057c2:	b108      	cbz	r0, 80057c8 <_printf_i+0x1e4>
 80057c4:	1b80      	subs	r0, r0, r6
 80057c6:	6060      	str	r0, [r4, #4]
 80057c8:	6863      	ldr	r3, [r4, #4]
 80057ca:	6123      	str	r3, [r4, #16]
 80057cc:	2300      	movs	r3, #0
 80057ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057d2:	e7aa      	b.n	800572a <_printf_i+0x146>
 80057d4:	6923      	ldr	r3, [r4, #16]
 80057d6:	4632      	mov	r2, r6
 80057d8:	4649      	mov	r1, r9
 80057da:	4640      	mov	r0, r8
 80057dc:	47d0      	blx	sl
 80057de:	3001      	adds	r0, #1
 80057e0:	d0ad      	beq.n	800573e <_printf_i+0x15a>
 80057e2:	6823      	ldr	r3, [r4, #0]
 80057e4:	079b      	lsls	r3, r3, #30
 80057e6:	d413      	bmi.n	8005810 <_printf_i+0x22c>
 80057e8:	68e0      	ldr	r0, [r4, #12]
 80057ea:	9b03      	ldr	r3, [sp, #12]
 80057ec:	4298      	cmp	r0, r3
 80057ee:	bfb8      	it	lt
 80057f0:	4618      	movlt	r0, r3
 80057f2:	e7a6      	b.n	8005742 <_printf_i+0x15e>
 80057f4:	2301      	movs	r3, #1
 80057f6:	4632      	mov	r2, r6
 80057f8:	4649      	mov	r1, r9
 80057fa:	4640      	mov	r0, r8
 80057fc:	47d0      	blx	sl
 80057fe:	3001      	adds	r0, #1
 8005800:	d09d      	beq.n	800573e <_printf_i+0x15a>
 8005802:	3501      	adds	r5, #1
 8005804:	68e3      	ldr	r3, [r4, #12]
 8005806:	9903      	ldr	r1, [sp, #12]
 8005808:	1a5b      	subs	r3, r3, r1
 800580a:	42ab      	cmp	r3, r5
 800580c:	dcf2      	bgt.n	80057f4 <_printf_i+0x210>
 800580e:	e7eb      	b.n	80057e8 <_printf_i+0x204>
 8005810:	2500      	movs	r5, #0
 8005812:	f104 0619 	add.w	r6, r4, #25
 8005816:	e7f5      	b.n	8005804 <_printf_i+0x220>
 8005818:	080255d9 	.word	0x080255d9
 800581c:	080255ea 	.word	0x080255ea

08005820 <__sflush_r>:
 8005820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005828:	0716      	lsls	r6, r2, #28
 800582a:	4605      	mov	r5, r0
 800582c:	460c      	mov	r4, r1
 800582e:	d454      	bmi.n	80058da <__sflush_r+0xba>
 8005830:	684b      	ldr	r3, [r1, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	dc02      	bgt.n	800583c <__sflush_r+0x1c>
 8005836:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005838:	2b00      	cmp	r3, #0
 800583a:	dd48      	ble.n	80058ce <__sflush_r+0xae>
 800583c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800583e:	2e00      	cmp	r6, #0
 8005840:	d045      	beq.n	80058ce <__sflush_r+0xae>
 8005842:	2300      	movs	r3, #0
 8005844:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005848:	682f      	ldr	r7, [r5, #0]
 800584a:	6a21      	ldr	r1, [r4, #32]
 800584c:	602b      	str	r3, [r5, #0]
 800584e:	d030      	beq.n	80058b2 <__sflush_r+0x92>
 8005850:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	0759      	lsls	r1, r3, #29
 8005856:	d505      	bpl.n	8005864 <__sflush_r+0x44>
 8005858:	6863      	ldr	r3, [r4, #4]
 800585a:	1ad2      	subs	r2, r2, r3
 800585c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800585e:	b10b      	cbz	r3, 8005864 <__sflush_r+0x44>
 8005860:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005862:	1ad2      	subs	r2, r2, r3
 8005864:	2300      	movs	r3, #0
 8005866:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005868:	6a21      	ldr	r1, [r4, #32]
 800586a:	4628      	mov	r0, r5
 800586c:	47b0      	blx	r6
 800586e:	1c43      	adds	r3, r0, #1
 8005870:	89a3      	ldrh	r3, [r4, #12]
 8005872:	d106      	bne.n	8005882 <__sflush_r+0x62>
 8005874:	6829      	ldr	r1, [r5, #0]
 8005876:	291d      	cmp	r1, #29
 8005878:	d82b      	bhi.n	80058d2 <__sflush_r+0xb2>
 800587a:	4a2a      	ldr	r2, [pc, #168]	@ (8005924 <__sflush_r+0x104>)
 800587c:	40ca      	lsrs	r2, r1
 800587e:	07d6      	lsls	r6, r2, #31
 8005880:	d527      	bpl.n	80058d2 <__sflush_r+0xb2>
 8005882:	2200      	movs	r2, #0
 8005884:	6062      	str	r2, [r4, #4]
 8005886:	04d9      	lsls	r1, r3, #19
 8005888:	6922      	ldr	r2, [r4, #16]
 800588a:	6022      	str	r2, [r4, #0]
 800588c:	d504      	bpl.n	8005898 <__sflush_r+0x78>
 800588e:	1c42      	adds	r2, r0, #1
 8005890:	d101      	bne.n	8005896 <__sflush_r+0x76>
 8005892:	682b      	ldr	r3, [r5, #0]
 8005894:	b903      	cbnz	r3, 8005898 <__sflush_r+0x78>
 8005896:	6560      	str	r0, [r4, #84]	@ 0x54
 8005898:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800589a:	602f      	str	r7, [r5, #0]
 800589c:	b1b9      	cbz	r1, 80058ce <__sflush_r+0xae>
 800589e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80058a2:	4299      	cmp	r1, r3
 80058a4:	d002      	beq.n	80058ac <__sflush_r+0x8c>
 80058a6:	4628      	mov	r0, r5
 80058a8:	f7ff fc84 	bl	80051b4 <_free_r>
 80058ac:	2300      	movs	r3, #0
 80058ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80058b0:	e00d      	b.n	80058ce <__sflush_r+0xae>
 80058b2:	2301      	movs	r3, #1
 80058b4:	4628      	mov	r0, r5
 80058b6:	47b0      	blx	r6
 80058b8:	4602      	mov	r2, r0
 80058ba:	1c50      	adds	r0, r2, #1
 80058bc:	d1c9      	bne.n	8005852 <__sflush_r+0x32>
 80058be:	682b      	ldr	r3, [r5, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0c6      	beq.n	8005852 <__sflush_r+0x32>
 80058c4:	2b1d      	cmp	r3, #29
 80058c6:	d001      	beq.n	80058cc <__sflush_r+0xac>
 80058c8:	2b16      	cmp	r3, #22
 80058ca:	d11e      	bne.n	800590a <__sflush_r+0xea>
 80058cc:	602f      	str	r7, [r5, #0]
 80058ce:	2000      	movs	r0, #0
 80058d0:	e022      	b.n	8005918 <__sflush_r+0xf8>
 80058d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058d6:	b21b      	sxth	r3, r3
 80058d8:	e01b      	b.n	8005912 <__sflush_r+0xf2>
 80058da:	690f      	ldr	r7, [r1, #16]
 80058dc:	2f00      	cmp	r7, #0
 80058de:	d0f6      	beq.n	80058ce <__sflush_r+0xae>
 80058e0:	0793      	lsls	r3, r2, #30
 80058e2:	680e      	ldr	r6, [r1, #0]
 80058e4:	bf08      	it	eq
 80058e6:	694b      	ldreq	r3, [r1, #20]
 80058e8:	600f      	str	r7, [r1, #0]
 80058ea:	bf18      	it	ne
 80058ec:	2300      	movne	r3, #0
 80058ee:	eba6 0807 	sub.w	r8, r6, r7
 80058f2:	608b      	str	r3, [r1, #8]
 80058f4:	f1b8 0f00 	cmp.w	r8, #0
 80058f8:	dde9      	ble.n	80058ce <__sflush_r+0xae>
 80058fa:	6a21      	ldr	r1, [r4, #32]
 80058fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80058fe:	4643      	mov	r3, r8
 8005900:	463a      	mov	r2, r7
 8005902:	4628      	mov	r0, r5
 8005904:	47b0      	blx	r6
 8005906:	2800      	cmp	r0, #0
 8005908:	dc08      	bgt.n	800591c <__sflush_r+0xfc>
 800590a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800590e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005912:	81a3      	strh	r3, [r4, #12]
 8005914:	f04f 30ff 	mov.w	r0, #4294967295
 8005918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800591c:	4407      	add	r7, r0
 800591e:	eba8 0800 	sub.w	r8, r8, r0
 8005922:	e7e7      	b.n	80058f4 <__sflush_r+0xd4>
 8005924:	20400001 	.word	0x20400001

08005928 <_fflush_r>:
 8005928:	b538      	push	{r3, r4, r5, lr}
 800592a:	690b      	ldr	r3, [r1, #16]
 800592c:	4605      	mov	r5, r0
 800592e:	460c      	mov	r4, r1
 8005930:	b913      	cbnz	r3, 8005938 <_fflush_r+0x10>
 8005932:	2500      	movs	r5, #0
 8005934:	4628      	mov	r0, r5
 8005936:	bd38      	pop	{r3, r4, r5, pc}
 8005938:	b118      	cbz	r0, 8005942 <_fflush_r+0x1a>
 800593a:	6a03      	ldr	r3, [r0, #32]
 800593c:	b90b      	cbnz	r3, 8005942 <_fflush_r+0x1a>
 800593e:	f7ff f9fd 	bl	8004d3c <__sinit>
 8005942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0f3      	beq.n	8005932 <_fflush_r+0xa>
 800594a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800594c:	07d0      	lsls	r0, r2, #31
 800594e:	d404      	bmi.n	800595a <_fflush_r+0x32>
 8005950:	0599      	lsls	r1, r3, #22
 8005952:	d402      	bmi.n	800595a <_fflush_r+0x32>
 8005954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005956:	f7ff fc1c 	bl	8005192 <__retarget_lock_acquire_recursive>
 800595a:	4628      	mov	r0, r5
 800595c:	4621      	mov	r1, r4
 800595e:	f7ff ff5f 	bl	8005820 <__sflush_r>
 8005962:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005964:	07da      	lsls	r2, r3, #31
 8005966:	4605      	mov	r5, r0
 8005968:	d4e4      	bmi.n	8005934 <_fflush_r+0xc>
 800596a:	89a3      	ldrh	r3, [r4, #12]
 800596c:	059b      	lsls	r3, r3, #22
 800596e:	d4e1      	bmi.n	8005934 <_fflush_r+0xc>
 8005970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005972:	f7ff fc0f 	bl	8005194 <__retarget_lock_release_recursive>
 8005976:	e7dd      	b.n	8005934 <_fflush_r+0xc>

08005978 <__swhatbuf_r>:
 8005978:	b570      	push	{r4, r5, r6, lr}
 800597a:	460c      	mov	r4, r1
 800597c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005980:	2900      	cmp	r1, #0
 8005982:	b096      	sub	sp, #88	@ 0x58
 8005984:	4615      	mov	r5, r2
 8005986:	461e      	mov	r6, r3
 8005988:	da0d      	bge.n	80059a6 <__swhatbuf_r+0x2e>
 800598a:	89a3      	ldrh	r3, [r4, #12]
 800598c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005990:	f04f 0100 	mov.w	r1, #0
 8005994:	bf14      	ite	ne
 8005996:	2340      	movne	r3, #64	@ 0x40
 8005998:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800599c:	2000      	movs	r0, #0
 800599e:	6031      	str	r1, [r6, #0]
 80059a0:	602b      	str	r3, [r5, #0]
 80059a2:	b016      	add	sp, #88	@ 0x58
 80059a4:	bd70      	pop	{r4, r5, r6, pc}
 80059a6:	466a      	mov	r2, sp
 80059a8:	f000 f862 	bl	8005a70 <_fstat_r>
 80059ac:	2800      	cmp	r0, #0
 80059ae:	dbec      	blt.n	800598a <__swhatbuf_r+0x12>
 80059b0:	9901      	ldr	r1, [sp, #4]
 80059b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80059b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80059ba:	4259      	negs	r1, r3
 80059bc:	4159      	adcs	r1, r3
 80059be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059c2:	e7eb      	b.n	800599c <__swhatbuf_r+0x24>

080059c4 <__smakebuf_r>:
 80059c4:	898b      	ldrh	r3, [r1, #12]
 80059c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059c8:	079d      	lsls	r5, r3, #30
 80059ca:	4606      	mov	r6, r0
 80059cc:	460c      	mov	r4, r1
 80059ce:	d507      	bpl.n	80059e0 <__smakebuf_r+0x1c>
 80059d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80059d4:	6023      	str	r3, [r4, #0]
 80059d6:	6123      	str	r3, [r4, #16]
 80059d8:	2301      	movs	r3, #1
 80059da:	6163      	str	r3, [r4, #20]
 80059dc:	b003      	add	sp, #12
 80059de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059e0:	ab01      	add	r3, sp, #4
 80059e2:	466a      	mov	r2, sp
 80059e4:	f7ff ffc8 	bl	8005978 <__swhatbuf_r>
 80059e8:	9f00      	ldr	r7, [sp, #0]
 80059ea:	4605      	mov	r5, r0
 80059ec:	4639      	mov	r1, r7
 80059ee:	4630      	mov	r0, r6
 80059f0:	f7ff f85e 	bl	8004ab0 <_malloc_r>
 80059f4:	b948      	cbnz	r0, 8005a0a <__smakebuf_r+0x46>
 80059f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059fa:	059a      	lsls	r2, r3, #22
 80059fc:	d4ee      	bmi.n	80059dc <__smakebuf_r+0x18>
 80059fe:	f023 0303 	bic.w	r3, r3, #3
 8005a02:	f043 0302 	orr.w	r3, r3, #2
 8005a06:	81a3      	strh	r3, [r4, #12]
 8005a08:	e7e2      	b.n	80059d0 <__smakebuf_r+0xc>
 8005a0a:	89a3      	ldrh	r3, [r4, #12]
 8005a0c:	6020      	str	r0, [r4, #0]
 8005a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a12:	81a3      	strh	r3, [r4, #12]
 8005a14:	9b01      	ldr	r3, [sp, #4]
 8005a16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005a1a:	b15b      	cbz	r3, 8005a34 <__smakebuf_r+0x70>
 8005a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a20:	4630      	mov	r0, r6
 8005a22:	f000 f837 	bl	8005a94 <_isatty_r>
 8005a26:	b128      	cbz	r0, 8005a34 <__smakebuf_r+0x70>
 8005a28:	89a3      	ldrh	r3, [r4, #12]
 8005a2a:	f023 0303 	bic.w	r3, r3, #3
 8005a2e:	f043 0301 	orr.w	r3, r3, #1
 8005a32:	81a3      	strh	r3, [r4, #12]
 8005a34:	89a3      	ldrh	r3, [r4, #12]
 8005a36:	431d      	orrs	r5, r3
 8005a38:	81a5      	strh	r5, [r4, #12]
 8005a3a:	e7cf      	b.n	80059dc <__smakebuf_r+0x18>

08005a3c <memmove>:
 8005a3c:	4288      	cmp	r0, r1
 8005a3e:	b510      	push	{r4, lr}
 8005a40:	eb01 0402 	add.w	r4, r1, r2
 8005a44:	d902      	bls.n	8005a4c <memmove+0x10>
 8005a46:	4284      	cmp	r4, r0
 8005a48:	4623      	mov	r3, r4
 8005a4a:	d807      	bhi.n	8005a5c <memmove+0x20>
 8005a4c:	1e43      	subs	r3, r0, #1
 8005a4e:	42a1      	cmp	r1, r4
 8005a50:	d008      	beq.n	8005a64 <memmove+0x28>
 8005a52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a5a:	e7f8      	b.n	8005a4e <memmove+0x12>
 8005a5c:	4402      	add	r2, r0
 8005a5e:	4601      	mov	r1, r0
 8005a60:	428a      	cmp	r2, r1
 8005a62:	d100      	bne.n	8005a66 <memmove+0x2a>
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a6e:	e7f7      	b.n	8005a60 <memmove+0x24>

08005a70 <_fstat_r>:
 8005a70:	b538      	push	{r3, r4, r5, lr}
 8005a72:	4d07      	ldr	r5, [pc, #28]	@ (8005a90 <_fstat_r+0x20>)
 8005a74:	2300      	movs	r3, #0
 8005a76:	4604      	mov	r4, r0
 8005a78:	4608      	mov	r0, r1
 8005a7a:	4611      	mov	r1, r2
 8005a7c:	602b      	str	r3, [r5, #0]
 8005a7e:	f000 f94d 	bl	8005d1c <_fstat>
 8005a82:	1c43      	adds	r3, r0, #1
 8005a84:	d102      	bne.n	8005a8c <_fstat_r+0x1c>
 8005a86:	682b      	ldr	r3, [r5, #0]
 8005a88:	b103      	cbz	r3, 8005a8c <_fstat_r+0x1c>
 8005a8a:	6023      	str	r3, [r4, #0]
 8005a8c:	bd38      	pop	{r3, r4, r5, pc}
 8005a8e:	bf00      	nop
 8005a90:	2000122c 	.word	0x2000122c

08005a94 <_isatty_r>:
 8005a94:	b538      	push	{r3, r4, r5, lr}
 8005a96:	4d06      	ldr	r5, [pc, #24]	@ (8005ab0 <_isatty_r+0x1c>)
 8005a98:	2300      	movs	r3, #0
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	4608      	mov	r0, r1
 8005a9e:	602b      	str	r3, [r5, #0]
 8005aa0:	f000 f944 	bl	8005d2c <_isatty>
 8005aa4:	1c43      	adds	r3, r0, #1
 8005aa6:	d102      	bne.n	8005aae <_isatty_r+0x1a>
 8005aa8:	682b      	ldr	r3, [r5, #0]
 8005aaa:	b103      	cbz	r3, 8005aae <_isatty_r+0x1a>
 8005aac:	6023      	str	r3, [r4, #0]
 8005aae:	bd38      	pop	{r3, r4, r5, pc}
 8005ab0:	2000122c 	.word	0x2000122c

08005ab4 <expf>:
 8005ab4:	b508      	push	{r3, lr}
 8005ab6:	ed2d 8b02 	vpush	{d8}
 8005aba:	eef0 8a40 	vmov.f32	s17, s0
 8005abe:	f000 f85f 	bl	8005b80 <__ieee754_expf>
 8005ac2:	eeb0 8a40 	vmov.f32	s16, s0
 8005ac6:	eeb0 0a68 	vmov.f32	s0, s17
 8005aca:	f000 f829 	bl	8005b20 <finitef>
 8005ace:	b160      	cbz	r0, 8005aea <expf+0x36>
 8005ad0:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8005b10 <expf+0x5c>
 8005ad4:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005adc:	dd0a      	ble.n	8005af4 <expf+0x40>
 8005ade:	f7ff fb2d 	bl	800513c <__errno>
 8005ae2:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8005b14 <expf+0x60>
 8005ae6:	2322      	movs	r3, #34	@ 0x22
 8005ae8:	6003      	str	r3, [r0, #0]
 8005aea:	eeb0 0a48 	vmov.f32	s0, s16
 8005aee:	ecbd 8b02 	vpop	{d8}
 8005af2:	bd08      	pop	{r3, pc}
 8005af4:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005b18 <expf+0x64>
 8005af8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b00:	d5f3      	bpl.n	8005aea <expf+0x36>
 8005b02:	f7ff fb1b 	bl	800513c <__errno>
 8005b06:	2322      	movs	r3, #34	@ 0x22
 8005b08:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8005b1c <expf+0x68>
 8005b0c:	6003      	str	r3, [r0, #0]
 8005b0e:	e7ec      	b.n	8005aea <expf+0x36>
 8005b10:	42b17217 	.word	0x42b17217
 8005b14:	7f800000 	.word	0x7f800000
 8005b18:	c2cff1b5 	.word	0xc2cff1b5
 8005b1c:	00000000 	.word	0x00000000

08005b20 <finitef>:
 8005b20:	ee10 3a10 	vmov	r3, s0
 8005b24:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8005b28:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005b2c:	bfac      	ite	ge
 8005b2e:	2000      	movge	r0, #0
 8005b30:	2001      	movlt	r0, #1
 8005b32:	4770      	bx	lr

08005b34 <with_errnof>:
 8005b34:	b510      	push	{r4, lr}
 8005b36:	ed2d 8b02 	vpush	{d8}
 8005b3a:	eeb0 8a40 	vmov.f32	s16, s0
 8005b3e:	4604      	mov	r4, r0
 8005b40:	f7ff fafc 	bl	800513c <__errno>
 8005b44:	eeb0 0a48 	vmov.f32	s0, s16
 8005b48:	ecbd 8b02 	vpop	{d8}
 8005b4c:	6004      	str	r4, [r0, #0]
 8005b4e:	bd10      	pop	{r4, pc}

08005b50 <xflowf>:
 8005b50:	b130      	cbz	r0, 8005b60 <xflowf+0x10>
 8005b52:	eef1 7a40 	vneg.f32	s15, s0
 8005b56:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005b5a:	2022      	movs	r0, #34	@ 0x22
 8005b5c:	f7ff bfea 	b.w	8005b34 <with_errnof>
 8005b60:	eef0 7a40 	vmov.f32	s15, s0
 8005b64:	e7f7      	b.n	8005b56 <xflowf+0x6>
	...

08005b68 <__math_uflowf>:
 8005b68:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005b70 <__math_uflowf+0x8>
 8005b6c:	f7ff bff0 	b.w	8005b50 <xflowf>
 8005b70:	10000000 	.word	0x10000000

08005b74 <__math_oflowf>:
 8005b74:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005b7c <__math_oflowf+0x8>
 8005b78:	f7ff bfea 	b.w	8005b50 <xflowf>
 8005b7c:	70000000 	.word	0x70000000

08005b80 <__ieee754_expf>:
 8005b80:	ee10 2a10 	vmov	r2, s0
 8005b84:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8005b88:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005b8c:	d902      	bls.n	8005b94 <__ieee754_expf+0x14>
 8005b8e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005b92:	4770      	bx	lr
 8005b94:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8005b98:	d106      	bne.n	8005ba8 <__ieee754_expf+0x28>
 8005b9a:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8005cd4 <__ieee754_expf+0x154>
 8005b9e:	2900      	cmp	r1, #0
 8005ba0:	bf18      	it	ne
 8005ba2:	eeb0 0a67 	vmovne.f32	s0, s15
 8005ba6:	4770      	bx	lr
 8005ba8:	484b      	ldr	r0, [pc, #300]	@ (8005cd8 <__ieee754_expf+0x158>)
 8005baa:	4282      	cmp	r2, r0
 8005bac:	dd02      	ble.n	8005bb4 <__ieee754_expf+0x34>
 8005bae:	2000      	movs	r0, #0
 8005bb0:	f7ff bfe0 	b.w	8005b74 <__math_oflowf>
 8005bb4:	2a00      	cmp	r2, #0
 8005bb6:	da05      	bge.n	8005bc4 <__ieee754_expf+0x44>
 8005bb8:	4a48      	ldr	r2, [pc, #288]	@ (8005cdc <__ieee754_expf+0x15c>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d902      	bls.n	8005bc4 <__ieee754_expf+0x44>
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	f7ff bfd2 	b.w	8005b68 <__math_uflowf>
 8005bc4:	4a46      	ldr	r2, [pc, #280]	@ (8005ce0 <__ieee754_expf+0x160>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005bcc:	d952      	bls.n	8005c74 <__ieee754_expf+0xf4>
 8005bce:	4a45      	ldr	r2, [pc, #276]	@ (8005ce4 <__ieee754_expf+0x164>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8005bd6:	d834      	bhi.n	8005c42 <__ieee754_expf+0xc2>
 8005bd8:	4b43      	ldr	r3, [pc, #268]	@ (8005ce8 <__ieee754_expf+0x168>)
 8005bda:	4413      	add	r3, r2
 8005bdc:	ed93 7a00 	vldr	s14, [r3]
 8005be0:	4b42      	ldr	r3, [pc, #264]	@ (8005cec <__ieee754_expf+0x16c>)
 8005be2:	4413      	add	r3, r2
 8005be4:	ee30 7a47 	vsub.f32	s14, s0, s14
 8005be8:	f081 0201 	eor.w	r2, r1, #1
 8005bec:	edd3 7a00 	vldr	s15, [r3]
 8005bf0:	1a52      	subs	r2, r2, r1
 8005bf2:	ee37 0a67 	vsub.f32	s0, s14, s15
 8005bf6:	ee20 6a00 	vmul.f32	s12, s0, s0
 8005bfa:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8005cf0 <__ieee754_expf+0x170>
 8005bfe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005cf4 <__ieee754_expf+0x174>
 8005c02:	eee6 6a05 	vfma.f32	s13, s12, s10
 8005c06:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8005cf8 <__ieee754_expf+0x178>
 8005c0a:	eea6 5a86 	vfma.f32	s10, s13, s12
 8005c0e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005cfc <__ieee754_expf+0x17c>
 8005c12:	eee5 6a06 	vfma.f32	s13, s10, s12
 8005c16:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8005d00 <__ieee754_expf+0x180>
 8005c1a:	eea6 5a86 	vfma.f32	s10, s13, s12
 8005c1e:	eef0 6a40 	vmov.f32	s13, s0
 8005c22:	eee5 6a46 	vfms.f32	s13, s10, s12
 8005c26:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8005c2a:	ee20 5a26 	vmul.f32	s10, s0, s13
 8005c2e:	bb92      	cbnz	r2, 8005c96 <__ieee754_expf+0x116>
 8005c30:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8005c34:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8005c38:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005c3c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8005c40:	4770      	bx	lr
 8005c42:	4b30      	ldr	r3, [pc, #192]	@ (8005d04 <__ieee754_expf+0x184>)
 8005c44:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8005d08 <__ieee754_expf+0x188>
 8005c48:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8005d0c <__ieee754_expf+0x18c>
 8005c4c:	4413      	add	r3, r2
 8005c4e:	edd3 7a00 	vldr	s15, [r3]
 8005c52:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005c56:	eeb0 7a40 	vmov.f32	s14, s0
 8005c5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c5e:	ee17 2a90 	vmov	r2, s15
 8005c62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c66:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8005c6a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8005d10 <__ieee754_expf+0x190>
 8005c6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005c72:	e7be      	b.n	8005bf2 <__ieee754_expf+0x72>
 8005c74:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8005c78:	d20b      	bcs.n	8005c92 <__ieee754_expf+0x112>
 8005c7a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005d14 <__ieee754_expf+0x194>
 8005c7e:	ee70 6a26 	vadd.f32	s13, s0, s13
 8005c82:	eef4 6ae5 	vcmpe.f32	s13, s11
 8005c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c8a:	dd02      	ble.n	8005c92 <__ieee754_expf+0x112>
 8005c8c:	ee30 0a25 	vadd.f32	s0, s0, s11
 8005c90:	4770      	bx	lr
 8005c92:	2200      	movs	r2, #0
 8005c94:	e7af      	b.n	8005bf6 <__ieee754_expf+0x76>
 8005c96:	ee36 6a66 	vsub.f32	s12, s12, s13
 8005c9a:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8005c9e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8005ca2:	bfb8      	it	lt
 8005ca4:	3264      	addlt	r2, #100	@ 0x64
 8005ca6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005caa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cae:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8005cb2:	ee17 3a90 	vmov	r3, s15
 8005cb6:	bfab      	itete	ge
 8005cb8:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8005cbc:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8005cc0:	ee00 3a10 	vmovge	s0, r3
 8005cc4:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8005d18 <__ieee754_expf+0x198>
 8005cc8:	bfbc      	itt	lt
 8005cca:	ee00 3a10 	vmovlt	s0, r3
 8005cce:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8005cd2:	4770      	bx	lr
 8005cd4:	00000000 	.word	0x00000000
 8005cd8:	42b17217 	.word	0x42b17217
 8005cdc:	42cff1b5 	.word	0x42cff1b5
 8005ce0:	3eb17218 	.word	0x3eb17218
 8005ce4:	3f851591 	.word	0x3f851591
 8005ce8:	08025604 	.word	0x08025604
 8005cec:	080255fc 	.word	0x080255fc
 8005cf0:	3331bb4c 	.word	0x3331bb4c
 8005cf4:	b5ddea0e 	.word	0xb5ddea0e
 8005cf8:	388ab355 	.word	0x388ab355
 8005cfc:	bb360b61 	.word	0xbb360b61
 8005d00:	3e2aaaab 	.word	0x3e2aaaab
 8005d04:	0802560c 	.word	0x0802560c
 8005d08:	3fb8aa3b 	.word	0x3fb8aa3b
 8005d0c:	3f317180 	.word	0x3f317180
 8005d10:	3717f7d1 	.word	0x3717f7d1
 8005d14:	7149f2ca 	.word	0x7149f2ca
 8005d18:	0d800000 	.word	0x0d800000

08005d1c <_fstat>:
 8005d1c:	4b02      	ldr	r3, [pc, #8]	@ (8005d28 <_fstat+0xc>)
 8005d1e:	2258      	movs	r2, #88	@ 0x58
 8005d20:	601a      	str	r2, [r3, #0]
 8005d22:	f04f 30ff 	mov.w	r0, #4294967295
 8005d26:	4770      	bx	lr
 8005d28:	2000122c 	.word	0x2000122c

08005d2c <_isatty>:
 8005d2c:	4b02      	ldr	r3, [pc, #8]	@ (8005d38 <_isatty+0xc>)
 8005d2e:	2258      	movs	r2, #88	@ 0x58
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	2000      	movs	r0, #0
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	2000122c 	.word	0x2000122c

08005d3c <_init>:
 8005d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d3e:	bf00      	nop
 8005d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d42:	bc08      	pop	{r3}
 8005d44:	469e      	mov	lr, r3
 8005d46:	4770      	bx	lr

08005d48 <_fini>:
 8005d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4a:	bf00      	nop
 8005d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d4e:	bc08      	pop	{r3}
 8005d50:	469e      	mov	lr, r3
 8005d52:	4770      	bx	lr
