
M-PFW-043-00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020a78  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000047e0  08020c78  08020c78  00030c78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08025458  08025458  00035458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08025460  08025460  00035460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08025464  08025464  00035464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000007b0  20020000  08025468  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  000407b0  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  000407b0  2**0
                  CONTENTS
  9 .bss          000173f8  200207b0  200207b0  000407b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  20037ba8  20037ba8  000407b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000407b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00113b15  00000000  00000000  000407e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000fd8c  00000000  00000000  001542f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00003418  00000000  00000000  00164088  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002e10  00000000  00000000  001674a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0002b25d  00000000  00000000  0016a2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00011cc1  00000000  00000000  0019550d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  001a71ce  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000da8c  00000000  00000000  001a724c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  001b4cd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200207b0 	.word	0x200207b0
 800021c:	00000000 	.word	0x00000000
 8000220:	08020c60 	.word	0x08020c60

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200207b4 	.word	0x200207b4
 800023c:	08020c60 	.word	0x08020c60

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f092 0f00 	teq	r2, #0
 80005da:	bf14      	ite	ne
 80005dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	e720      	b.n	8000434 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aedc 	beq.w	80003e2 <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6c1      	b.n	80003e2 <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__gedf2>:
 8000a84:	f04f 3cff 	mov.w	ip, #4294967295
 8000a88:	e006      	b.n	8000a98 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__ledf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	e002      	b.n	8000a98 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__cmpdf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	bf18      	it	ne
 8000aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aae:	d01b      	beq.n	8000ae8 <__cmpdf2+0x54>
 8000ab0:	b001      	add	sp, #4
 8000ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ab6:	bf0c      	ite	eq
 8000ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000abc:	ea91 0f03 	teqne	r1, r3
 8000ac0:	bf02      	ittt	eq
 8000ac2:	ea90 0f02 	teqeq	r0, r2
 8000ac6:	2000      	moveq	r0, #0
 8000ac8:	4770      	bxeq	lr
 8000aca:	f110 0f00 	cmn.w	r0, #0
 8000ace:	ea91 0f03 	teq	r1, r3
 8000ad2:	bf58      	it	pl
 8000ad4:	4299      	cmppl	r1, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4290      	cmpeq	r0, r2
 8000ada:	bf2c      	ite	cs
 8000adc:	17d8      	asrcs	r0, r3, #31
 8000ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ae2:	f040 0001 	orr.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d102      	bne.n	8000af8 <__cmpdf2+0x64>
 8000af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af6:	d107      	bne.n	8000b08 <__cmpdf2+0x74>
 8000af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d1d6      	bne.n	8000ab0 <__cmpdf2+0x1c>
 8000b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b06:	d0d3      	beq.n	8000ab0 <__cmpdf2+0x1c>
 8000b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdrcmple>:
 8000b10:	4684      	mov	ip, r0
 8000b12:	4610      	mov	r0, r2
 8000b14:	4662      	mov	r2, ip
 8000b16:	468c      	mov	ip, r1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	e000      	b.n	8000b20 <__aeabi_cdcmpeq>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdcmpeq>:
 8000b20:	b501      	push	{r0, lr}
 8000b22:	f7ff ffb7 	bl	8000a94 <__cmpdf2>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	bf48      	it	mi
 8000b2a:	f110 0f00 	cmnmi.w	r0, #0
 8000b2e:	bd01      	pop	{r0, pc}

08000b30 <__aeabi_dcmpeq>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff fff4 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b38:	bf0c      	ite	eq
 8000b3a:	2001      	moveq	r0, #1
 8000b3c:	2000      	movne	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmplt>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffea 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b4c:	bf34      	ite	cc
 8000b4e:	2001      	movcc	r0, #1
 8000b50:	2000      	movcs	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmple>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffe0 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpge>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffce 	bl	8000b10 <__aeabi_cdrcmple>
 8000b74:	bf94      	ite	ls
 8000b76:	2001      	movls	r0, #1
 8000b78:	2000      	movhi	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpgt>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff ffc4 	bl	8000b10 <__aeabi_cdrcmple>
 8000b88:	bf34      	ite	cc
 8000b8a:	2001      	movcc	r0, #1
 8000b8c:	2000      	movcs	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmpun>:
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x10>
 8000b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba2:	d10a      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x20>
 8000bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb2:	d102      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0001 	mov.w	r0, #1
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2iz>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d215      	bcs.n	8000bf6 <__aeabi_d2iz+0x36>
 8000bca:	d511      	bpl.n	8000bf0 <__aeabi_d2iz+0x30>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d912      	bls.n	8000bfc <__aeabi_d2iz+0x3c>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d105      	bne.n	8000c08 <__aeabi_d2iz+0x48>
 8000bfc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	bf08      	it	eq
 8000c02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c06:	4770      	bx	lr
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_uldivmod>:
 8000c10:	b953      	cbnz	r3, 8000c28 <__aeabi_uldivmod+0x18>
 8000c12:	b94a      	cbnz	r2, 8000c28 <__aeabi_uldivmod+0x18>
 8000c14:	2900      	cmp	r1, #0
 8000c16:	bf08      	it	eq
 8000c18:	2800      	cmpeq	r0, #0
 8000c1a:	bf1c      	itt	ne
 8000c1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c20:	f04f 30ff 	movne.w	r0, #4294967295
 8000c24:	f000 b97a 	b.w	8000f1c <__aeabi_idiv0>
 8000c28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c30:	f000 f806 	bl	8000c40 <__udivmoddi4>
 8000c34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3c:	b004      	add	sp, #16
 8000c3e:	4770      	bx	lr

08000c40 <__udivmoddi4>:
 8000c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c44:	468c      	mov	ip, r1
 8000c46:	460d      	mov	r5, r1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	9e08      	ldr	r6, [sp, #32]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d151      	bne.n	8000cf4 <__udivmoddi4+0xb4>
 8000c50:	428a      	cmp	r2, r1
 8000c52:	4617      	mov	r7, r2
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0xf2>
 8000c56:	fab2 fe82 	clz	lr, r2
 8000c5a:	f1be 0f00 	cmp.w	lr, #0
 8000c5e:	d00b      	beq.n	8000c78 <__udivmoddi4+0x38>
 8000c60:	f1ce 0c20 	rsb	ip, lr, #32
 8000c64:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c68:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c6c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c70:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c74:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c7c:	0c25      	lsrs	r5, r4, #16
 8000c7e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c82:	fa1f f987 	uxth.w	r9, r7
 8000c86:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c8e:	fb08 f309 	mul.w	r3, r8, r9
 8000c92:	42ab      	cmp	r3, r5
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x6c>
 8000c96:	19ed      	adds	r5, r5, r7
 8000c98:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c9c:	f080 8123 	bcs.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca0:	42ab      	cmp	r3, r5
 8000ca2:	f240 8120 	bls.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca6:	f1a8 0802 	sub.w	r8, r8, #2
 8000caa:	443d      	add	r5, r7
 8000cac:	1aed      	subs	r5, r5, r3
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cb4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cbc:	fb00 f909 	mul.w	r9, r0, r9
 8000cc0:	45a1      	cmp	r9, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x98>
 8000cc4:	19e4      	adds	r4, r4, r7
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 810a 	bcs.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cce:	45a1      	cmp	r9, r4
 8000cd0:	f240 8107 	bls.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	eba4 0409 	sub.w	r4, r4, r9
 8000cdc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d061      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000ce6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cea:	2300      	movs	r3, #0
 8000cec:	6034      	str	r4, [r6, #0]
 8000cee:	6073      	str	r3, [r6, #4]
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0xc8>
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d054      	beq.n	8000da6 <__udivmoddi4+0x166>
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d02:	4608      	mov	r0, r1
 8000d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d08:	fab3 f183 	clz	r1, r3
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	f040 808e 	bne.w	8000e2e <__udivmoddi4+0x1ee>
 8000d12:	42ab      	cmp	r3, r5
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xdc>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80fa 	bhi.w	8000f10 <__udivmoddi4+0x2d0>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	46ac      	mov	ip, r5
 8000d26:	2e00      	cmp	r6, #0
 8000d28:	d03f      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000d2a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	b912      	cbnz	r2, 8000d3a <__udivmoddi4+0xfa>
 8000d34:	2701      	movs	r7, #1
 8000d36:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d3a:	fab7 fe87 	clz	lr, r7
 8000d3e:	f1be 0f00 	cmp.w	lr, #0
 8000d42:	d134      	bne.n	8000dae <__udivmoddi4+0x16e>
 8000d44:	1beb      	subs	r3, r5, r7
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	fa1f fc87 	uxth.w	ip, r7
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d52:	0c25      	lsrs	r5, r4, #16
 8000d54:	fb02 3318 	mls	r3, r2, r8, r3
 8000d58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d5c:	fb0c f308 	mul.w	r3, ip, r8
 8000d60:	42ab      	cmp	r3, r5
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x134>
 8000d64:	19ed      	adds	r5, r5, r7
 8000d66:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x132>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	f200 80d1 	bhi.w	8000f14 <__udivmoddi4+0x2d4>
 8000d72:	4680      	mov	r8, r0
 8000d74:	1aed      	subs	r5, r5, r3
 8000d76:	b2a3      	uxth	r3, r4
 8000d78:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d7c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d84:	fb0c fc00 	mul.w	ip, ip, r0
 8000d88:	45a4      	cmp	ip, r4
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x15c>
 8000d8c:	19e4      	adds	r4, r4, r7
 8000d8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x15a>
 8000d94:	45a4      	cmp	ip, r4
 8000d96:	f200 80b8 	bhi.w	8000f0a <__udivmoddi4+0x2ca>
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	eba4 040c 	sub.w	r4, r4, ip
 8000da0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da4:	e79d      	b.n	8000ce2 <__udivmoddi4+0xa2>
 8000da6:	4631      	mov	r1, r6
 8000da8:	4630      	mov	r0, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	f1ce 0420 	rsb	r4, lr, #32
 8000db2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000db6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dba:	fa20 f804 	lsr.w	r8, r0, r4
 8000dbe:	0c3a      	lsrs	r2, r7, #16
 8000dc0:	fa25 f404 	lsr.w	r4, r5, r4
 8000dc4:	ea48 0803 	orr.w	r8, r8, r3
 8000dc8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dcc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd0:	fb02 4411 	mls	r4, r2, r1, r4
 8000dd4:	fa1f fc87 	uxth.w	ip, r7
 8000dd8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ddc:	fb01 f30c 	mul.w	r3, r1, ip
 8000de0:	42ab      	cmp	r3, r5
 8000de2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x1bc>
 8000de8:	19ed      	adds	r5, r5, r7
 8000dea:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dee:	f080 808a 	bcs.w	8000f06 <__udivmoddi4+0x2c6>
 8000df2:	42ab      	cmp	r3, r5
 8000df4:	f240 8087 	bls.w	8000f06 <__udivmoddi4+0x2c6>
 8000df8:	3902      	subs	r1, #2
 8000dfa:	443d      	add	r5, r7
 8000dfc:	1aeb      	subs	r3, r5, r3
 8000dfe:	fa1f f588 	uxth.w	r5, r8
 8000e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e06:	fb02 3310 	mls	r3, r2, r0, r3
 8000e0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e0e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e12:	42ab      	cmp	r3, r5
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x1e6>
 8000e16:	19ed      	adds	r5, r5, r7
 8000e18:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1c:	d26f      	bcs.n	8000efe <__udivmoddi4+0x2be>
 8000e1e:	42ab      	cmp	r3, r5
 8000e20:	d96d      	bls.n	8000efe <__udivmoddi4+0x2be>
 8000e22:	3802      	subs	r0, #2
 8000e24:	443d      	add	r5, r7
 8000e26:	1aeb      	subs	r3, r5, r3
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	e78f      	b.n	8000d4e <__udivmoddi4+0x10e>
 8000e2e:	f1c1 0720 	rsb	r7, r1, #32
 8000e32:	fa22 f807 	lsr.w	r8, r2, r7
 8000e36:	408b      	lsls	r3, r1
 8000e38:	fa05 f401 	lsl.w	r4, r5, r1
 8000e3c:	ea48 0303 	orr.w	r3, r8, r3
 8000e40:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e48:	40fd      	lsrs	r5, r7
 8000e4a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e4e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e52:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e56:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e62:	fb09 f408 	mul.w	r4, r9, r8
 8000e66:	42ac      	cmp	r4, r5
 8000e68:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x244>
 8000e72:	18ed      	adds	r5, r5, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	d243      	bcs.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7a:	42ac      	cmp	r4, r5
 8000e7c:	d941      	bls.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e82:	441d      	add	r5, r3
 8000e84:	1b2d      	subs	r5, r5, r4
 8000e86:	fa1f fe8e 	uxth.w	lr, lr
 8000e8a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e8e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e96:	fb00 f808 	mul.w	r8, r0, r8
 8000e9a:	45a0      	cmp	r8, r4
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x26e>
 8000e9e:	18e4      	adds	r4, r4, r3
 8000ea0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ea4:	d229      	bcs.n	8000efa <__udivmoddi4+0x2ba>
 8000ea6:	45a0      	cmp	r8, r4
 8000ea8:	d927      	bls.n	8000efa <__udivmoddi4+0x2ba>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	441c      	add	r4, r3
 8000eae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb2:	eba4 0408 	sub.w	r4, r4, r8
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	454c      	cmp	r4, r9
 8000ebc:	46c6      	mov	lr, r8
 8000ebe:	464d      	mov	r5, r9
 8000ec0:	d315      	bcc.n	8000eee <__udivmoddi4+0x2ae>
 8000ec2:	d012      	beq.n	8000eea <__udivmoddi4+0x2aa>
 8000ec4:	b156      	cbz	r6, 8000edc <__udivmoddi4+0x29c>
 8000ec6:	ebba 030e 	subs.w	r3, sl, lr
 8000eca:	eb64 0405 	sbc.w	r4, r4, r5
 8000ece:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed2:	40cb      	lsrs	r3, r1
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	40cc      	lsrs	r4, r1
 8000ed8:	6037      	str	r7, [r6, #0]
 8000eda:	6074      	str	r4, [r6, #4]
 8000edc:	2100      	movs	r1, #0
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	e6f8      	b.n	8000cd8 <__udivmoddi4+0x98>
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	e6e0      	b.n	8000cac <__udivmoddi4+0x6c>
 8000eea:	45c2      	cmp	sl, r8
 8000eec:	d2ea      	bcs.n	8000ec4 <__udivmoddi4+0x284>
 8000eee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ef6:	3801      	subs	r0, #1
 8000ef8:	e7e4      	b.n	8000ec4 <__udivmoddi4+0x284>
 8000efa:	4628      	mov	r0, r5
 8000efc:	e7d7      	b.n	8000eae <__udivmoddi4+0x26e>
 8000efe:	4640      	mov	r0, r8
 8000f00:	e791      	b.n	8000e26 <__udivmoddi4+0x1e6>
 8000f02:	4681      	mov	r9, r0
 8000f04:	e7be      	b.n	8000e84 <__udivmoddi4+0x244>
 8000f06:	4601      	mov	r1, r0
 8000f08:	e778      	b.n	8000dfc <__udivmoddi4+0x1bc>
 8000f0a:	3802      	subs	r0, #2
 8000f0c:	443c      	add	r4, r7
 8000f0e:	e745      	b.n	8000d9c <__udivmoddi4+0x15c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xe6>
 8000f14:	f1a8 0802 	sub.w	r8, r8, #2
 8000f18:	443d      	add	r5, r7
 8000f1a:	e72b      	b.n	8000d74 <__udivmoddi4+0x134>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 fe73 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f806 	bl	8000f3c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f30:	f01b fe38 	bl	801cba4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_InitTick+0x54>)
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_InitTick+0x58>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fe9b 	bl	8001c96 <HAL_SYSTICK_Config>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00e      	b.n	8000f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b0f      	cmp	r3, #15
 8000f6e:	d80a      	bhi.n	8000f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f70:	2200      	movs	r2, #0
 8000f72:	6879      	ldr	r1, [r7, #4]
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295
 8000f78:	f000 fe55 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f7c:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <HAL_InitTick+0x5c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e000      	b.n	8000f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2002013c 	.word	0x2002013c
 8000f94:	20020004 	.word	0x20020004
 8000f98:	20020000 	.word	0x20020000

08000f9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_IncTick+0x20>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fae:	6013      	str	r3, [r2, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20020004 	.word	0x20020004
 8000fc0:	20020cfc 	.word	0x20020cfc

08000fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <HAL_GetTick+0x14>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20020cfc 	.word	0x20020cfc

08000fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe4:	f7ff ffee 	bl	8000fc4 <HAL_GetTick>
 8000fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff4:	d005      	beq.n	8001002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_Delay+0x40>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001002:	bf00      	nop
 8001004:	f7ff ffde 	bl	8000fc4 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	1ad2      	subs	r2, r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	429a      	cmp	r2, r3
 8001012:	d3f7      	bcc.n	8001004 <HAL_Delay+0x28>
  {
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20020004 	.word	0x20020004

08001020 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]

  /* Check CAN handle */
  if (hcan == NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <HAL_CAN_Init+0x16>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e0ec      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	d102      	bne.n	8001048 <HAL_CAN_Init+0x28>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f013 fcfa 	bl	8014a3c <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	f022 0202 	bic.w	r2, r2, #2
 8001056:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001058:	f7ff ffb4 	bl	8000fc4 <HAL_GetTick>
 800105c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 800105e:	e012      	b.n	8001086 <HAL_CAN_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001060:	f7ff ffb0 	bl	8000fc4 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b0a      	cmp	r3, #10
 800106c:	d90b      	bls.n	8001086 <HAL_CAN_Init+0x66>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001072:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2205      	movs	r2, #5
 800107e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e0c4      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1e5      	bne.n	8001060 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a4:	f7ff ff8e 	bl	8000fc4 <HAL_GetTick>
 80010a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010aa:	e012      	b.n	80010d2 <HAL_CAN_Init+0xb2>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010ac:	f7ff ff8a 	bl	8000fc4 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d90b      	bls.n	80010d2 <HAL_CAN_Init+0xb2>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2205      	movs	r2, #5
 80010ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e09e      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0e5      	beq.n	80010ac <HAL_CAN_Init+0x8c>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	7e1b      	ldrb	r3, [r3, #24]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d108      	bne.n	80010fa <HAL_CAN_Init+0xda>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	6812      	ldr	r2, [r2, #0]
 80010f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	e007      	b.n	800110a <HAL_CAN_Init+0xea>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	6812      	ldr	r2, [r2, #0]
 8001102:	6812      	ldr	r2, [r2, #0]
 8001104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7e5b      	ldrb	r3, [r3, #25]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d108      	bne.n	8001124 <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	6812      	ldr	r2, [r2, #0]
 800111c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	e007      	b.n	8001134 <HAL_CAN_Init+0x114>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001132:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7e9b      	ldrb	r3, [r3, #26]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d108      	bne.n	800114e <HAL_CAN_Init+0x12e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	f042 0220 	orr.w	r2, r2, #32
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	e007      	b.n	800115e <HAL_CAN_Init+0x13e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	f022 0220 	bic.w	r2, r2, #32
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7edb      	ldrb	r3, [r3, #27]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d108      	bne.n	8001178 <HAL_CAN_Init+0x158>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	6812      	ldr	r2, [r2, #0]
 8001170:	f022 0210 	bic.w	r2, r2, #16
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	e007      	b.n	8001188 <HAL_CAN_Init+0x168>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	f042 0210 	orr.w	r2, r2, #16
 8001186:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	7f1b      	ldrb	r3, [r3, #28]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d108      	bne.n	80011a2 <HAL_CAN_Init+0x182>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	f042 0208 	orr.w	r2, r2, #8
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	e007      	b.n	80011b2 <HAL_CAN_Init+0x192>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	f022 0208 	bic.w	r2, r2, #8
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7f5b      	ldrb	r3, [r3, #29]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d108      	bne.n	80011cc <HAL_CAN_Init+0x1ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f042 0204 	orr.w	r2, r2, #4
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	e007      	b.n	80011dc <HAL_CAN_Init+0x1bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	f022 0204 	bic.w	r2, r2, #4
 80011da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	6891      	ldr	r1, [r2, #8]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	68d2      	ldr	r2, [r2, #12]
 80011e8:	4311      	orrs	r1, r2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6912      	ldr	r2, [r2, #16]
 80011ee:	4311      	orrs	r1, r2
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	6952      	ldr	r2, [r2, #20]
 80011f4:	4311      	orrs	r1, r2
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	6852      	ldr	r2, [r2, #4]
 80011fa:	3a01      	subs	r2, #1
 80011fc:	430a      	orrs	r2, r1
 80011fe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2201      	movs	r2, #1
 800120a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e015      	b.n	8001256 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  HAL_CAN_Stop(hcan);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f94c 	bl	80014c8 <HAL_CAN_Stop>

  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f013 fc91 	bl	8014b58 <HAL_CAN_MspDeInit>

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001244:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  CAN_TypeDef *can_ip = hcan->Instance;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	60fb      	str	r3, [r7, #12]

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b01      	cmp	r3, #1
 800127e:	d006      	beq.n	800128e <HAL_CAN_ConfigFilter+0x2e>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001286:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001288:	2b02      	cmp	r3, #2
 800128a:	f040 80c5 	bne.w	8001418 <HAL_CAN_ConfigFilter+0x1b8>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a68      	ldr	r2, [pc, #416]	; (8001434 <HAL_CAN_ConfigFilter+0x1d4>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d001      	beq.n	800129c <HAL_CAN_ConfigFilter+0x3c>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001298:	4b67      	ldr	r3, [pc, #412]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 800129a:	60fb      	str	r3, [r7, #12]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4a62      	ldr	r2, [pc, #392]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d111      	bne.n	80012d8 <HAL_CAN_ConfigFilter+0x78>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012ba:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	431a      	orrs	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	2201      	movs	r2, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	60bb      	str	r3, [r7, #8]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	43db      	mvns	r3, r3
 80012ee:	401a      	ands	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d123      	bne.n	8001346 <HAL_CAN_ConfigFilter+0xe6>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	43db      	mvns	r3, r3
 8001308:	401a      	ands	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001320:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3248      	adds	r2, #72	; 0x48
 8001326:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	6892      	ldr	r2, [r2, #8]
 8001332:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800133c:	68f9      	ldr	r1, [r7, #12]
 800133e:	3348      	adds	r3, #72	; 0x48
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d122      	bne.n	8001394 <HAL_CAN_ConfigFilter+0x134>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	431a      	orrs	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800136e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3248      	adds	r2, #72	; 0x48
 8001374:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	6892      	ldr	r2, [r2, #8]
 8001380:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	68d2      	ldr	r2, [r2, #12]
 8001386:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001388:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800138a:	68f9      	ldr	r1, [r7, #12]
 800138c:	3348      	adds	r3, #72	; 0x48
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	440b      	add	r3, r1
 8001392:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d109      	bne.n	80013b0 <HAL_CAN_ConfigFilter+0x150>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	401a      	ands	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80013ae:	e007      	b.n	80013c0 <HAL_CAN_ConfigFilter+0x160>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d109      	bne.n	80013dc <HAL_CAN_ConfigFilter+0x17c>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	43db      	mvns	r3, r3
 80013d2:	401a      	ands	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80013da:	e007      	b.n	80013ec <HAL_CAN_ConfigFilter+0x18c>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	431a      	orrs	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_CAN_ConfigFilter+0x1a4>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	431a      	orrs	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800140a:	f023 0201 	bic.w	r2, r3, #1
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	e006      	b.n	8001426 <HAL_CAN_ConfigFilter+0x1c6>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
  }
}
 8001426:	4618      	mov	r0, r3
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40003400 	.word	0x40003400
 8001438:	40006400 	.word	0x40006400

0800143c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_READY)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d12e      	bne.n	80014b2 <HAL_CAN_Start+0x76>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2202      	movs	r2, #2
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800146c:	f7ff fdaa 	bl	8000fc4 <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8001472:	e012      	b.n	800149a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001474:	f7ff fda6 	bl	8000fc4 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b0a      	cmp	r3, #10
 8001480:	d90b      	bls.n	800149a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001486:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2205      	movs	r2, #5
 8001492:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e012      	b.n	80014c0 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1e5      	bne.n	8001474 <HAL_CAN_Start+0x38>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e006      	b.n	80014c0 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
  }
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d133      	bne.n	8001548 <HAL_CAN_Stop+0x80>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff fd68 	bl	8000fc4 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80014f6:	e012      	b.n	800151e <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f8:	f7ff fd64 	bl	8000fc4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b0a      	cmp	r3, #10
 8001504:	d90b      	bls.n	800151e <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e01b      	b.n	8001556 <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0e5      	beq.n	80014f8 <HAL_CAN_Stop+0x30>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	6812      	ldr	r2, [r2, #0]
 8001536:	f022 0202 	bic.w	r2, r2, #2
 800153a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2201      	movs	r2, #1
 8001540:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e006      	b.n	8001556 <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
  }
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b01      	cmp	r3, #1
 8001572:	d005      	beq.n	8001580 <HAL_CAN_ActivateNotification+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800157a:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800157c:	2b02      	cmp	r3, #2
 800157e:	d109      	bne.n	8001594 <HAL_CAN_ActivateNotification+0x36>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	6951      	ldr	r1, [r2, #20]
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001590:	2300      	movs	r3, #0
 8001592:	e006      	b.n	80015a2 <HAL_CAN_ActivateNotification+0x44>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
  }
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b08a      	sub	sp, #40	; 0x28
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d07c      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d023      	beq.n	8001646 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2201      	movs	r2, #1
 8001604:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f97d 	bl	8001910 <HAL_CAN_TxMailbox0CompleteCallback>
 8001616:	e016      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	2b00      	cmp	r3, #0
 8001620:	d004      	beq.n	800162c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
 800162a:	e00c      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	2b00      	cmp	r3, #0
 8001634:	d004      	beq.n	8001640 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
 800163e:	e002      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f983 	bl	800194c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d024      	beq.n	800169a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001658:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f95d 	bl	8001924 <HAL_CAN_TxMailbox1CompleteCallback>
 800166a:	e016      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001672:	2b00      	cmp	r3, #0
 8001674:	d004      	beq.n	8001680 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
 800167e:	e00c      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
 8001692:	e002      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f963 	bl	8001960 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d024      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f93d 	bl	8001938 <HAL_CAN_TxMailbox2CompleteCallback>
 80016be:	e016      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d004      	beq.n	80016d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
 80016d2:	e00c      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
 80016e6:	e002      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f943 	bl	8001974 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00c      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d007      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001708:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2210      	movs	r2, #16
 8001710:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00b      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2208      	movs	r2, #8
 800172c:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f934 	bl	800199c <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d009      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f000 f91b 	bl	8001988 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8001752:	6a3b      	ldr	r3, [r7, #32]
 8001754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001758:	2b00      	cmp	r3, #0
 800175a:	d00c      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	2b00      	cmp	r3, #0
 8001764:	d007      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800176c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2210      	movs	r2, #16
 8001774:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00b      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2208      	movs	r2, #8
 8001790:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 f916 	bl	80019c4 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f003 0303 	and.w	r3, r3, #3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f8fd 	bl	80019b0 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00b      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2210      	movs	r2, #16
 80017d0:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f900 	bl	80019d8 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d006      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2208      	movs	r2, #8
 80017f2:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f000 f8f9 	bl	80019ec <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80017fa:	6a3b      	ldr	r3, [r7, #32]
 80017fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d075      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d06c      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != RESET))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001830:	2b00      	cmp	r3, #0
 8001832:	d008      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != RESET))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001846:	6a3b      	ldr	r3, [r7, #32]
 8001848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800184c:	2b00      	cmp	r3, #0
 800184e:	d008      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != RESET))
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001862:	6a3b      	ldr	r3, [r7, #32]
 8001864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001868:	2b00      	cmp	r3, #0
 800186a:	d03d      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != RESET))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001872:	2b00      	cmp	r3, #0
 8001874:	d038      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800187c:	2b30      	cmp	r3, #48	; 0x30
 800187e:	d017      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x302>
 8001880:	2b30      	cmp	r3, #48	; 0x30
 8001882:	d804      	bhi.n	800188e <HAL_CAN_IRQHandler+0x2e0>
 8001884:	2b10      	cmp	r3, #16
 8001886:	d009      	beq.n	800189c <HAL_CAN_IRQHandler+0x2ee>
 8001888:	2b20      	cmp	r3, #32
 800188a:	d00c      	beq.n	80018a6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800188c:	e024      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800188e:	2b50      	cmp	r3, #80	; 0x50
 8001890:	d018      	beq.n	80018c4 <HAL_CAN_IRQHandler+0x316>
 8001892:	2b60      	cmp	r3, #96	; 0x60
 8001894:	d01b      	beq.n	80018ce <HAL_CAN_IRQHandler+0x320>
 8001896:	2b40      	cmp	r3, #64	; 0x40
 8001898:	d00f      	beq.n	80018ba <HAL_CAN_IRQHandler+0x30c>
            break;
 800189a:	e01d      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018a4:	e018      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	f043 0310 	orr.w	r3, r3, #16
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018ae:	e013      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	f043 0320 	orr.w	r3, r3, #32
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018b8:	e00e      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018c2:	e009      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018cc:	e004      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018d6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6992      	ldr	r2, [r2, #24]
 80018e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018e6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2204      	movs	r2, #4
 80018ee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f87c 	bl	8001a00 <HAL_CAN_ErrorCallback>
  }
}
 8001908:	bf00      	nop
 800190a:	3728      	adds	r7, #40	; 0x28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <NVIC_SetPriorityGrouping+0x44>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a42:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	60d3      	str	r3, [r2, #12]
}
 8001a48:	bf00      	nop
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000ed00 	.word	0xe000ed00
 8001a58:	05fa0000 	.word	0x05fa0000

08001a5c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a82:	4909      	ldr	r1, [pc, #36]	; (8001aa8 <NVIC_EnableIRQ+0x30>)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	79fa      	ldrb	r2, [r7, #7]
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2001      	movs	r0, #1
 8001a92:	fa00 f202 	lsl.w	r2, r0, r2
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000e100 	.word	0xe000e100

08001aac <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ab6:	4909      	ldr	r1, [pc, #36]	; (8001adc <NVIC_DisableIRQ+0x30>)
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	79fa      	ldrb	r2, [r7, #7]
 8001ac0:	f002 021f 	and.w	r2, r2, #31
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	3320      	adds	r3, #32
 8001acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000e100 	.word	0xe000e100

08001ae0 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001aea:	4909      	ldr	r1, [pc, #36]	; (8001b10 <NVIC_ClearPendingIRQ+0x30>)
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	79fa      	ldrb	r2, [r7, #7]
 8001af4:	f002 021f 	and.w	r2, r2, #31
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	3360      	adds	r3, #96	; 0x60
 8001b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	da0b      	bge.n	8001b40 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	490d      	ldr	r1, [pc, #52]	; (8001b60 <NVIC_SetPriority+0x4c>)
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	3b04      	subs	r3, #4
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3e:	e009      	b.n	8001b54 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b40:	4908      	ldr	r1, [pc, #32]	; (8001b64 <NVIC_SetPriority+0x50>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	0112      	lsls	r2, r2, #4
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	440b      	add	r3, r1
 8001b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00
 8001b64:	e000e100 	.word	0xe000e100

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	401a      	ands	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bae:	2101      	movs	r1, #1
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	1e59      	subs	r1, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff90 	bl	8001b14 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff fefb 	bl	8001a14 <NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff10 	bl	8001a5c <NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff03 	bl	8001a78 <NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff0f 	bl	8001aac <NVIC_DisableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff94 	bl	8001bcc <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff0f 	bl	8001ae0 <NVIC_ClearPendingIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d106      	bne.n	8001ce8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001cda:	4a09      	ldr	r2, [pc, #36]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001ce6:	e005      	b.n	8001cf4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001ce8:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 0304 	bic.w	r3, r3, #4
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001d08:	f000 f802 	bl	8001d10 <HAL_SYSTICK_Callback>
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff f94a 	bl	8000fc4 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e099      	b.n	8001e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6812      	ldr	r2, [r2, #0]
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d5c:	e00f      	b.n	8001d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d5e:	f7ff f931 	bl	8000fc4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b05      	cmp	r3, #5
 8001d6a:	d908      	bls.n	8001d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2203      	movs	r2, #3
 8001d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e078      	b.n	8001e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e8      	bne.n	8001d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <HAL_DMA_Init+0x158>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d107      	bne.n	8001de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4313      	orrs	r3, r2
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f023 0307 	bic.w	r3, r3, #7
 8001dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d117      	bne.n	8001e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00e      	beq.n	8001e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 fb67 	bl	80024f8 <DMA_CheckFifoParam>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d008      	beq.n	8001e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2240      	movs	r2, #64	; 0x40
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e016      	b.n	8001e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 fb1e 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001e50:	4603      	mov	r3, r0
 8001e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e58:	223f      	movs	r2, #63	; 0x3f
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	e010803f 	.word	0xe010803f

08001e7c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e050      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d101      	bne.n	8001e9e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e048      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2221      	movs	r2, #33	; 0x21
 8001edc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fad4 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eec:	223f      	movs	r2, #63	; 0x3f
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Start_IT+0x26>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e048      	b.n	8001ff0 <HAL_DMA_Start_IT+0xb8>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d137      	bne.n	8001fe2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2202      	movs	r2, #2
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 fa52 	bl	8002430 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f90:	223f      	movs	r2, #63	; 0x3f
 8001f92:	409a      	lsls	r2, r3
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	f042 0216 	orr.w	r2, r2, #22
 8001fa6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	6952      	ldr	r2, [r2, #20]
 8001fb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fb6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f042 0208 	orr.w	r2, r2, #8
 8001fce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	e005      	b.n	8001fee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
 8001fec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002006:	f7fe ffdd 	bl	8000fc4 <HAL_GetTick>
 800200a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d008      	beq.n	800202a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e052      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6812      	ldr	r2, [r2, #0]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	f022 0216 	bic.w	r2, r2, #22
 8002038:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	6952      	ldr	r2, [r2, #20]
 8002044:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002048:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d103      	bne.n	800205a <HAL_DMA_Abort+0x62>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002056:	2b00      	cmp	r3, #0
 8002058:	d007      	beq.n	800206a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	f022 0208 	bic.w	r2, r2, #8
 8002068:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	f022 0201 	bic.w	r2, r2, #1
 8002078:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800207a:	e013      	b.n	80020a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800207c:	f7fe ffa2 	bl	8000fc4 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b05      	cmp	r3, #5
 8002088:	d90c      	bls.n	80020a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2220      	movs	r2, #32
 800208e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e015      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1e4      	bne.n	800207c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b6:	223f      	movs	r2, #63	; 0x3f
 80020b8:	409a      	lsls	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d004      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00c      	b.n	8002110 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2205      	movs	r2, #5
 80020fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002128:	4b92      	ldr	r3, [pc, #584]	; (8002374 <HAL_DMA_IRQHandler+0x258>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a92      	ldr	r2, [pc, #584]	; (8002378 <HAL_DMA_IRQHandler+0x25c>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0a9b      	lsrs	r3, r3, #10
 8002134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	2208      	movs	r2, #8
 8002148:	409a      	lsls	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4013      	ands	r3, r2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d01a      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	d013      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	f022 0204 	bic.w	r2, r2, #4
 800216e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002174:	2208      	movs	r2, #8
 8002176:	409a      	lsls	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d012      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b6:	f043 0202 	orr.w	r2, r3, #2
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c2:	2204      	movs	r2, #4
 80021c4:	409a      	lsls	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d012      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e0:	2204      	movs	r2, #4
 80021e2:	409a      	lsls	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f8:	2210      	movs	r2, #16
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d043      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d03c      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002216:	2210      	movs	r2, #16
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d018      	beq.n	800225e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d108      	bne.n	800224c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	2b00      	cmp	r3, #0
 8002240:	d024      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
 800224a:	e01f      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002250:	2b00      	cmp	r3, #0
 8002252:	d01b      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
 800225c:	e016      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	f022 0208 	bic.w	r2, r2, #8
 800227a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002290:	2220      	movs	r2, #32
 8002292:	409a      	lsls	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 808e 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8086 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b2:	2220      	movs	r2, #32
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d136      	bne.n	8002334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	f022 0216 	bic.w	r2, r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	6952      	ldr	r2, [r2, #20]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d103      	bne.n	80022f6 <HAL_DMA_IRQHandler+0x1da>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f022 0208 	bic.w	r2, r2, #8
 8002304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230a:	223f      	movs	r2, #63	; 0x3f
 800230c:	409a      	lsls	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002326:	2b00      	cmp	r3, #0
 8002328:	d07d      	beq.n	8002426 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
        }
        return;
 8002332:	e078      	b.n	8002426 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d01c      	beq.n	800237c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d108      	bne.n	8002362 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002354:	2b00      	cmp	r3, #0
 8002356:	d030      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4798      	blx	r3
 8002360:	e02b      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	2b00      	cmp	r3, #0
 8002368:	d027      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	4798      	blx	r3
 8002372:	e022      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
 8002374:	2002013c 	.word	0x2002013c
 8002378:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10f      	bne.n	80023aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	f022 0210 	bic.w	r2, r2, #16
 8002398:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d032      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d022      	beq.n	8002414 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2205      	movs	r2, #5
 80023d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3301      	adds	r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d807      	bhi.n	8002402 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f2      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x2ca>
 8002400:	e000      	b.n	8002404 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002402:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	4798      	blx	r3
 8002424:	e000      	b.n	8002428 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002426:	bf00      	nop
    }
  }
}
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop

08002430 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800244c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b40      	cmp	r3, #64	; 0x40
 800245c:	d108      	bne.n	8002470 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800246e:	e007      	b.n	8002480 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	60da      	str	r2, [r3, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	3b10      	subs	r3, #16
 800249c:	4a13      	ldr	r2, [pc, #76]	; (80024ec <DMA_CalcBaseAndBitshift+0x60>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	091b      	lsrs	r3, r3, #4
 80024a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <DMA_CalcBaseAndBitshift+0x64>)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4413      	add	r3, r2
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d908      	bls.n	80024cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	1d1a      	adds	r2, r3, #4
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	659a      	str	r2, [r3, #88]	; 0x58
 80024ca:	e006      	b.n	80024da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	aaaaaaab 	.word	0xaaaaaaab
 80024f0:	080212a0 	.word	0x080212a0
 80024f4:	fffffc00 	.word	0xfffffc00

080024f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11f      	bne.n	8002552 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b03      	cmp	r3, #3
 8002516:	d855      	bhi.n	80025c4 <DMA_CheckFifoParam+0xcc>
 8002518:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <DMA_CheckFifoParam+0x28>)
 800251a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251e:	bf00      	nop
 8002520:	08002531 	.word	0x08002531
 8002524:	08002543 	.word	0x08002543
 8002528:	08002531 	.word	0x08002531
 800252c:	080025c5 	.word	0x080025c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d045      	beq.n	80025c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002540:	e042      	b.n	80025c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800254a:	d13f      	bne.n	80025cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002550:	e03c      	b.n	80025cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800255a:	d121      	bne.n	80025a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d836      	bhi.n	80025d0 <DMA_CheckFifoParam+0xd8>
 8002562:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <DMA_CheckFifoParam+0x70>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002579 	.word	0x08002579
 800256c:	0800257f 	.word	0x0800257f
 8002570:	08002579 	.word	0x08002579
 8002574:	08002591 	.word	0x08002591
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      break;
 800257c:	e02f      	b.n	80025de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d024      	beq.n	80025d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800258e:	e021      	b.n	80025d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002598:	d11e      	bne.n	80025d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800259e:	e01b      	b.n	80025d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d902      	bls.n	80025ac <DMA_CheckFifoParam+0xb4>
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d003      	beq.n	80025b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025aa:	e018      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      break;
 80025b0:	e015      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00e      	beq.n	80025dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
      break;
 80025c2:	e00b      	b.n	80025dc <DMA_CheckFifoParam+0xe4>
      break;
 80025c4:	bf00      	nop
 80025c6:	e00a      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025c8:	bf00      	nop
 80025ca:	e008      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025cc:	bf00      	nop
 80025ce:	e006      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d0:	bf00      	nop
 80025d2:	e004      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d4:	bf00      	nop
 80025d6:	e002      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;   
 80025d8:	bf00      	nop
 80025da:	e000      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025dc:	bf00      	nop
    }
  } 
  
  return status; 
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e051      	b.n	80026a2 <HAL_DMA2D_Init+0xb6>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d106      	bne.n	8002618 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f012 faec 	bl	8014bf0 <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	6812      	ldr	r2, [r2, #0]
 800262a:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6852      	ldr	r2, [r2, #4]
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002640:	f022 0107 	bic.w	r1, r2, #7
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6892      	ldr	r2, [r2, #8]
 8002648:	430a      	orrs	r2, r1
 800264a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_DMA2D_Init+0xc0>)
 8002658:	400b      	ands	r3, r1
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	68c9      	ldr	r1, [r1, #12]
 800265e:	430b      	orrs	r3, r1
 8002660:	6413      	str	r3, [r2, #64]	; 0x40

#if defined (DMA2D_OPFCCR_AI)
  /* DMA2D OPFCCR AI fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_AI, (hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800266c:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6912      	ldr	r2, [r2, #16]
 8002674:	0512      	lsls	r2, r2, #20
 8002676:	430a      	orrs	r2, r1
 8002678:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_AI */ 
  
#if defined (DMA2D_OPFCCR_RBS) 
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002684:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6952      	ldr	r2, [r2, #20]
 800268c:	0552      	lsls	r2, r2, #21
 800268e:	430a      	orrs	r2, r1
 8002690:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	ffffc000 	.word	0xffffc000

080026b0 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_DMA2D_Start+0x1c>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e018      	b.n	80026fe <HAL_DMA2D_Start+0x4e>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2202      	movs	r2, #2
 80026d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f9a2 	bl	8002a30 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8002714:	2300      	movs	r3, #0
 8002716:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d056      	beq.n	80027d4 <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8002726:	f7fe fc4d 	bl	8000fc4 <HAL_GetTick>
 800272a:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 800272c:	e04b      	b.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800273c:	2b00      	cmp	r3, #0
 800273e:	d023      	beq.n	8002788 <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274e:	f043 0202 	orr.w	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002764:	f043 0201 	orr.w	r2, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2221      	movs	r2, #33	; 0x21
 8002772:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2204      	movs	r2, #4
 8002778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0a2      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278e:	d01a      	beq.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_DMA2D_PollForTransfer+0xa0>
 8002796:	f7fe fc15 	bl	8000fc4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d90f      	bls.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027aa:	f043 0220 	orr.w	r2, r3, #32
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2203      	movs	r2, #3
 80027b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
           
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e083      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ac      	beq.n	800272e <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d061      	beq.n	80028b4 <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80027f0:	f7fe fbe8 	bl	8000fc4 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80027f6:	e056      	b.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002806:	2b00      	cmp	r3, #0
 8002808:	d02e      	beq.n	8002868 <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002818:	f043 0204 	orr.w	r2, r3, #4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	655a      	str	r2, [r3, #84]	; 0x54
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	f003 0320 	and.w	r3, r3, #32
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282e:	f043 0202 	orr.w	r2, r3, #2
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002844:	f043 0201 	orr.w	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2229      	movs	r2, #41	; 0x29
 8002852:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2204      	movs	r2, #4
 8002858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          
        return HAL_ERROR;      
 8002864:	2301      	movs	r3, #1
 8002866:	e032      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d01a      	beq.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_DMA2D_PollForTransfer+0x180>
 8002876:	f7fe fba5 	bl	8000fc4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1ad2      	subs	r2, r2, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d90f      	bls.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288a:	f043 0220 	orr.w	r2, r3, #32
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2203      	movs	r2, #3
 8002896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                    
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e013      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0a1      	beq.n	80027f8 <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2212      	movs	r2, #18
 80028ba:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	3320      	adds	r3, #32
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_DMA2D_ConfigLayer+0x3a>
 800290e:	2302      	movs	r3, #2
 8002910:	e085      	b.n	8002a1e <HAL_DMA2D_ConfigLayer+0x146>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2202      	movs	r2, #2
 800291e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	041b      	lsls	r3, r3, #16
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002930:	4b3e      	ldr	r3, [pc, #248]	; (8002a2c <HAL_DMA2D_ConfigLayer+0x154>)
 8002932:	60fb      	str	r3, [r7, #12]
  
#if defined (DMA2D_FGPFCCR_AI) && defined (DMA2D_BGPFCCR_AI)
  regValue |= (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	4313      	orrs	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_AI;  
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002946:	60fb      	str	r3, [r7, #12]
#endif /* (DMA2D_FGPFCCR_AI) && (DMA2D_BGPFCCR_AI)  */ 
  
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	055b      	lsls	r3, r3, #21
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_RBS;  
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800295a:	60fb      	str	r3, [r7, #12]
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b0a      	cmp	r3, #10
 8002962:	d003      	beq.n	800296c <HAL_DMA2D_ConfigLayer+0x94>
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b09      	cmp	r3, #9
 800296a:	d107      	bne.n	800297c <HAL_DMA2D_ConfigLayer+0xa4>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	4313      	orrs	r3, r2
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	e005      	b.n	8002988 <HAL_DMA2D_ConfigLayer+0xb0>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	061b      	lsls	r3, r3, #24
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	4313      	orrs	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d11f      	bne.n	80029ce <HAL_DMA2D_ConfigLayer+0xf6>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	43d2      	mvns	r2, r2
 800299c:	4011      	ands	r1, r2
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	625a      	str	r2, [r3, #36]	; 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2b0a      	cmp	r3, #10
 80029b4:	d003      	beq.n	80029be <HAL_DMA2D_ConfigLayer+0xe6>
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b09      	cmp	r3, #9
 80029bc:	d126      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	68d2      	ldr	r2, [r2, #12]
 80029c6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80029ca:	629a      	str	r2, [r3, #40]	; 0x28
 80029cc:	e01e      	b.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	69d1      	ldr	r1, [r2, #28]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	43d2      	mvns	r2, r2
 80029dc:	4011      	ands	r1, r2
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b0a      	cmp	r3, #10
 80029f4:	d003      	beq.n	80029fe <HAL_DMA2D_ConfigLayer+0x126>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b09      	cmp	r3, #9
 80029fc:	d106      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68d2      	ldr	r2, [r2, #12]
 8002a06:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002a0a:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	ff03000f 	.word	0xff03000f

08002a30 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8002a30:	b480      	push	{r7}
 8002a32:	b08b      	sub	sp, #44	; 0x2c
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp1 = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a5c:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	0410      	lsls	r0, r2, #16
 8002a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a66:	4302      	orrs	r2, r0
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	63da      	str	r2, [r3, #60]	; 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a7c:	d174      	bne.n	8002b68 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002a84:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002a8c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002a94:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab4:	e053      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d106      	bne.n	8002acc <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aca:	e048      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d111      	bne.n	8002af8 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	0cdb      	lsrs	r3, r3, #19
 8002ad8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	0a9b      	lsrs	r3, r3, #10
 8002ade:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	08db      	lsrs	r3, r3, #3
 8002ae4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	02db      	lsls	r3, r3, #11
 8002aee:	431a      	orrs	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
 8002af6:	e032      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b03      	cmp	r3, #3
 8002afe:	d117      	bne.n	8002b30 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	0fdb      	lsrs	r3, r3, #31
 8002b04:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	0cdb      	lsrs	r3, r3, #19
 8002b0a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	0adb      	lsrs	r3, r3, #11
 8002b10:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	015a      	lsls	r2, r3, #5
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	029b      	lsls	r3, r3, #10
 8002b20:	431a      	orrs	r2, r3
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	03db      	lsls	r3, r3, #15
 8002b26:	431a      	orrs	r2, r3
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2e:	e016      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	0f1b      	lsrs	r3, r3, #28
 8002b34:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	0d1b      	lsrs	r3, r3, #20
 8002b3a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	0b1b      	lsrs	r3, r3, #12
 8002b40:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	091b      	lsrs	r3, r3, #4
 8002b46:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	011a      	lsls	r2, r3, #4
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	431a      	orrs	r2, r3
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	031b      	lsls	r3, r3, #12
 8002b56:	431a      	orrs	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b64:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002b66:	e003      	b.n	8002b70 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
}
 8002b70:	bf00      	nop
 8002b72:	372c      	adds	r7, #44	; 0x2c
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_DSI_Init>:
  * @param  PLLInit pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0f0      	b.n	8002d7e <HAL_DSI_Init+0x202>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	7c5b      	ldrb	r3, [r3, #17]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f012 f88e 	bl	8014cc8 <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002bbe:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002bc2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002bc6:	f7fe f9fd 	bl	8000fc4 <HAL_GetTick>
 8002bca:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002bcc:	e009      	b.n	8002be2 <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002bce:	f7fe f9f9 	bl	8000fc4 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bdc:	d901      	bls.n	8002be2 <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e0cd      	b.n	8002d7e <HAL_DSI_Init+0x202>
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ed      	beq.n	8002bce <HAL_DSI_Init+0x52>
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002bfe:	4b62      	ldr	r3, [pc, #392]	; (8002d88 <HAL_DSI_Init+0x20c>)
 8002c00:	400b      	ands	r3, r1
 8002c02:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	0090      	lsls	r0, r2, #2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	02d2      	lsls	r2, r2, #11
 8002c1e:	4310      	orrs	r0, r2
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	6892      	ldr	r2, [r2, #8]
 8002c24:	0412      	lsls	r2, r2, #16
 8002c26:	4302      	orrs	r2, r0
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002c42:	f7fe f9bf 	bl	8000fc4 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c48:	e009      	b.n	8002c5e <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002c4a:	f7fe f9bb 	bl	8000fc4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c58:	d901      	bls.n	8002c5e <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e08f      	b.n	8002d7e <HAL_DSI_Init+0x202>
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0ed      	beq.n	8002c4a <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8002c7a:	f042 0206 	orr.w	r2, r2, #6
 8002c7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8002c8e:	f022 0203 	bic.w	r2, r2, #3
 8002c92:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6852      	ldr	r2, [r2, #4]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8002cbc:	f022 0203 	bic.w	r2, r2, #3
 8002cc0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	68d2      	ldr	r2, [r2, #12]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	6892      	ldr	r2, [r2, #8]
 8002ce4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ce8:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	6891      	ldr	r1, [r2, #8]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6892      	ldr	r2, [r2, #8]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_DSI_Init+0x18e>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	e000      	b.n	8002d0c <HAL_DSI_Init+0x190>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4a1e      	ldr	r2, [pc, #120]	; (8002d8c <HAL_DSI_Init+0x210>)
 8002d12:	fb02 f203 	mul.w	r2, r2, r3
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8002d3a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d3e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	fffc8603 	.word	0xfffc8603
 8002d8c:	003d0900 	.word	0x003d0900

08002d90 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7c1b      	ldrb	r3, [r3, #16]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_DSI_ConfigVideoMode+0x16>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e1ee      	b.n	8003184 <HAL_DSI_ConfigVideoMode+0x3f4>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dda:	f022 0203 	bic.w	r2, r2, #3
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	68d2      	ldr	r2, [r2, #12]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dfc:	4b8b      	ldr	r3, [pc, #556]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002dfe:	400b      	ands	r3, r1
 8002e00:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	6912      	ldr	r2, [r2, #16]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e1e:	4b84      	ldr	r3, [pc, #528]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e20:	400b      	ands	r3, r1
 8002e22:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6952      	ldr	r2, [r2, #20]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002e40:	4b7b      	ldr	r3, [pc, #492]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e42:	400b      	ands	r3, r1
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	6992      	ldr	r2, [r2, #24]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	68d2      	ldr	r2, [r2, #12]
 8002e62:	f022 0203 	bic.w	r2, r2, #3
 8002e66:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	68d1      	ldr	r1, [r2, #12]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	6952      	ldr	r2, [r2, #20]
 8002e84:	f022 0207 	bic.w	r2, r2, #7
 8002e88:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	6951      	ldr	r1, [r2, #20]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	6a12      	ldr	r2, [r2, #32]
 8002e9c:	4310      	orrs	r0, r2
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	69d2      	ldr	r2, [r2, #28]
 8002ea2:	4302      	orrs	r2, r0
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	6912      	ldr	r2, [r2, #16]
 8002eb2:	f022 020f 	bic.w	r2, r2, #15
 8002eb6:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	6911      	ldr	r1, [r2, #16]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	6852      	ldr	r2, [r2, #4]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002ed6:	f022 020e 	bic.w	r2, r2, #14
 8002eda:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	6852      	ldr	r2, [r2, #4]
 8002eee:	0052      	lsls	r2, r2, #1
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d110      	bne.n	8002f20 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	6912      	ldr	r2, [r2, #16]
 8002f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f0c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	6911      	ldr	r1, [r2, #16]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	6892      	ldr	r2, [r2, #8]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002f2a:	4b42      	ldr	r3, [pc, #264]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f4e:	400b      	ands	r3, r1
 8002f50:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f60:	430a      	orrs	r2, r1
 8002f62:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002f70:	400b      	ands	r3, r1
 8002f72:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f82:	430a      	orrs	r2, r1
 8002f84:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f90:	4b2a      	ldr	r3, [pc, #168]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002f92:	400b      	ands	r3, r1
 8002f94:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002fb2:	4b22      	ldr	r3, [pc, #136]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fd6:	400b      	ands	r3, r1
 8002fd8:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002ff8:	400b      	ands	r3, r1
 8002ffa:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800300a:	430a      	orrs	r2, r1
 800300c:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800301c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003028:	e00a      	b.n	8003040 <HAL_DSI_ConfigVideoMode+0x2b0>
 800302a:	bf00      	nop
 800302c:	ffffc000 	.word	0xffffc000
 8003030:	ffffe000 	.word	0xffffe000
 8003034:	fffff000 	.word	0xfffff000
 8003038:	ffff8000 	.word	0xffff8000
 800303c:	fffffc00 	.word	0xfffffc00
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003044:	430a      	orrs	r2, r1
 8003046:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	6992      	ldr	r2, [r2, #24]
 8003052:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003056:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	6991      	ldr	r1, [r2, #24]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003066:	0412      	lsls	r2, r2, #16
 8003068:	430a      	orrs	r2, r1
 800306a:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	6992      	ldr	r2, [r2, #24]
 8003076:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800307a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	6991      	ldr	r1, [r2, #24]
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800308a:	430a      	orrs	r2, r1
 800308c:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ac:	430a      	orrs	r2, r1
 80030ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030be:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80030ce:	430a      	orrs	r2, r1
 80030d0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6812      	ldr	r2, [r2, #0]
 80030ea:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80030f0:	430a      	orrs	r2, r1
 80030f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6812      	ldr	r2, [r2, #0]
 800310c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003112:	430a      	orrs	r2, r1
 8003114:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003120:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003124:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003134:	430a      	orrs	r2, r1
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003142:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003146:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003156:	430a      	orrs	r2, r1
 8003158:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003164:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003168:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003178:	430a      	orrs	r2, r1
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7c1b      	ldrb	r3, [r3, #16]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_DSI_ConfigPhyTimer+0x16>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e058      	b.n	8003258 <HAL_DSI_ConfigPhyTimer+0xc8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	741a      	strb	r2, [r3, #16]
  
  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4293      	cmp	r3, r2
 80031b6:	bf38      	it	cc
 80031b8:	4613      	movcc	r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
  */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80031c8:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80031cc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime)<<16));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6812      	ldr	r2, [r2, #0]
 80031d8:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	0410      	lsls	r0, r2, #16
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	4302      	orrs	r2, r0
 80031e4:	430a      	orrs	r2, r1
 80031e6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  
  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 80031f6:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80031fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime)<<16) | ((PhyTimers->DataLaneHS2LPTime)<<24));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	6910      	ldr	r0, [r2, #16]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	68d2      	ldr	r2, [r2, #12]
 8003212:	0412      	lsls	r2, r2, #16
 8003214:	4310      	orrs	r0, r2
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	6892      	ldr	r2, [r2, #8]
 800321a:	0612      	lsls	r2, r2, #24
 800321c:	4302      	orrs	r2, r0
 800321e:	430a      	orrs	r2, r1
 8003220:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  
  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8003230:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003234:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime)<<8);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	6952      	ldr	r2, [r2, #20]
 8003248:	0212      	lsls	r2, r2, #8
 800324a:	430a      	orrs	r2, r1
 800324c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_DSI_Start>:
  * @param  hdsi pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	7c1b      	ldrb	r3, [r3, #16]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_DSI_Start+0x14>
 8003274:	2302      	movs	r3, #2
 8003276:	e018      	b.n	80032aa <HAL_DSI_Start+0x46>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	6852      	ldr	r2, [r2, #4]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 800329a:	f042 0208 	orr.w	r2, r2, #8
 800329e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b089      	sub	sp, #36	; 0x24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80032c2:	2300      	movs	r3, #0
 80032c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80032ca:	2300      	movs	r3, #0
 80032cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	e175      	b.n	80035c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80032d8:	2201      	movs	r2, #1
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	4013      	ands	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	f040 8164 	bne.w	80035be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x4e>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b12      	cmp	r3, #18
 8003304:	d123      	bne.n	800334e <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	08da      	lsrs	r2, r3, #3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3208      	adds	r2, #8
 800330e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	220f      	movs	r2, #15
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	691a      	ldr	r2, [r3, #16]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	08da      	lsrs	r2, r3, #3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3208      	adds	r2, #8
 8003348:	69b9      	ldr	r1, [r7, #24]
 800334a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	2203      	movs	r2, #3
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4013      	ands	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0203 	and.w	r2, r3, #3
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d00b      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d007      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003396:	2b11      	cmp	r3, #17
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b12      	cmp	r3, #18
 80033a0:	d130      	bne.n	8003404 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2203      	movs	r2, #3
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d8:	2201      	movs	r2, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	091b      	lsrs	r3, r3, #4
 80033ee:	f003 0201 	and.w	r2, r3, #1
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	2203      	movs	r2, #3
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 80be 	beq.w	80035be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003442:	4a65      	ldr	r2, [pc, #404]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003444:	4b64      	ldr	r3, [pc, #400]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800344c:	6453      	str	r3, [r2, #68]	; 0x44
 800344e:	4b62      	ldr	r3, [pc, #392]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800345a:	4a60      	ldr	r2, [pc, #384]	; (80035dc <HAL_GPIO_Init+0x324>)
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	089b      	lsrs	r3, r3, #2
 8003460:	3302      	adds	r3, #2
 8003462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003466:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	220f      	movs	r2, #15
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43db      	mvns	r3, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4013      	ands	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a57      	ldr	r2, [pc, #348]	; (80035e0 <HAL_GPIO_Init+0x328>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d037      	beq.n	80034f6 <HAL_GPIO_Init+0x23e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a56      	ldr	r2, [pc, #344]	; (80035e4 <HAL_GPIO_Init+0x32c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d031      	beq.n	80034f2 <HAL_GPIO_Init+0x23a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a55      	ldr	r2, [pc, #340]	; (80035e8 <HAL_GPIO_Init+0x330>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d02b      	beq.n	80034ee <HAL_GPIO_Init+0x236>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a54      	ldr	r2, [pc, #336]	; (80035ec <HAL_GPIO_Init+0x334>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d025      	beq.n	80034ea <HAL_GPIO_Init+0x232>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a53      	ldr	r2, [pc, #332]	; (80035f0 <HAL_GPIO_Init+0x338>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01f      	beq.n	80034e6 <HAL_GPIO_Init+0x22e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a52      	ldr	r2, [pc, #328]	; (80035f4 <HAL_GPIO_Init+0x33c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d019      	beq.n	80034e2 <HAL_GPIO_Init+0x22a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a51      	ldr	r2, [pc, #324]	; (80035f8 <HAL_GPIO_Init+0x340>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_GPIO_Init+0x226>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a50      	ldr	r2, [pc, #320]	; (80035fc <HAL_GPIO_Init+0x344>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_GPIO_Init+0x222>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a4f      	ldr	r2, [pc, #316]	; (8003600 <HAL_GPIO_Init+0x348>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d007      	beq.n	80034d6 <HAL_GPIO_Init+0x21e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a4e      	ldr	r2, [pc, #312]	; (8003604 <HAL_GPIO_Init+0x34c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_GPIO_Init+0x21a>
 80034ce:	2309      	movs	r3, #9
 80034d0:	e012      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034d2:	230a      	movs	r3, #10
 80034d4:	e010      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034d6:	2308      	movs	r3, #8
 80034d8:	e00e      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034da:	2307      	movs	r3, #7
 80034dc:	e00c      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034de:	2306      	movs	r3, #6
 80034e0:	e00a      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034e2:	2305      	movs	r3, #5
 80034e4:	e008      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034e6:	2304      	movs	r3, #4
 80034e8:	e006      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034ea:	2303      	movs	r3, #3
 80034ec:	e004      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034ee:	2302      	movs	r3, #2
 80034f0:	e002      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034f6:	2300      	movs	r3, #0
 80034f8:	69fa      	ldr	r2, [r7, #28]
 80034fa:	f002 0203 	and.w	r2, r2, #3
 80034fe:	0092      	lsls	r2, r2, #2
 8003500:	4093      	lsls	r3, r2
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003508:	4934      	ldr	r1, [pc, #208]	; (80035dc <HAL_GPIO_Init+0x324>)
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	089b      	lsrs	r3, r3, #2
 800350e:	3302      	adds	r3, #2
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003516:	4b3c      	ldr	r3, [pc, #240]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	43db      	mvns	r3, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4013      	ands	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800353a:	4a33      	ldr	r2, [pc, #204]	; (8003608 <HAL_GPIO_Init+0x350>)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003540:	4b31      	ldr	r3, [pc, #196]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003564:	4a28      	ldr	r2, [pc, #160]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800356a:	4b27      	ldr	r3, [pc, #156]	; (8003608 <HAL_GPIO_Init+0x350>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800358e:	4a1e      	ldr	r2, [pc, #120]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003594:	4b1c      	ldr	r3, [pc, #112]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035b8:	4a13      	ldr	r2, [pc, #76]	; (8003608 <HAL_GPIO_Init+0x350>)
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	3301      	adds	r3, #1
 80035c2:	61fb      	str	r3, [r7, #28]
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	2b0f      	cmp	r3, #15
 80035c8:	f67f ae86 	bls.w	80032d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80035cc:	bf00      	nop
 80035ce:	3724      	adds	r7, #36	; 0x24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40013800 	.word	0x40013800
 80035e0:	40020000 	.word	0x40020000
 80035e4:	40020400 	.word	0x40020400
 80035e8:	40020800 	.word	0x40020800
 80035ec:	40020c00 	.word	0x40020c00
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40021400 	.word	0x40021400
 80035f8:	40021800 	.word	0x40021800
 80035fc:	40021c00 	.word	0x40021c00
 8003600:	40022000 	.word	0x40022000
 8003604:	40022400 	.word	0x40022400
 8003608:	40013c00 	.word	0x40013c00

0800360c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	e0da      	b.n	80037de <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003628:	2201      	movs	r2, #1
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4013      	ands	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	429a      	cmp	r2, r3
 8003640:	f040 80ca 	bne.w	80037d8 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	2103      	movs	r1, #3
 800364e:	fa01 f303 	lsl.w	r3, r1, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	401a      	ands	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	08da      	lsrs	r2, r3, #3
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	08d9      	lsrs	r1, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3108      	adds	r1, #8
 8003666:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	200f      	movs	r0, #15
 8003674:	fa00 f303 	lsl.w	r3, r0, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	4019      	ands	r1, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3208      	adds	r2, #8
 8003680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	2103      	movs	r1, #3
 800368e:	fa01 f303 	lsl.w	r3, r1, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	401a      	ands	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	2101      	movs	r1, #1
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	2103      	movs	r1, #3
 80036b8:	fa01 f303 	lsl.w	r3, r1, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80036c4:	4a4b      	ldr	r2, [pc, #300]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	089b      	lsrs	r3, r3, #2
 80036ca:	3302      	adds	r3, #2
 80036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	220f      	movs	r2, #15
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	4013      	ands	r3, r2
 80036e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a43      	ldr	r2, [pc, #268]	; (80037f8 <HAL_GPIO_DeInit+0x1ec>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d037      	beq.n	800375e <HAL_GPIO_DeInit+0x152>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a42      	ldr	r2, [pc, #264]	; (80037fc <HAL_GPIO_DeInit+0x1f0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d031      	beq.n	800375a <HAL_GPIO_DeInit+0x14e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a41      	ldr	r2, [pc, #260]	; (8003800 <HAL_GPIO_DeInit+0x1f4>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d02b      	beq.n	8003756 <HAL_GPIO_DeInit+0x14a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a40      	ldr	r2, [pc, #256]	; (8003804 <HAL_GPIO_DeInit+0x1f8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d025      	beq.n	8003752 <HAL_GPIO_DeInit+0x146>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a3f      	ldr	r2, [pc, #252]	; (8003808 <HAL_GPIO_DeInit+0x1fc>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d01f      	beq.n	800374e <HAL_GPIO_DeInit+0x142>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a3e      	ldr	r2, [pc, #248]	; (800380c <HAL_GPIO_DeInit+0x200>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d019      	beq.n	800374a <HAL_GPIO_DeInit+0x13e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a3d      	ldr	r2, [pc, #244]	; (8003810 <HAL_GPIO_DeInit+0x204>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d013      	beq.n	8003746 <HAL_GPIO_DeInit+0x13a>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a3c      	ldr	r2, [pc, #240]	; (8003814 <HAL_GPIO_DeInit+0x208>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d00d      	beq.n	8003742 <HAL_GPIO_DeInit+0x136>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a3b      	ldr	r2, [pc, #236]	; (8003818 <HAL_GPIO_DeInit+0x20c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d007      	beq.n	800373e <HAL_GPIO_DeInit+0x132>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a3a      	ldr	r2, [pc, #232]	; (800381c <HAL_GPIO_DeInit+0x210>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d101      	bne.n	800373a <HAL_GPIO_DeInit+0x12e>
 8003736:	2309      	movs	r3, #9
 8003738:	e012      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800373a:	230a      	movs	r3, #10
 800373c:	e010      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800373e:	2308      	movs	r3, #8
 8003740:	e00e      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003742:	2307      	movs	r3, #7
 8003744:	e00c      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003746:	2306      	movs	r3, #6
 8003748:	e00a      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800374a:	2305      	movs	r3, #5
 800374c:	e008      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800374e:	2304      	movs	r3, #4
 8003750:	e006      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003752:	2303      	movs	r3, #3
 8003754:	e004      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003756:	2302      	movs	r3, #2
 8003758:	e002      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800375e:	2300      	movs	r3, #0
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	f002 0203 	and.w	r2, r2, #3
 8003766:	0092      	lsls	r2, r2, #2
 8003768:	fa03 f202 	lsl.w	r2, r3, r2
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	429a      	cmp	r2, r3
 8003770:	d132      	bne.n	80037d8 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	220f      	movs	r2, #15
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8003782:	481c      	ldr	r0, [pc, #112]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	089b      	lsrs	r3, r3, #2
 8003788:	491a      	ldr	r1, [pc, #104]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	0892      	lsrs	r2, r2, #2
 800378e:	3202      	adds	r2, #2
 8003790:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	43d2      	mvns	r2, r2
 8003798:	400a      	ands	r2, r1
 800379a:	3302      	adds	r3, #2
 800379c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037a0:	491f      	ldr	r1, [pc, #124]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037a2:	4b1f      	ldr	r3, [pc, #124]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	4013      	ands	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037ae:	491c      	ldr	r1, [pc, #112]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037b0:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	43db      	mvns	r3, r3
 80037b8:	4013      	ands	r3, r2
 80037ba:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80037bc:	4918      	ldr	r1, [pc, #96]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037be:	4b18      	ldr	r3, [pc, #96]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	4013      	ands	r3, r2
 80037c8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80037ca:	4915      	ldr	r1, [pc, #84]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037cc:	4b14      	ldr	r3, [pc, #80]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	43db      	mvns	r3, r3
 80037d4:	4013      	ands	r3, r2
 80037d6:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	3301      	adds	r3, #1
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	f67f af21 	bls.w	8003628 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 80037e6:	bf00      	nop
 80037e8:	371c      	adds	r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40013800 	.word	0x40013800
 80037f8:	40020000 	.word	0x40020000
 80037fc:	40020400 	.word	0x40020400
 8003800:	40020800 	.word	0x40020800
 8003804:	40020c00 	.word	0x40020c00
 8003808:	40021000 	.word	0x40021000
 800380c:	40021400 	.word	0x40021400
 8003810:	40021800 	.word	0x40021800
 8003814:	40021c00 	.word	0x40021c00
 8003818:	40022000 	.word	0x40022000
 800381c:	40022400 	.word	0x40022400
 8003820:	40013c00 	.word	0x40013c00

08003824 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	887b      	ldrh	r3, [r7, #2]
 8003836:	4013      	ands	r3, r2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
 8003840:	e001      	b.n	8003846 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003842:	2300      	movs	r3, #0
 8003844:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003846:	7bfb      	ldrb	r3, [r7, #15]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	807b      	strh	r3, [r7, #2]
 8003860:	4613      	mov	r3, r2
 8003862:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003864:	787b      	ldrb	r3, [r7, #1]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800386a:	887a      	ldrh	r2, [r7, #2]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003870:	e003      	b.n	800387a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003872:	887b      	ldrh	r3, [r7, #2]
 8003874:	041a      	lsls	r2, r3, #16
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	619a      	str	r2, [r3, #24]
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003886:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003888:	b08d      	sub	sp, #52	; 0x34
 800388a:	af0a      	add	r7, sp, #40	; 0x28
 800388c:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e048      	b.n	800392a <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d106      	bne.n	80038b2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f012 f87d 	bl	80159ac <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2203      	movs	r2, #3
 80038b6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f007 fec7 	bl	800b652 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	687e      	ldr	r6, [r7, #4]
 80038cc:	466d      	mov	r5, sp
 80038ce:	f106 0410 	add.w	r4, r6, #16
 80038d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038de:	e885 0003 	stmia.w	r5, {r0, r1}
 80038e2:	1d33      	adds	r3, r6, #4
 80038e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038e6:	6838      	ldr	r0, [r7, #0]
 80038e8:	f007 fe50 	bl	800b58c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2101      	movs	r1, #1
 80038f2:	4618      	mov	r0, r3
 80038f4:	f007 febe 	bl	800b674 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	687e      	ldr	r6, [r7, #4]
 8003900:	466d      	mov	r5, sp
 8003902:	f106 0410 	add.w	r4, r6, #16
 8003906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800390a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800390c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800390e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003912:	e885 0003 	stmia.w	r5, {r0, r1}
 8003916:	1d33      	adds	r3, r6, #4
 8003918:	cb0e      	ldmia	r3, {r1, r2, r3}
 800391a:	6838      	ldr	r0, [r7, #0]
 800391c:	f007 ffd0 	bl	800b8c0 <USB_HostInit>

  hhcd->State= HAL_HCD_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003932 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003932:	b590      	push	{r4, r7, lr}
 8003934:	b089      	sub	sp, #36	; 0x24
 8003936:	af04      	add	r7, sp, #16
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	4608      	mov	r0, r1
 800393c:	4611      	mov	r1, r2
 800393e:	461a      	mov	r2, r3
 8003940:	4603      	mov	r3, r0
 8003942:	70fb      	strb	r3, [r7, #3]
 8003944:	460b      	mov	r3, r1
 8003946:	70bb      	strb	r3, [r7, #2]
 8003948:	4613      	mov	r3, r2
 800394a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_HCD_HC_Init+0x28>
 8003956:	2302      	movs	r3, #2
 8003958:	e07f      	b.n	8003a5a <HAL_HCD_HC_Init+0x128>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8003962:	78fa      	ldrb	r2, [r7, #3]
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	4613      	mov	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	4413      	add	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	440b      	add	r3, r1
 8003970:	333d      	adds	r3, #61	; 0x3d
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003976:	78fa      	ldrb	r2, [r7, #3]
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	440b      	add	r3, r1
 8003984:	3338      	adds	r3, #56	; 0x38
 8003986:	787a      	ldrb	r2, [r7, #1]
 8003988:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800398a:	78fa      	ldrb	r2, [r7, #3]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	3340      	adds	r3, #64	; 0x40
 800399a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800399c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	440b      	add	r3, r1
 80039ac:	3339      	adds	r3, #57	; 0x39
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	440b      	add	r3, r1
 80039c0:	333f      	adds	r3, #63	; 0x3f
 80039c2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80039c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	78bb      	ldrb	r3, [r7, #2]
 80039cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d0:	b2d8      	uxtb	r0, r3
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	333a      	adds	r3, #58	; 0x3a
 80039e0:	4602      	mov	r2, r0
 80039e2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80039e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	da0a      	bge.n	8003a02 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	440b      	add	r3, r1
 80039fa:	333b      	adds	r3, #59	; 0x3b
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
 8003a00:	e009      	b.n	8003a16 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	440b      	add	r3, r1
 8003a10:	333b      	adds	r3, #59	; 0x3b
 8003a12:	2200      	movs	r2, #0
 8003a14:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	440b      	add	r3, r1
 8003a24:	333c      	adds	r3, #60	; 0x3c
 8003a26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003a2a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6818      	ldr	r0, [r3, #0]
 8003a30:	787c      	ldrb	r4, [r7, #1]
 8003a32:	78ba      	ldrb	r2, [r7, #2]
 8003a34:	78f9      	ldrb	r1, [r7, #3]
 8003a36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003a38:	9302      	str	r3, [sp, #8]
 8003a3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a3e:	9301      	str	r3, [sp, #4]
 8003a40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	4623      	mov	r3, r4
 8003a48:	f008 f8a8 	bl	800bb9c <USB_HC_Init>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd90      	pop	{r4, r7, pc}

08003a62 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_HCD_HC_Halt+0x1e>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e00f      	b.n	8003aa0 <HAL_HCD_HC_Halt+0x3e>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	78fa      	ldrb	r2, [r7, #3]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f008 faea 	bl	800c06a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t* pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	4608      	mov	r0, r1
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	70fb      	strb	r3, [r7, #3]
 8003aba:	460b      	mov	r3, r1
 8003abc:	70bb      	strb	r3, [r7, #2]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	00db      	lsls	r3, r3, #3
 8003ace:	440b      	add	r3, r1
 8003ad0:	333b      	adds	r3, #59	; 0x3b
 8003ad2:	78ba      	ldrb	r2, [r7, #2]
 8003ad4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	333f      	adds	r3, #63	; 0x3f
 8003ae6:	787a      	ldrb	r2, [r7, #1]
 8003ae8:	701a      	strb	r2, [r3, #0]

  if(token == 0U)
 8003aea:	7c3b      	ldrb	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	440b      	add	r3, r1
 8003afe:	3342      	adds	r3, #66	; 0x42
 8003b00:	2203      	movs	r2, #3
 8003b02:	701a      	strb	r2, [r3, #0]
 8003b04:	e009      	b.n	8003b1a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	440b      	add	r3, r1
 8003b14:	3342      	adds	r3, #66	; 0x42
 8003b16:	2202      	movs	r2, #2
 8003b18:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch(ep_type)
 8003b1a:	787b      	ldrb	r3, [r7, #1]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	f200 80d6 	bhi.w	8003cce <HAL_HCD_HC_SubmitRequest+0x226>
 8003b22:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <HAL_HCD_HC_SubmitRequest+0x80>)
 8003b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b28:	08003b39 	.word	0x08003b39
 8003b2c:	08003cb9 	.word	0x08003cb9
 8003b30:	08003ba5 	.word	0x08003ba5
 8003b34:	08003c2f 	.word	0x08003c2f
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8003b38:	7c3b      	ldrb	r3, [r7, #16]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	f040 80c9 	bne.w	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
 8003b40:	78bb      	ldrb	r3, [r7, #2]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f040 80c5 	bne.w	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
    {
      if (length == 0U)
 8003b48:	8b3b      	ldrh	r3, [r7, #24]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 8003b4e:	78fa      	ldrb	r2, [r7, #3]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	440b      	add	r3, r1
 8003b5c:	3351      	adds	r3, #81	; 0x51
 8003b5e:	2201      	movs	r2, #1
 8003b60:	701a      	strb	r2, [r3, #0]
      }

      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b62:	78fa      	ldrb	r2, [r7, #3]
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	4613      	mov	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	4413      	add	r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	440b      	add	r3, r1
 8003b70:	3351      	adds	r3, #81	; 0x51
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10a      	bne.n	8003b8e <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	440b      	add	r3, r1
 8003b86:	3342      	adds	r3, #66	; 0x42
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003b8c:	e0a1      	b.n	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b8e:	78fa      	ldrb	r2, [r7, #3]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	440b      	add	r3, r1
 8003b9c:	3342      	adds	r3, #66	; 0x42
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	701a      	strb	r2, [r3, #0]
    break;
 8003ba2:	e096      	b.n	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>

  case EP_TYPE_BULK:
    if(direction == 0U)
 8003ba4:	78bb      	ldrb	r3, [r7, #2]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d120      	bne.n	8003bec <HAL_HCD_HC_SubmitRequest+0x144>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003baa:	78fa      	ldrb	r2, [r7, #3]
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	440b      	add	r3, r1
 8003bb8:	3351      	adds	r3, #81	; 0x51
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10a      	bne.n	8003bd6 <HAL_HCD_HC_SubmitRequest+0x12e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bc0:	78fa      	ldrb	r2, [r7, #3]
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4413      	add	r3, r2
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	440b      	add	r3, r1
 8003bce:	3342      	adds	r3, #66	; 0x42
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }

    break;
 8003bd4:	e07e      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	440b      	add	r3, r1
 8003be4:	3342      	adds	r3, #66	; 0x42
 8003be6:	2202      	movs	r2, #2
 8003be8:	701a      	strb	r2, [r3, #0]
    break;
 8003bea:	e073      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003bec:	78fa      	ldrb	r2, [r7, #3]
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	440b      	add	r3, r1
 8003bfa:	3350      	adds	r3, #80	; 0x50
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10a      	bne.n	8003c18 <HAL_HCD_HC_SubmitRequest+0x170>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	440b      	add	r3, r1
 8003c10:	3342      	adds	r3, #66	; 0x42
 8003c12:	2200      	movs	r2, #0
 8003c14:	701a      	strb	r2, [r3, #0]
    break;
 8003c16:	e05d      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	440b      	add	r3, r1
 8003c26:	3342      	adds	r3, #66	; 0x42
 8003c28:	2202      	movs	r2, #2
 8003c2a:	701a      	strb	r2, [r3, #0]
    break;
 8003c2c:	e052      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
  case EP_TYPE_INTR:
    if(direction == 0U)
 8003c2e:	78bb      	ldrb	r3, [r7, #2]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d120      	bne.n	8003c76 <HAL_HCD_HC_SubmitRequest+0x1ce>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003c34:	78fa      	ldrb	r2, [r7, #3]
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	440b      	add	r3, r1
 8003c42:	3351      	adds	r3, #81	; 0x51
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10a      	bne.n	8003c60 <HAL_HCD_HC_SubmitRequest+0x1b8>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	440b      	add	r3, r1
 8003c58:	3342      	adds	r3, #66	; 0x42
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003c5e:	e039      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3342      	adds	r3, #66	; 0x42
 8003c70:	2202      	movs	r2, #2
 8003c72:	701a      	strb	r2, [r3, #0]
    break;
 8003c74:	e02e      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	440b      	add	r3, r1
 8003c84:	3350      	adds	r3, #80	; 0x50
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10a      	bne.n	8003ca2 <HAL_HCD_HC_SubmitRequest+0x1fa>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	440b      	add	r3, r1
 8003c9a:	3342      	adds	r3, #66	; 0x42
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
    break;
 8003ca0:	e018      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4413      	add	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	440b      	add	r3, r1
 8003cb0:	3342      	adds	r3, #66	; 0x42
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	701a      	strb	r2, [r3, #0]
    break;
 8003cb6:	e00d      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>

  case EP_TYPE_ISOC:
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3342      	adds	r3, #66	; 0x42
 8003cc8:	2200      	movs	r2, #0
 8003cca:	701a      	strb	r2, [r3, #0]
    break;
 8003ccc:	e002      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>

  default:
    break;
 8003cce:	bf00      	nop
 8003cd0:	e000      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
    break;
 8003cd2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003cd4:	78fa      	ldrb	r2, [r7, #3]
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4413      	add	r3, r2
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	440b      	add	r3, r1
 8003ce2:	3344      	adds	r3, #68	; 0x44
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	8b39      	ldrh	r1, [r7, #24]
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	4413      	add	r3, r2
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	4403      	add	r3, r0
 8003cf8:	3348      	adds	r3, #72	; 0x48
 8003cfa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	440b      	add	r3, r1
 8003d0a:	335c      	adds	r3, #92	; 0x5c
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4413      	add	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	440b      	add	r3, r1
 8003d1e:	334c      	adds	r3, #76	; 0x4c
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4413      	add	r3, r2
 8003d2e:	00db      	lsls	r3, r3, #3
 8003d30:	440b      	add	r3, r1
 8003d32:	3339      	adds	r3, #57	; 0x39
 8003d34:	78fa      	ldrb	r2, [r7, #3]
 8003d36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	440b      	add	r3, r1
 8003d46:	335d      	adds	r3, #93	; 0x5d
 8003d48:	2200      	movs	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6818      	ldr	r0, [r3, #0]
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	3338      	adds	r3, #56	; 0x38
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	18d1      	adds	r1, r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	f008 f828 	bl	800bdbc <USB_HC_StartXfer>
 8003d6c:	4603      	mov	r3, r0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop

08003d78 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f007 fd53 	bl	800b83a <USB_GetMode>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	f040 80f2 	bne.w	8003f80 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f007 fd37 	bl	800b814 <USB_ReadInterrupts>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80e8 	beq.w	8003f7e <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f007 fd2e 	bl	800b814 <USB_ReadInterrupts>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dc2:	d104      	bne.n	8003dce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003dcc:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f007 fd1e 	bl	800b814 <USB_ReadInterrupts>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003de2:	d104      	bne.n	8003dee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003dec:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f007 fd0e 	bl	800b814 <USB_ReadInterrupts>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e02:	d104      	bne.n	8003e0e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003e0c:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f007 fcfe 	bl	800b814 <USB_ReadInterrupts>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d103      	bne.n	8003e2a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2202      	movs	r2, #2
 8003e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f007 fcf0 	bl	800b814 <USB_ReadInterrupts>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e3e:	d118      	bne.n	8003e72 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e46:	461a      	mov	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003e54:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f011 fe14 	bl	8015a84 <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2101      	movs	r1, #1
 8003e62:	4618      	mov	r0, r3
 8003e64:	f007 fdce 	bl	800ba04 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f007 fccc 	bl	800b814 <USB_ReadInterrupts>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e86:	d102      	bne.n	8003e8e <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler (hhcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f001 f8d1 	bl	8005030 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f007 fcbe 	bl	800b814 <USB_ReadInterrupts>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d106      	bne.n	8003eb0 <HAL_HCD_IRQHandler+0x138>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f011 fdd2 	bl	8015a4c <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2208      	movs	r2, #8
 8003eae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f007 fcad 	bl	800b814 <USB_ReadInterrupts>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ec4:	d138      	bne.n	8003f38 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f008 f8bc 	bl	800c048 <USB_HC_ReadInterrupt>
 8003ed0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	e025      	b.n	8003f24 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d018      	beq.n	8003f1e <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003efe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f02:	d106      	bne.n	8003f12 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f8cf 	bl	80040ae <HCD_HC_IN_IRQHandler>
 8003f10:	e005      	b.n	8003f1e <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, (uint8_t)i);
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	4619      	mov	r1, r3
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fc69 	bl	80047f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	3301      	adds	r3, #1
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d8d4      	bhi.n	8003ed8 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f007 fc69 	bl	800b814 <USB_ReadInterrupts>
 8003f42:	4603      	mov	r3, r0
 8003f44:	f003 0310 	and.w	r3, r3, #16
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d101      	bne.n	8003f50 <HAL_HCD_IRQHandler+0x1d8>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e000      	b.n	8003f52 <HAL_HCD_IRQHandler+0x1da>
 8003f50:	2300      	movs	r3, #0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d014      	beq.n	8003f80 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	6992      	ldr	r2, [r2, #24]
 8003f60:	f022 0210 	bic.w	r2, r2, #16
 8003f64:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler (hhcd);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 ffb6 	bl	8004ed8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6812      	ldr	r2, [r2, #0]
 8003f74:	6992      	ldr	r2, [r2, #24]
 8003f76:	f042 0210 	orr.w	r2, r2, #16
 8003f7a:	619a      	str	r2, [r3, #24]
 8003f7c:	e000      	b.n	8003f80 <HAL_HCD_IRQHandler+0x208>
      return;
 8003f7e:	bf00      	nop
    }
  }
}
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_HCD_Start+0x16>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e013      	b.n	8003fc4 <HAL_HCD_Start+0x3e>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f007 fb41 	bl	800b630 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f007 fd8d 	bl	800bad4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_HCD_Stop+0x16>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e00d      	b.n	8003ffe <HAL_HCD_Stop+0x32>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f008 f980 	bl	800c2f4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f007 fd32 	bl	800ba7c <USB_ResetPort>
 8004018:	4603      	mov	r3, r0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004022:	b480      	push	{r7}
 8004024:	b083      	sub	sp, #12
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	460b      	mov	r3, r1
 800402c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800402e:	78fa      	ldrb	r2, [r7, #3]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4613      	mov	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	440b      	add	r3, r1
 800403c:	335c      	adds	r3, #92	; 0x5c
 800403e:	781b      	ldrb	r3, [r3, #0]
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	440b      	add	r3, r1
 8004066:	334c      	adds	r3, #76	; 0x4c
 8004068:	681b      	ldr	r3, [r3, #0]
}
 800406a:	4618      	mov	r0, r3
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b082      	sub	sp, #8
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f007 fd78 	bl	800bb78 <USB_GetCurrentFrame>
 8004088:	4603      	mov	r3, r0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b082      	sub	sp, #8
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f007 fd53 	bl	800bb4a <USB_GetHostSpeed>
 80040a4:	4603      	mov	r3, r0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b086      	sub	sp, #24
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	460b      	mov	r3, r1
 80040b8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b04      	cmp	r3, #4
 80040dc:	d11a      	bne.n	8004114 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	015a      	lsls	r2, r3, #5
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4413      	add	r3, r2
 80040e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ea:	461a      	mov	r2, r3
 80040ec:	2304      	movs	r3, #4
 80040ee:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	015a      	lsls	r2, r3, #5
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4413      	add	r3, r2
 80040f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040fc:	4619      	mov	r1, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	60cb      	str	r3, [r1, #12]
 8004112:	e097      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	4413      	add	r3, r2
 800411c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	2b20      	cmp	r3, #32
 8004128:	d109      	bne.n	800413e <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	4413      	add	r3, r2
 8004132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004136:	461a      	mov	r2, r3
 8004138:	2320      	movs	r3, #32
 800413a:	6093      	str	r3, [r2, #8]
 800413c:	e082      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	015a      	lsls	r2, r3, #5
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	4413      	add	r3, r2
 8004146:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b08      	cmp	r3, #8
 8004152:	d135      	bne.n	80041c0 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	015a      	lsls	r2, r3, #5
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	4413      	add	r3, r2
 800415c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004160:	4619      	mov	r1, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	015a      	lsls	r2, r3, #5
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	4413      	add	r3, r2
 800416a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	440b      	add	r3, r1
 8004184:	335d      	adds	r3, #93	; 0x5d
 8004186:	2205      	movs	r2, #5
 8004188:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4413      	add	r3, r2
 8004192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004196:	461a      	mov	r2, r3
 8004198:	2310      	movs	r3, #16
 800419a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	015a      	lsls	r2, r3, #5
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	4413      	add	r3, r2
 80041a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a8:	461a      	mov	r2, r3
 80041aa:	2308      	movs	r3, #8
 80041ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	4611      	mov	r1, r2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f007 ff56 	bl	800c06a <USB_HC_Halt>
 80041be:	e041      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	015a      	lsls	r2, r3, #5
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4413      	add	r3, r2
 80041c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041d6:	d135      	bne.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	015a      	lsls	r2, r3, #5
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4413      	add	r3, r2
 80041e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e4:	4619      	mov	r1, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	015a      	lsls	r2, r3, #5
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	4413      	add	r3, r2
 80041ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f043 0302 	orr.w	r3, r3, #2
 80041f8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	4611      	mov	r1, r2
 8004204:	4618      	mov	r0, r3
 8004206:	f007 ff30 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	015a      	lsls	r2, r3, #5
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	4413      	add	r3, r2
 8004212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004216:	461a      	mov	r2, r3
 8004218:	2310      	movs	r3, #16
 800421a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	440b      	add	r3, r1
 800422a:	335d      	adds	r3, #93	; 0x5d
 800422c:	2208      	movs	r2, #8
 800422e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	015a      	lsls	r2, r3, #5
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4413      	add	r3, r2
 8004238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800423c:	461a      	mov	r2, r3
 800423e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004242:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800425a:	d123      	bne.n	80042a4 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4413      	add	r3, r2
 8004264:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004268:	4619      	mov	r1, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	015a      	lsls	r2, r3, #5
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4413      	add	r3, r2
 8004272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f043 0302 	orr.w	r3, r3, #2
 800427c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	4611      	mov	r1, r2
 8004288:	4618      	mov	r0, r3
 800428a:	f007 feee 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	4413      	add	r3, r2
 8004296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800429a:	461a      	mov	r2, r3
 800429c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a0:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80042a2:	e2a1      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	015a      	lsls	r2, r3, #5
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4413      	add	r3, r2
 80042ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	f040 80c3 	bne.w	8004442 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01b      	beq.n	80042fc <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4613      	mov	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	440b      	add	r3, r1
 80042d2:	3348      	adds	r3, #72	; 0x48
 80042d4:	681a      	ldr	r2, [r3, #0]
                               (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	0159      	lsls	r1, r3, #5
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	440b      	add	r3, r1
 80042de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80042e8:	1ad1      	subs	r1, r2, r3
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	4613      	mov	r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	4413      	add	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4403      	add	r3, r0
 80042f8:	334c      	adds	r3, #76	; 0x4c
 80042fa:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	440b      	add	r3, r1
 800430a:	335d      	adds	r3, #93	; 0x5d
 800430c:	2201      	movs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	440b      	add	r3, r1
 800431e:	3358      	adds	r3, #88	; 0x58
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	015a      	lsls	r2, r3, #5
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	4413      	add	r3, r2
 800432c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004330:	461a      	mov	r2, r3
 8004332:	2301      	movs	r3, #1
 8004334:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4613      	mov	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	440b      	add	r3, r1
 8004344:	333f      	adds	r3, #63	; 0x3f
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4613      	mov	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	440b      	add	r3, r1
 800435a:	333f      	adds	r3, #63	; 0x3f
 800435c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800435e:	2b02      	cmp	r3, #2
 8004360:	d122      	bne.n	80043a8 <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	015a      	lsls	r2, r3, #5
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4413      	add	r3, r2
 800436a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800436e:	4619      	mov	r1, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	015a      	lsls	r2, r3, #5
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4413      	add	r3, r2
 8004378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f043 0302 	orr.w	r3, r3, #2
 8004382:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	4611      	mov	r1, r2
 800438e:	4618      	mov	r0, r3
 8004390:	f007 fe6b 	bl	800c06a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	015a      	lsls	r2, r3, #5
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	4413      	add	r3, r2
 800439c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043a0:	461a      	mov	r2, r3
 80043a2:	2310      	movs	r3, #16
 80043a4:	6093      	str	r3, [r2, #8]
 80043a6:	e035      	b.n	8004414 <HCD_HC_IN_IRQHandler+0x366>
    else if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80043a8:	6879      	ldr	r1, [r7, #4]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	440b      	add	r3, r1
 80043b6:	333f      	adds	r3, #63	; 0x3f
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d12a      	bne.n	8004414 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	015a      	lsls	r2, r3, #5
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4413      	add	r3, r2
 80043c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ca:	4619      	mov	r1, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	015a      	lsls	r2, r3, #5
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	4413      	add	r3, r2
 80043d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80043de:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4613      	mov	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	440b      	add	r3, r1
 80043ee:	335c      	adds	r3, #92	; 0x5c
 80043f0:	2201      	movs	r2, #1
 80043f2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	b2d8      	uxtb	r0, r3
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	440b      	add	r3, r1
 8004406:	335c      	adds	r3, #92	; 0x5c
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	4601      	mov	r1, r0
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f011 fb46 	bl	8015aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	440b      	add	r3, r1
 8004422:	3350      	adds	r3, #80	; 0x50
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	f083 0301 	eor.w	r3, r3, #1
 800442a:	b2d8      	uxtb	r0, r3
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	440b      	add	r3, r1
 800443a:	3350      	adds	r3, #80	; 0x50
 800443c:	4602      	mov	r2, r0
 800443e:	701a      	strb	r2, [r3, #0]
}
 8004440:	e1d2      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	015a      	lsls	r2, r3, #5
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4413      	add	r3, r2
 800444a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b02      	cmp	r3, #2
 8004456:	f040 80f2 	bne.w	800463e <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	015a      	lsls	r2, r3, #5
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4413      	add	r3, r2
 8004462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004466:	4619      	mov	r1, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4413      	add	r3, r2
 8004470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f023 0302 	bic.w	r3, r3, #2
 800447a:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[ch_num].state == HC_XFRC)
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	440b      	add	r3, r1
 800448a:	335d      	adds	r3, #93	; 0x5d
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d10a      	bne.n	80044a8 <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	440b      	add	r3, r1
 80044a0:	335c      	adds	r3, #92	; 0x5c
 80044a2:	2201      	movs	r2, #1
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	e0b0      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4613      	mov	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	440b      	add	r3, r1
 80044b6:	335d      	adds	r3, #93	; 0x5d
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b05      	cmp	r3, #5
 80044bc:	d10a      	bne.n	80044d4 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4613      	mov	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	00db      	lsls	r3, r3, #3
 80044ca:	440b      	add	r3, r1
 80044cc:	335c      	adds	r3, #92	; 0x5c
 80044ce:	2205      	movs	r2, #5
 80044d0:	701a      	strb	r2, [r3, #0]
 80044d2:	e09a      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4613      	mov	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4413      	add	r3, r2
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	440b      	add	r3, r1
 80044e2:	335d      	adds	r3, #93	; 0x5d
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2b06      	cmp	r3, #6
 80044e8:	d00a      	beq.n	8004500 <HCD_HC_IN_IRQHandler+0x452>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	440b      	add	r3, r1
 80044f8:	335d      	adds	r3, #93	; 0x5d
 80044fa:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044fc:	2b08      	cmp	r3, #8
 80044fe:	d156      	bne.n	80045ae <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	440b      	add	r3, r1
 800450e:	3358      	adds	r3, #88	; 0x58
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	1c59      	adds	r1, r3, #1
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4403      	add	r3, r0
 8004522:	3358      	adds	r3, #88	; 0x58
 8004524:	6019      	str	r1, [r3, #0]
      if(hhcd->hc[ch_num].ErrCnt > 3U)
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	440b      	add	r3, r1
 8004534:	3358      	adds	r3, #88	; 0x58
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b03      	cmp	r3, #3
 800453a:	d914      	bls.n	8004566 <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4613      	mov	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	440b      	add	r3, r1
 800454a:	3358      	adds	r3, #88	; 0x58
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4613      	mov	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	440b      	add	r3, r1
 800455e:	335c      	adds	r3, #92	; 0x5c
 8004560:	2204      	movs	r2, #4
 8004562:	701a      	strb	r2, [r3, #0]
 8004564:	e009      	b.n	800457a <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	4613      	mov	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	440b      	add	r3, r1
 8004574:	335c      	adds	r3, #92	; 0x5c
 8004576:	2202      	movs	r2, #2
 8004578:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4413      	add	r3, r2
 8004582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004590:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004598:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a6:	461a      	mov	r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	e02d      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	4613      	mov	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4413      	add	r3, r2
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	440b      	add	r3, r1
 80045bc:	335d      	adds	r3, #93	; 0x5d
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d122      	bne.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4613      	mov	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	440b      	add	r3, r1
 80045d2:	335c      	adds	r3, #92	; 0x5c
 80045d4:	2202      	movs	r2, #2
 80045d6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	015a      	lsls	r2, r3, #5
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	4413      	add	r3, r2
 80045e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80045ee:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045f6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004604:	461a      	mov	r2, r3
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	015a      	lsls	r2, r3, #5
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	4413      	add	r3, r2
 8004612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004616:	461a      	mov	r2, r3
 8004618:	2302      	movs	r3, #2
 800461a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	b2d8      	uxtb	r0, r3
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4613      	mov	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	440b      	add	r3, r1
 800462e:	335c      	adds	r3, #92	; 0x5c
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	4601      	mov	r1, r0
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f011 fa32 	bl	8015aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800463c:	e0d4      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	4413      	add	r3, r2
 8004646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004650:	2b80      	cmp	r3, #128	; 0x80
 8004652:	d13f      	bne.n	80046d4 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4413      	add	r3, r2
 800465c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004660:	4619      	mov	r1, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	015a      	lsls	r2, r3, #5
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4413      	add	r3, r2
 800466a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f043 0302 	orr.w	r3, r3, #2
 8004674:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4613      	mov	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4413      	add	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	440b      	add	r3, r1
 8004684:	3358      	adds	r3, #88	; 0x58
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	1c59      	adds	r1, r3, #1
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	4403      	add	r3, r0
 8004698:	3358      	adds	r3, #88	; 0x58
 800469a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4613      	mov	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	4413      	add	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	440b      	add	r3, r1
 80046aa:	335d      	adds	r3, #93	; 0x5d
 80046ac:	2206      	movs	r2, #6
 80046ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f007 fcd5 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046cc:	461a      	mov	r2, r3
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	6093      	str	r3, [r2, #8]
}
 80046d2:	e089      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0310 	and.w	r3, r3, #16
 80046e6:	2b10      	cmp	r3, #16
 80046e8:	d17e      	bne.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
    if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4613      	mov	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	440b      	add	r3, r1
 80046f8:	333f      	adds	r3, #63	; 0x3f
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d123      	bne.n	8004748 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	4613      	mov	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	4413      	add	r3, r2
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	440b      	add	r3, r1
 800470e:	3358      	adds	r3, #88	; 0x58
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004720:	4619      	mov	r1, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f043 0302 	orr.w	r3, r3, #2
 8004734:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	4611      	mov	r1, r2
 8004740:	4618      	mov	r0, r3
 8004742:	f007 fc92 	bl	800c06a <USB_HC_Halt>
 8004746:	e046      	b.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4613      	mov	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	440b      	add	r3, r1
 8004756:	333f      	adds	r3, #63	; 0x3f
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	440b      	add	r3, r1
 800476c:	333f      	adds	r3, #63	; 0x3f
 800476e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004770:	2b02      	cmp	r3, #2
 8004772:	d130      	bne.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
       hhcd->hc[ch_num].ErrCnt = 0U;
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4613      	mov	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	440b      	add	r3, r1
 8004782:	3358      	adds	r3, #88	; 0x58
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
       if (hhcd->Init.dma_enable == 0U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d122      	bne.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
         hhcd->hc[ch_num].state = HC_NAK;
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	440b      	add	r3, r1
 800479e:	335d      	adds	r3, #93	; 0x5d
 80047a0:	2203      	movs	r2, #3
 80047a2:	701a      	strb	r2, [r3, #0]
         __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b0:	4619      	mov	r1, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	015a      	lsls	r2, r3, #5
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4413      	add	r3, r2
 80047ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f043 0302 	orr.w	r3, r3, #2
 80047c4:	60cb      	str	r3, [r1, #12]
         (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	4611      	mov	r1, r2
 80047d0:	4618      	mov	r0, r3
 80047d2:	f007 fc4a 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e2:	461a      	mov	r2, r3
 80047e4:	2310      	movs	r3, #16
 80047e6:	6093      	str	r3, [r2, #8]
}
 80047e8:	bf00      	nop
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	015a      	lsls	r2, r3, #5
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	4413      	add	r3, r2
 8004812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b04      	cmp	r3, #4
 800481e:	d11a      	bne.n	8004856 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	015a      	lsls	r2, r3, #5
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	4413      	add	r3, r2
 8004828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800482c:	461a      	mov	r2, r3
 800482e:	2304      	movs	r3, #4
 8004830:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	015a      	lsls	r2, r3, #5
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	4413      	add	r3, r2
 800483a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483e:	4619      	mov	r1, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	4413      	add	r3, r2
 8004848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f043 0302 	orr.w	r3, r3, #2
 8004852:	60cb      	str	r3, [r1, #12]
  }
  else
  {
     /* ... */
  }
}
 8004854:	e33c      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	015a      	lsls	r2, r3, #5
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4413      	add	r3, r2
 800485e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b20      	cmp	r3, #32
 800486a:	d142      	bne.n	80048f2 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004878:	461a      	mov	r2, r3
 800487a:	2320      	movs	r3, #32
 800487c:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[ch_num].do_ping == 1U)
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	440b      	add	r3, r1
 800488c:	333d      	adds	r3, #61	; 0x3d
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b01      	cmp	r3, #1
 8004892:	f040 831d 	bne.w	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 8004896:	6879      	ldr	r1, [r7, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	440b      	add	r3, r1
 80048a4:	333d      	adds	r3, #61	; 0x3d
 80048a6:	2200      	movs	r2, #0
 80048a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	4613      	mov	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	440b      	add	r3, r1
 80048b8:	335c      	adds	r3, #92	; 0x5c
 80048ba:	2202      	movs	r2, #2
 80048bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ca:	4619      	mov	r1, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f043 0302 	orr.w	r3, r3, #2
 80048de:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	4611      	mov	r1, r2
 80048ea:	4618      	mov	r0, r3
 80048ec:	f007 fbbd 	bl	800c06a <USB_HC_Halt>
}
 80048f0:	e2ee      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d140      	bne.n	800498a <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	4613      	mov	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	440b      	add	r3, r1
 8004916:	335d      	adds	r3, #93	; 0x5d
 8004918:	2204      	movs	r2, #4
 800491a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	440b      	add	r3, r1
 800492a:	333d      	adds	r3, #61	; 0x3d
 800492c:	2201      	movs	r2, #1
 800492e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt= 0U;
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	440b      	add	r3, r1
 800493e:	3358      	adds	r3, #88	; 0x58
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004950:	4619      	mov	r1, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	015a      	lsls	r2, r3, #5
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	4413      	add	r3, r2
 800495a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f043 0302 	orr.w	r3, r3, #2
 8004964:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	4611      	mov	r1, r2
 8004970:	4618      	mov	r0, r3
 8004972:	f007 fb7a 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	4413      	add	r3, r2
 800497e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004982:	461a      	mov	r2, r3
 8004984:	2340      	movs	r3, #64	; 0x40
 8004986:	6093      	str	r3, [r2, #8]
}
 8004988:	e2a2      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4413      	add	r3, r2
 8004992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800499c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049a0:	d123      	bne.n	80049ea <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	015a      	lsls	r2, r3, #5
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	4413      	add	r3, r2
 80049aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049ae:	4619      	mov	r1, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f043 0302 	orr.w	r3, r3, #2
 80049c2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	4611      	mov	r1, r2
 80049ce:	4618      	mov	r0, r3
 80049d0:	f007 fb4b 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e0:	461a      	mov	r2, r3
 80049e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049e6:	6093      	str	r3, [r2, #8]
}
 80049e8:	e272      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	015a      	lsls	r2, r3, #5
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	4413      	add	r3, r2
 80049f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d136      	bne.n	8004a6e <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3358      	adds	r3, #88	; 0x58
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a20:	4619      	mov	r1, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	015a      	lsls	r2, r3, #5
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	4413      	add	r3, r2
 8004a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f043 0302 	orr.w	r3, r3, #2
 8004a34:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f007 fb12 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a52:	461a      	mov	r2, r3
 8004a54:	2301      	movs	r3, #1
 8004a56:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	440b      	add	r3, r1
 8004a66:	335d      	adds	r3, #93	; 0x5d
 8004a68:	2201      	movs	r2, #1
 8004a6a:	701a      	strb	r2, [r3, #0]
}
 8004a6c:	e230      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	015a      	lsls	r2, r3, #5
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	4413      	add	r3, r2
 8004a76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d12c      	bne.n	8004ade <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a90:	461a      	mov	r2, r3
 8004a92:	2308      	movs	r3, #8
 8004a94:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	015a      	lsls	r2, r3, #5
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f043 0302 	orr.w	r3, r3, #2
 8004ab6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f007 fad1 	bl	800c06a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4613      	mov	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	440b      	add	r3, r1
 8004ad6:	335d      	adds	r3, #93	; 0x5d
 8004ad8:	2205      	movs	r2, #5
 8004ada:	701a      	strb	r2, [r3, #0]
}
 8004adc:	e1f8      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b10      	cmp	r3, #16
 8004af2:	d156      	bne.n	8004ba2 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	440b      	add	r3, r1
 8004b02:	3358      	adds	r3, #88	; 0x58
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	440b      	add	r3, r1
 8004b16:	335d      	adds	r3, #93	; 0x5d
 8004b18:	2203      	movs	r2, #3
 8004b1a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	440b      	add	r3, r1
 8004b2a:	333d      	adds	r3, #61	; 0x3d
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d114      	bne.n	8004b5c <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	440b      	add	r3, r1
 8004b40:	333c      	adds	r3, #60	; 0x3c
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d109      	bne.n	8004b5c <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	333d      	adds	r3, #61	; 0x3d
 8004b58:	2201      	movs	r2, #1
 8004b5a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b68:	4619      	mov	r1, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f043 0302 	orr.w	r3, r3, #2
 8004b7c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	b2d2      	uxtb	r2, r2
 8004b86:	4611      	mov	r1, r2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f007 fa6e 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	2310      	movs	r3, #16
 8004b9e:	6093      	str	r3, [r2, #8]
}
 8004ba0:	e196      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	015a      	lsls	r2, r3, #5
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb4:	2b80      	cmp	r3, #128	; 0x80
 8004bb6:	d12c      	bne.n	8004c12 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	015a      	lsls	r2, r3, #5
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f043 0302 	orr.w	r3, r3, #2
 8004bd8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	b2d2      	uxtb	r2, r2
 8004be2:	4611      	mov	r1, r2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f007 fa40 	bl	800c06a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4413      	add	r3, r2
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	440b      	add	r3, r1
 8004bf8:	335d      	adds	r3, #93	; 0x5d
 8004bfa:	2206      	movs	r2, #6
 8004bfc:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	015a      	lsls	r2, r3, #5
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	4413      	add	r3, r2
 8004c06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	2380      	movs	r3, #128	; 0x80
 8004c0e:	6093      	str	r3, [r2, #8]
}
 8004c10:	e15e      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	015a      	lsls	r2, r3, #5
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	4413      	add	r3, r2
 8004c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c28:	d136      	bne.n	8004c98 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	015a      	lsls	r2, r3, #5
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	4413      	add	r3, r2
 8004c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c36:	4619      	mov	r1, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	015a      	lsls	r2, r3, #5
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f043 0302 	orr.w	r3, r3, #2
 8004c4a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	4611      	mov	r1, r2
 8004c56:	4618      	mov	r0, r3
 8004c58:	f007 fa07 	bl	800c06a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c68:	461a      	mov	r2, r3
 8004c6a:	2310      	movs	r3, #16
 8004c6c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	015a      	lsls	r2, r3, #5
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	4413      	add	r3, r2
 8004c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c80:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	4613      	mov	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4413      	add	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	440b      	add	r3, r1
 8004c90:	335d      	adds	r3, #93	; 0x5d
 8004c92:	2208      	movs	r2, #8
 8004c94:	701a      	strb	r2, [r3, #0]
}
 8004c96:	e11b      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	f040 8110 	bne.w	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	015a      	lsls	r2, r3, #5
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f023 0302 	bic.w	r3, r3, #2
 8004cd0:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	440b      	add	r3, r1
 8004ce0:	335d      	adds	r3, #93	; 0x5d
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d12c      	bne.n	8004d42 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	440b      	add	r3, r1
 8004cf6:	335c      	adds	r3, #92	; 0x5c
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	440b      	add	r3, r1
 8004d0a:	333f      	adds	r3, #63	; 0x3f
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	f040 80c5 	bne.w	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	4413      	add	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	440b      	add	r3, r1
 8004d22:	3351      	adds	r3, #81	; 0x51
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	f083 0301 	eor.w	r3, r3, #1
 8004d2a:	b2d8      	uxtb	r0, r3
 8004d2c:	6879      	ldr	r1, [r7, #4]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4613      	mov	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	440b      	add	r3, r1
 8004d3a:	3351      	adds	r3, #81	; 0x51
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	701a      	strb	r2, [r3, #0]
 8004d40:	e0ad      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	00db      	lsls	r3, r3, #3
 8004d4e:	440b      	add	r3, r1
 8004d50:	335d      	adds	r3, #93	; 0x5d
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d10a      	bne.n	8004d6e <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d58:	6879      	ldr	r1, [r7, #4]
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	440b      	add	r3, r1
 8004d66:	335c      	adds	r3, #92	; 0x5c
 8004d68:	2202      	movs	r2, #2
 8004d6a:	701a      	strb	r2, [r3, #0]
 8004d6c:	e097      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	4613      	mov	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	4413      	add	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	440b      	add	r3, r1
 8004d7c:	335d      	adds	r3, #93	; 0x5d
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d10a      	bne.n	8004d9a <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	440b      	add	r3, r1
 8004d92:	335c      	adds	r3, #92	; 0x5c
 8004d94:	2202      	movs	r2, #2
 8004d96:	701a      	strb	r2, [r3, #0]
 8004d98:	e081      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4413      	add	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	440b      	add	r3, r1
 8004da8:	335d      	adds	r3, #93	; 0x5d
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	2b05      	cmp	r3, #5
 8004dae:	d10a      	bne.n	8004dc6 <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4613      	mov	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	00db      	lsls	r3, r3, #3
 8004dbc:	440b      	add	r3, r1
 8004dbe:	335c      	adds	r3, #92	; 0x5c
 8004dc0:	2205      	movs	r2, #5
 8004dc2:	701a      	strb	r2, [r3, #0]
 8004dc4:	e06b      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	440b      	add	r3, r1
 8004dd4:	335d      	adds	r3, #93	; 0x5d
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b06      	cmp	r3, #6
 8004dda:	d00a      	beq.n	8004df2 <HCD_HC_OUT_IRQHandler+0x602>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	440b      	add	r3, r1
 8004dea:	335d      	adds	r3, #93	; 0x5d
 8004dec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d155      	bne.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	440b      	add	r3, r1
 8004e00:	3358      	adds	r3, #88	; 0x58
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c59      	adds	r1, r3, #1
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	4403      	add	r3, r0
 8004e14:	3358      	adds	r3, #88	; 0x58
 8004e16:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	440b      	add	r3, r1
 8004e26:	3358      	adds	r3, #88	; 0x58
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b03      	cmp	r3, #3
 8004e2c:	d914      	bls.n	8004e58 <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	4613      	mov	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	440b      	add	r3, r1
 8004e3c:	3358      	adds	r3, #88	; 0x58
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	4613      	mov	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	4413      	add	r3, r2
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	440b      	add	r3, r1
 8004e50:	335c      	adds	r3, #92	; 0x5c
 8004e52:	2204      	movs	r2, #4
 8004e54:	701a      	strb	r2, [r3, #0]
 8004e56:	e009      	b.n	8004e6c <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	440b      	add	r3, r1
 8004e66:	335c      	adds	r3, #92	; 0x5c
 8004e68:	2202      	movs	r2, #2
 8004e6a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004e82:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e8a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e98:	461a      	mov	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	461a      	mov	r2, r3
 8004eac:	2302      	movs	r3, #2
 8004eae:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	b2d8      	uxtb	r0, r3
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	440b      	add	r3, r1
 8004ec2:	335c      	adds	r3, #92	; 0x5c
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4601      	mov	r1, r0
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f010 fde8 	bl	8015aa0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004ed0:	bf00      	nop
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	; 0x28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	0c5b      	lsrs	r3, r3, #17
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	091b      	lsrs	r3, r3, #4
 8004f08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f0c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d003      	beq.n	8004f1c <HCD_RXQLVL_IRQHandler+0x44>
 8004f14:	2b05      	cmp	r3, #5
 8004f16:	f000 8082 	beq.w	800501e <HCD_RXQLVL_IRQHandler+0x146>
    break;

  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8004f1a:	e083      	b.n	8005024 <HCD_RXQLVL_IRQHandler+0x14c>
    if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void  *)0))
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d07f      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	4613      	mov	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	440b      	add	r3, r1
 8004f30:	3344      	adds	r3, #68	; 0x44
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d074      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
      (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	4613      	mov	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	440b      	add	r3, r1
 8004f4a:	3344      	adds	r3, #68	; 0x44
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	b292      	uxth	r2, r2
 8004f52:	4619      	mov	r1, r3
 8004f54:	f006 fc35 	bl	800b7c2 <USB_ReadPacket>
      hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	440b      	add	r3, r1
 8004f66:	3344      	adds	r3, #68	; 0x44
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	18d1      	adds	r1, r2, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	4403      	add	r3, r0
 8004f7c:	3344      	adds	r3, #68	; 0x44
 8004f7e:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	69ba      	ldr	r2, [r7, #24]
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	440b      	add	r3, r1
 8004f8e:	334c      	adds	r3, #76	; 0x4c
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	18d1      	adds	r1, r2, r3
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	4403      	add	r3, r0
 8004fa4:	334c      	adds	r3, #76	; 0x4c
 8004fa6:	6019      	str	r1, [r3, #0]
      if((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	4b1d      	ldr	r3, [pc, #116]	; (800502c <HCD_RXQLVL_IRQHandler+0x154>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d031      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004fd4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fdc:	60fb      	str	r3, [r7, #12]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	015a      	lsls	r2, r3, #5
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fea:	461a      	mov	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6013      	str	r3, [r2, #0]
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	440b      	add	r3, r1
 8004ffe:	3350      	adds	r3, #80	; 0x50
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	f083 0301 	eor.w	r3, r3, #1
 8005006:	b2d8      	uxtb	r0, r3
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4613      	mov	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	440b      	add	r3, r1
 8005016:	3350      	adds	r3, #80	; 0x50
 8005018:	4602      	mov	r2, r0
 800501a:	701a      	strb	r2, [r3, #0]
    break;
 800501c:	e001      	b.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
    break;
 800501e:	bf00      	nop
 8005020:	e000      	b.n	8005024 <HCD_RXQLVL_IRQHandler+0x14c>
    break;
 8005022:	bf00      	nop
  }
}
 8005024:	bf00      	nop
 8005026:	3728      	adds	r7, #40	; 0x28
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	1ff80000 	.word	0x1ff80000

08005030 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800505c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b02      	cmp	r3, #2
 8005066:	d113      	bne.n	8005090 <HCD_Port_IRQHandler+0x60>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b01      	cmp	r3, #1
 8005070:	d10a      	bne.n	8005088 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6812      	ldr	r2, [r2, #0]
 800507a:	6992      	ldr	r2, [r2, #24]
 800507c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005080:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f010 fcf0 	bl	8015a68 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f043 0302 	orr.w	r3, r3, #2
 800508e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b08      	cmp	r3, #8
 8005098:	d148      	bne.n	800512c <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f043 0308 	orr.w	r3, r3, #8
 80050a0:	60bb      	str	r3, [r7, #8]

    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0304 	and.w	r3, r3, #4
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d129      	bne.n	8005100 <HCD_Port_IRQHandler+0xd0>
    {
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d113      	bne.n	80050dc <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80050ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80050be:	d106      	bne.n	80050ce <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2102      	movs	r1, #2
 80050c6:	4618      	mov	r0, r3
 80050c8:	f006 fc9c 	bl	800ba04 <USB_InitFSLSPClkSel>
 80050cc:	e011      	b.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2101      	movs	r1, #1
 80050d4:	4618      	mov	r0, r3
 80050d6:	f006 fc95 	bl	800ba04 <USB_InitFSLSPClkSel>
 80050da:	e00a      	b.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b03      	cmp	r3, #3
 80050e2:	d106      	bne.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ea:	461a      	mov	r2, r3
 80050ec:	f64e 2360 	movw	r3, #60000	; 0xea60
 80050f0:	6053      	str	r3, [r2, #4]
        }
      }

      HAL_HCD_PortEnabled_Callback(hhcd);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f010 fce2 	bl	8015abc <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f010 fcb5 	bl	8015a68 <HAL_HCD_Connect_Callback>
 80050fe:	e015      	b.n	800512c <HCD_Port_IRQHandler+0xfc>
    }
    else
    {
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f010 fce9 	bl	8015ad8 <HAL_HCD_PortDisabled_Callback>

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800510c:	461a      	mov	r2, r3
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800511a:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	6992      	ldr	r2, [r2, #24]
 8005126:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800512a:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b20      	cmp	r3, #32
 8005134:	d103      	bne.n	800513e <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f043 0320 	orr.w	r3, r3, #32
 800513c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005144:	461a      	mov	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	6013      	str	r3, [r2, #0]
}
 800514a:	bf00      	nop
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e07e      	b.n	8005264 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f010 f8aa 	bl	80152d4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2224      	movs	r2, #36	; 0x24
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6812      	ldr	r2, [r2, #0]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	6852      	ldr	r2, [r2, #4]
 80051a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	6812      	ldr	r2, [r2, #0]
 80051ae:	6892      	ldr	r2, [r2, #8]
 80051b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d107      	bne.n	80051ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6892      	ldr	r2, [r2, #8]
 80051c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	e006      	b.n	80051dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6892      	ldr	r2, [r2, #8]
 80051d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80051da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d104      	bne.n	80051ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	4b1c      	ldr	r3, [pc, #112]	; (800526c <HAL_I2C_Init+0x118>)
 80051fa:	430b      	orrs	r3, r1
 80051fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6812      	ldr	r2, [r2, #0]
 8005206:	68d2      	ldr	r2, [r2, #12]
 8005208:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800520c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6911      	ldr	r1, [r2, #16]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6952      	ldr	r2, [r2, #20]
 800521a:	4311      	orrs	r1, r2
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6992      	ldr	r2, [r2, #24]
 8005220:	0212      	lsls	r2, r2, #8
 8005222:	430a      	orrs	r2, r1
 8005224:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	69d1      	ldr	r1, [r2, #28]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6a12      	ldr	r2, [r2, #32]
 8005232:	430a      	orrs	r2, r1
 8005234:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6812      	ldr	r2, [r2, #0]
 800523e:	6812      	ldr	r2, [r2, #0]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	02008000 	.word	0x02008000

08005270 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b088      	sub	sp, #32
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	4608      	mov	r0, r1
 800527a:	4611      	mov	r1, r2
 800527c:	461a      	mov	r2, r3
 800527e:	4603      	mov	r3, r0
 8005280:	817b      	strh	r3, [r7, #10]
 8005282:	460b      	mov	r3, r1
 8005284:	813b      	strh	r3, [r7, #8]
 8005286:	4613      	mov	r3, r2
 8005288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800528a:	2300      	movs	r3, #0
 800528c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b20      	cmp	r3, #32
 8005298:	f040 8109 	bne.w	80054ae <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_I2C_Mem_Write+0x38>
 80052a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e101      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d101      	bne.n	80052ba <HAL_I2C_Mem_Write+0x4a>
 80052b6:	2302      	movs	r3, #2
 80052b8:	e0fa      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052c2:	f7fb fe7f 	bl	8000fc4 <HAL_GetTick>
 80052c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	2319      	movs	r3, #25
 80052ce:	2201      	movs	r2, #1
 80052d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 fbd9 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e0e5      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2221      	movs	r2, #33	; 0x21
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2240      	movs	r2, #64	; 0x40
 80052f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6a3a      	ldr	r2, [r7, #32]
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005304:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800530c:	88f8      	ldrh	r0, [r7, #6]
 800530e:	893a      	ldrh	r2, [r7, #8]
 8005310:	8979      	ldrh	r1, [r7, #10]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	9301      	str	r3, [sp, #4]
 8005316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	4603      	mov	r3, r0
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fad1 	bl	80058c4 <I2C_RequestMemoryWrite>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00f      	beq.n	8005348 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532c:	2b04      	cmp	r3, #4
 800532e:	d105      	bne.n	800533c <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e0b9      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e0b3      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800534c:	b29b      	uxth	r3, r3
 800534e:	2bff      	cmp	r3, #255	; 0xff
 8005350:	d90e      	bls.n	8005370 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	22ff      	movs	r2, #255	; 0xff
 8005356:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800535c:	b2da      	uxtb	r2, r3
 800535e:	8979      	ldrh	r1, [r7, #10]
 8005360:	2300      	movs	r3, #0
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 fca3 	bl	8005cb4 <I2C_TransferConfig>
 800536e:	e00f      	b.n	8005390 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537e:	b2da      	uxtb	r2, r3
 8005380:	8979      	ldrh	r1, [r7, #10]
 8005382:	2300      	movs	r3, #0
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 fc92 	bl	8005cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fbb3 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d101      	bne.n	80053ac <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e081      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e07f      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	1c58      	adds	r0, r3, #1
 80053ba:	68f9      	ldr	r1, [r7, #12]
 80053bc:	6248      	str	r0, [r1, #36]	; 0x24
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d4:	3b01      	subs	r3, #1
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d135      	bne.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d030      	beq.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f4:	2200      	movs	r2, #0
 80053f6:	2180      	movs	r1, #128	; 0x80
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 fb47 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e053      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540c:	b29b      	uxth	r3, r3
 800540e:	2bff      	cmp	r3, #255	; 0xff
 8005410:	d90e      	bls.n	8005430 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	22ff      	movs	r2, #255	; 0xff
 8005416:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800541c:	b2da      	uxtb	r2, r3
 800541e:	8979      	ldrh	r1, [r7, #10]
 8005420:	2300      	movs	r3, #0
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 fc43 	bl	8005cb4 <I2C_TransferConfig>
 800542e:	e00f      	b.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005434:	b29a      	uxth	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543e:	b2da      	uxtb	r2, r3
 8005440:	8979      	ldrh	r1, [r7, #10]
 8005442:	2300      	movs	r3, #0
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 fc32 	bl	8005cb4 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d19a      	bne.n	8005390 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f000 fb8e 	bl	8005b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d007      	beq.n	800547a <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546e:	2b04      	cmp	r3, #4
 8005470:	d101      	bne.n	8005476 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e01c      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e01a      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2220      	movs	r2, #32
 8005480:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6859      	ldr	r1, [r3, #4]
 800548c:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <HAL_I2C_Mem_Write+0x248>)
 800548e:	400b      	ands	r3, r1
 8005490:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80054ae:	2302      	movs	r3, #2
  }
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	fe00e800 	.word	0xfe00e800

080054bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	4608      	mov	r0, r1
 80054c6:	4611      	mov	r1, r2
 80054c8:	461a      	mov	r2, r3
 80054ca:	4603      	mov	r3, r0
 80054cc:	817b      	strh	r3, [r7, #10]
 80054ce:	460b      	mov	r3, r1
 80054d0:	813b      	strh	r3, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	f040 8107 	bne.w	80056f6 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_I2C_Mem_Read+0x38>
 80054ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e0ff      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_I2C_Mem_Read+0x4a>
 8005502:	2302      	movs	r3, #2
 8005504:	e0f8      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800550e:	f7fb fd59 	bl	8000fc4 <HAL_GetTick>
 8005512:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	2319      	movs	r3, #25
 800551a:	2201      	movs	r2, #1
 800551c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fab3 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e0e3      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2222      	movs	r2, #34	; 0x22
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2240      	movs	r2, #64	; 0x40
 800553c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6a3a      	ldr	r2, [r7, #32]
 800554a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005558:	88f8      	ldrh	r0, [r7, #6]
 800555a:	893a      	ldrh	r2, [r7, #8]
 800555c:	8979      	ldrh	r1, [r7, #10]
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	9301      	str	r3, [sp, #4]
 8005562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	4603      	mov	r3, r0
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 fa0b 	bl	8005984 <I2C_RequestMemoryRead>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00f      	beq.n	8005594 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005578:	2b04      	cmp	r3, #4
 800557a:	d105      	bne.n	8005588 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e0b7      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e0b1      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005598:	b29b      	uxth	r3, r3
 800559a:	2bff      	cmp	r3, #255	; 0xff
 800559c:	d90e      	bls.n	80055bc <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	22ff      	movs	r2, #255	; 0xff
 80055a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	8979      	ldrh	r1, [r7, #10]
 80055ac:	4b54      	ldr	r3, [pc, #336]	; (8005700 <HAL_I2C_Mem_Read+0x244>)
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fb7d 	bl	8005cb4 <I2C_TransferConfig>
 80055ba:	e00f      	b.n	80055dc <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ca:	b2da      	uxtb	r2, r3
 80055cc:	8979      	ldrh	r1, [r7, #10]
 80055ce:	4b4c      	ldr	r3, [pc, #304]	; (8005700 <HAL_I2C_Mem_Read+0x244>)
 80055d0:	9300      	str	r3, [sp, #0]
 80055d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fb6c 	bl	8005cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e2:	2200      	movs	r2, #0
 80055e4:	2104      	movs	r1, #4
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 fa50 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e080      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	1c59      	adds	r1, r3, #1
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	6251      	str	r1, [r2, #36]	; 0x24
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	6812      	ldr	r2, [r2, #0]
 8005604:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005628:	2b00      	cmp	r3, #0
 800562a:	d135      	bne.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d030      	beq.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563c:	2200      	movs	r2, #0
 800563e:	2180      	movs	r1, #128	; 0x80
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fa23 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e053      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	2bff      	cmp	r3, #255	; 0xff
 8005658:	d90e      	bls.n	8005678 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	22ff      	movs	r2, #255	; 0xff
 800565e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005664:	b2da      	uxtb	r2, r3
 8005666:	8979      	ldrh	r1, [r7, #10]
 8005668:	2300      	movs	r3, #0
 800566a:	9300      	str	r3, [sp, #0]
 800566c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 fb1f 	bl	8005cb4 <I2C_TransferConfig>
 8005676:	e00f      	b.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005686:	b2da      	uxtb	r2, r3
 8005688:	8979      	ldrh	r1, [r7, #10]
 800568a:	2300      	movs	r3, #0
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fb0e 	bl	8005cb4 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d19c      	bne.n	80055dc <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fa6a 	bl	8005b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d007      	beq.n	80056c2 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d101      	bne.n	80056be <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e01c      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e01a      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2220      	movs	r2, #32
 80056c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	4b0b      	ldr	r3, [pc, #44]	; (8005704 <HAL_I2C_Mem_Read+0x248>)
 80056d6:	400b      	ands	r3, r1
 80056d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e000      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80056f6:	2302      	movs	r3, #2
  }
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	80002400 	.word	0x80002400
 8005704:	fe00e800 	.word	0xfe00e800

08005708 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af02      	add	r7, sp, #8
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	607a      	str	r2, [r7, #4]
 8005712:	603b      	str	r3, [r7, #0]
 8005714:	460b      	mov	r3, r1
 8005716:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b20      	cmp	r3, #32
 800572a:	f040 80c4 	bne.w	80058b6 <HAL_I2C_IsDeviceReady+0x1ae>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005738:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800573c:	d101      	bne.n	8005742 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800573e:	2302      	movs	r3, #2
 8005740:	e0ba      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005748:	2b01      	cmp	r3, #1
 800574a:	d101      	bne.n	8005750 <HAL_I2C_IsDeviceReady+0x48>
 800574c:	2302      	movs	r3, #2
 800574e:	e0b3      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2224      	movs	r2, #36	; 0x24
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d105      	bne.n	800577e <HAL_I2C_IsDeviceReady+0x76>
 8005772:	897b      	ldrh	r3, [r7, #10]
 8005774:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8005778:	4b51      	ldr	r3, [pc, #324]	; (80058c0 <HAL_I2C_IsDeviceReady+0x1b8>)
 800577a:	430b      	orrs	r3, r1
 800577c:	e004      	b.n	8005788 <HAL_I2C_IsDeviceReady+0x80>
 800577e:	897b      	ldrh	r3, [r7, #10]
 8005780:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005784:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8005788:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800578a:	f7fb fc1b 	bl	8000fc4 <HAL_GetTick>
 800578e:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8005790:	e018      	b.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005798:	d014      	beq.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d007      	beq.n	80057b0 <HAL_I2C_IsDeviceReady+0xa8>
 80057a0:	f7fb fc10 	bl	8000fc4 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	1ad2      	subs	r2, r2, r3
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d909      	bls.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e079      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d00c      	beq.n	80057ec <HAL_I2C_IsDeviceReady+0xe4>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d005      	beq.n	80057ec <HAL_I2C_IsDeviceReady+0xe4>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2ba0      	cmp	r3, #160	; 0xa0
 80057ea:	d1d2      	bne.n	8005792 <HAL_I2C_IsDeviceReady+0x8a>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d01a      	beq.n	8005830 <HAL_I2C_IsDeviceReady+0x128>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2200      	movs	r2, #0
 8005802:	2120      	movs	r1, #32
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f941 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <HAL_I2C_IsDeviceReady+0x10c>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e051      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2220      	movs	r2, #32
 800581a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800582c:	2300      	movs	r3, #0
 800582e:	e043      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2200      	movs	r2, #0
 8005838:	2120      	movs	r1, #32
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 f926 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_I2C_IsDeviceReady+0x142>
        {
          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e036      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2210      	movs	r2, #16
 8005850:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2220      	movs	r2, #32
 8005858:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	613a      	str	r2, [r7, #16]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	4293      	cmp	r3, r2
 8005864:	d118      	bne.n	8005898 <HAL_I2C_IsDeviceReady+0x190>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	6812      	ldr	r2, [r2, #0]
 800586e:	6852      	ldr	r2, [r2, #4]
 8005870:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005874:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2200      	movs	r2, #0
 800587e:	2120      	movs	r1, #32
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f903 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <HAL_I2C_IsDeviceReady+0x188>
        {
          return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e013      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2220      	movs	r2, #32
 8005896:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	f4ff af62 	bcc.w	8005766 <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e000      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 80058b6:	2302      	movs	r3, #2
  }
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	02002000 	.word	0x02002000

080058c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	4608      	mov	r0, r1
 80058ce:	4611      	mov	r1, r2
 80058d0:	461a      	mov	r2, r3
 80058d2:	4603      	mov	r3, r0
 80058d4:	817b      	strh	r3, [r7, #10]
 80058d6:	460b      	mov	r3, r1
 80058d8:	813b      	strh	r3, [r7, #8]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	8979      	ldrh	r1, [r7, #10]
 80058e4:	4b26      	ldr	r3, [pc, #152]	; (8005980 <I2C_RequestMemoryWrite+0xbc>)
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 f9e1 	bl	8005cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058f2:	69fa      	ldr	r2, [r7, #28]
 80058f4:	69b9      	ldr	r1, [r7, #24]
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 f902 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d007      	beq.n	8005912 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005906:	2b04      	cmp	r3, #4
 8005908:	d101      	bne.n	800590e <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e034      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e032      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d105      	bne.n	8005924 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	893a      	ldrh	r2, [r7, #8]
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	629a      	str	r2, [r3, #40]	; 0x28
 8005922:	e01b      	b.n	800595c <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	893a      	ldrh	r2, [r7, #8]
 800592a:	0a12      	lsrs	r2, r2, #8
 800592c:	b292      	uxth	r2, r2
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	69b9      	ldr	r1, [r7, #24]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 f8e2 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005946:	2b04      	cmp	r3, #4
 8005948:	d101      	bne.n	800594e <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e014      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e012      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	893a      	ldrh	r2, [r7, #8]
 8005958:	b2d2      	uxtb	r2, r2
 800595a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	2200      	movs	r2, #0
 8005964:	2180      	movs	r1, #128	; 0x80
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 f890 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e000      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	80002000 	.word	0x80002000

08005984 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af02      	add	r7, sp, #8
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	4608      	mov	r0, r1
 800598e:	4611      	mov	r1, r2
 8005990:	461a      	mov	r2, r3
 8005992:	4603      	mov	r3, r0
 8005994:	817b      	strh	r3, [r7, #10]
 8005996:	460b      	mov	r3, r1
 8005998:	813b      	strh	r3, [r7, #8]
 800599a:	4613      	mov	r3, r2
 800599c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800599e:	88fb      	ldrh	r3, [r7, #6]
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	8979      	ldrh	r1, [r7, #10]
 80059a4:	4b26      	ldr	r3, [pc, #152]	; (8005a40 <I2C_RequestMemoryRead+0xbc>)
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	2300      	movs	r3, #0
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f982 	bl	8005cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059b0:	69fa      	ldr	r2, [r7, #28]
 80059b2:	69b9      	ldr	r1, [r7, #24]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f8a3 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d101      	bne.n	80059cc <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e034      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e032      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	893a      	ldrh	r2, [r7, #8]
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	629a      	str	r2, [r3, #40]	; 0x28
 80059e0:	e01b      	b.n	8005a1a <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	893a      	ldrh	r2, [r7, #8]
 80059e8:	0a12      	lsrs	r2, r2, #8
 80059ea:	b292      	uxth	r2, r2
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	69b9      	ldr	r1, [r7, #24]
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f883 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d007      	beq.n	8005a10 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d101      	bne.n	8005a0c <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e014      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e012      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	893a      	ldrh	r2, [r7, #8]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	2200      	movs	r2, #0
 8005a22:	2140      	movs	r1, #64	; 0x40
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 f831 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e000      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	80002000 	.word	0x80002000

08005a44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d103      	bne.n	8005a62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d007      	beq.n	8005a80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6812      	ldr	r2, [r2, #0]
 8005a78:	6992      	ldr	r2, [r2, #24]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	619a      	str	r2, [r3, #24]
  }
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a9c:	e01c      	b.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d018      	beq.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d007      	beq.n	8005abc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005aac:	f7fb fa8a 	bl	8000fc4 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad2      	subs	r2, r2, r3
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d90d      	bls.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e00f      	b.n	8005af8 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	699a      	ldr	r2, [r3, #24]
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	401a      	ands	r2, r3
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	bf0c      	ite	eq
 8005ae8:	2301      	moveq	r3, #1
 8005aea:	2300      	movne	r3, #0
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	461a      	mov	r2, r3
 8005af0:	79fb      	ldrb	r3, [r7, #7]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d0d3      	beq.n	8005a9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b0c:	e02c      	b.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	68b9      	ldr	r1, [r7, #8]
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 f870 	bl	8005bf8 <I2C_IsAcknowledgeFailed>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e02a      	b.n	8005b78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b28:	d01e      	beq.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d007      	beq.n	8005b40 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b30:	f7fb fa48 	bl	8000fc4 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	1ad2      	subs	r2, r2, r3
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d913      	bls.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b44:	f043 0220 	orr.w	r2, r3, #32
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e007      	b.n	8005b78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d1cb      	bne.n	8005b0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b8c:	e028      	b.n	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	68b9      	ldr	r1, [r7, #8]
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 f830 	bl	8005bf8 <I2C_IsAcknowledgeFailed>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e026      	b.n	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d007      	beq.n	8005bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005ba8:	f7fb fa0c 	bl	8000fc4 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	1ad2      	subs	r2, r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d913      	bls.n	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bbc:	f043 0220 	orr.w	r2, r3, #32
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e007      	b.n	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d1cf      	bne.n	8005b8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	f003 0310 	and.w	r3, r3, #16
 8005c0e:	2b10      	cmp	r3, #16
 8005c10:	d148      	bne.n	8005ca4 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c12:	e01c      	b.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1a:	d018      	beq.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d007      	beq.n	8005c32 <I2C_IsAcknowledgeFailed+0x3a>
 8005c22:	f7fb f9cf 	bl	8000fc4 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	1ad2      	subs	r2, r2, r3
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d90d      	bls.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e02b      	b.n	8005ca6 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	f003 0320 	and.w	r3, r3, #32
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d1db      	bne.n	8005c14 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2210      	movs	r2, #16
 8005c62:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f7ff fee9 	bl	8005a44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6859      	ldr	r1, [r3, #4]
 8005c7c:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <I2C_IsAcknowledgeFailed+0xb8>)
 8005c7e:	400b      	ands	r3, r1
 8005c80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2204      	movs	r2, #4
 8005c86:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e000      	b.n	8005ca6 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	fe00e800 	.word	0xfe00e800

08005cb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	607b      	str	r3, [r7, #4]
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	817b      	strh	r3, [r7, #10]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	6859      	ldr	r1, [r3, #4]
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	0d5b      	lsrs	r3, r3, #21
 8005cd4:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8005cd8:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <I2C_TransferConfig+0x54>)
 8005cda:	4303      	orrs	r3, r0
 8005cdc:	43db      	mvns	r3, r3
 8005cde:	4019      	ands	r1, r3
 8005ce0:	897b      	ldrh	r3, [r7, #10]
 8005ce2:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8005ce6:	7a7b      	ldrb	r3, [r7, #9]
 8005ce8:	041b      	lsls	r3, r3, #16
 8005cea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cee:	4318      	orrs	r0, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4318      	orrs	r0, r3
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	4303      	orrs	r3, r0
 8005cf8:	430b      	orrs	r3, r1
 8005cfa:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005cfc:	bf00      	nop
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	03ff63ff 	.word	0x03ff63ff

08005d0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d138      	bne.n	8005d94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e032      	b.n	8005d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2224      	movs	r2, #36	; 0x24
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6812      	ldr	r2, [r2, #0]
 8005d48:	6812      	ldr	r2, [r2, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6812      	ldr	r2, [r2, #0]
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	6812      	ldr	r2, [r2, #0]
 8005d68:	6811      	ldr	r1, [r2, #0]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d90:	2300      	movs	r3, #0
 8005d92:	e000      	b.n	8005d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d94:	2302      	movs	r3, #2
  }
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b085      	sub	sp, #20
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b20      	cmp	r3, #32
 8005dba:	d139      	bne.n	8005e30 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e033      	b.n	8005e32 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2224      	movs	r2, #36	; 0x24
 8005dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	f022 0201 	bic.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005df8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	6812      	ldr	r2, [r2, #0]
 8005e16:	f042 0201 	orr.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2220      	movs	r2, #32
 8005e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e000      	b.n	8005e32 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8005e30:	2302      	movs	r3, #2
  }
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
	...

08005e40 <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e0c7      	b.n	8005fea <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f00f fa60 	bl	8015334 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6812      	ldr	r2, [r2, #0]
 8005e84:	6992      	ldr	r2, [r2, #24]
 8005e86:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005e8a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6812      	ldr	r2, [r2, #0]
 8005e94:	6991      	ldr	r1, [r2, #24]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6850      	ldr	r0, [r2, #4]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6892      	ldr	r2, [r2, #8]
 8005e9e:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ea4:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	6912      	ldr	r2, [r2, #16]
 8005eaa:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005eac:	430a      	orrs	r2, r1
 8005eae:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6899      	ldr	r1, [r3, #8]
 8005eba:	4b4e      	ldr	r3, [pc, #312]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005ebc:	400b      	ands	r3, r1
 8005ebe:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	041b      	lsls	r3, r3, #16
 8005ec6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	6812      	ldr	r2, [r2, #0]
 8005ed0:	6891      	ldr	r1, [r2, #8]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6990      	ldr	r0, [r2, #24]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	4302      	orrs	r2, r0
 8005eda:	430a      	orrs	r2, r1
 8005edc:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68d9      	ldr	r1, [r3, #12]
 8005ee8:	4b42      	ldr	r3, [pc, #264]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005eea:	400b      	ands	r3, r1
 8005eec:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	69db      	ldr	r3, [r3, #28]
 8005ef2:	041b      	lsls	r3, r3, #16
 8005ef4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	68d1      	ldr	r1, [r2, #12]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	6a10      	ldr	r0, [r2, #32]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4302      	orrs	r2, r0
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6919      	ldr	r1, [r3, #16]
 8005f16:	4b37      	ldr	r3, [pc, #220]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005f18:	400b      	ands	r3, r1
 8005f1a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	041b      	lsls	r3, r3, #16
 8005f22:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	6911      	ldr	r1, [r2, #16]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4302      	orrs	r2, r0
 8005f36:	430a      	orrs	r2, r1
 8005f38:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6959      	ldr	r1, [r3, #20]
 8005f44:	4b2b      	ldr	r3, [pc, #172]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005f46:	400b      	ands	r3, r1
 8005f48:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	6951      	ldr	r1, [r2, #20]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	4302      	orrs	r2, r0
 8005f64:	430a      	orrs	r2, r1
 8005f66:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f6e:	021b      	lsls	r3, r3, #8
 8005f70:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005f78:	041b      	lsls	r3, r3, #16
 8005f7a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005f86:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6812      	ldr	r2, [r2, #0]
 8005f94:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005f96:	68b8      	ldr	r0, [r7, #8]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4302      	orrs	r2, r0
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005fa2:	4302      	orrs	r2, r0
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	6812      	ldr	r2, [r2, #0]
 8005fb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fb2:	f042 0204 	orr.w	r2, r2, #4
 8005fb6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6812      	ldr	r2, [r2, #0]
 8005fc0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fc2:	f042 0202 	orr.w	r2, r2, #2
 8005fc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	6992      	ldr	r2, [r2, #24]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	f000f800 	.word	0xf000f800

08005ff8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006006:	f003 0304 	and.w	r3, r3, #4
 800600a:	2b00      	cmp	r3, #0
 800600c:	d025      	beq.n	800605a <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01e      	beq.n	800605a <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006026:	f022 0204 	bic.w	r2, r2, #4
 800602a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2204      	movs	r2, #4
 8006032:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800603a:	f043 0201 	orr.w	r2, r3, #1
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2204      	movs	r2, #4
 8006048:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f87b 	bl	8006150 <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d025      	beq.n	80060b4 <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d01e      	beq.n	80060b4 <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6812      	ldr	r2, [r2, #0]
 800607e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006080:	f022 0202 	bic.w	r2, r2, #2
 8006084:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2202      	movs	r2, #2
 800608c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006094:	f043 0202 	orr.w	r2, r3, #2
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2204      	movs	r2, #4
 80060a2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f84e 	bl	8006150 <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01d      	beq.n	80060fe <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d016      	beq.n	80060fe <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6812      	ldr	r2, [r2, #0]
 80060d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80060da:	f022 0201 	bic.w	r2, r2, #1
 80060de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2201      	movs	r2, #1
 80060e6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f833 	bl	8006164 <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006104:	f003 0308 	and.w	r3, r3, #8
 8006108:	2b00      	cmp	r3, #0
 800610a:	d01d      	beq.n	8006148 <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b00      	cmp	r3, #0
 8006118:	d016      	beq.n	8006148 <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006124:	f022 0208 	bic.w	r2, r2, #8
 8006128:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2208      	movs	r2, #8
 8006130:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2201      	movs	r2, #1
 8006136:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f818 	bl	8006178 <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 8006148:	bf00      	nop
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 800618c:	b5b0      	push	{r4, r5, r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d101      	bne.n	80061a6 <HAL_LTDC_ConfigLayer+0x1a>
 80061a2:	2302      	movs	r3, #2
 80061a4:	e02c      	b.n	8006200 <HAL_LTDC_ConfigLayer+0x74>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2134      	movs	r1, #52	; 0x34
 80061bc:	fb01 f303 	mul.w	r3, r1, r3
 80061c0:	4413      	add	r3, r2
 80061c2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	4614      	mov	r4, r2
 80061ca:	461d      	mov	r5, r3
 80061cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 f811 	bl	8006208 <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2201      	movs	r2, #1
 80061ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bdb0      	pop	{r4, r5, r7, pc}

08006208 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006208:	b480      	push	{r7}
 800620a:	b089      	sub	sp, #36	; 0x24
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8006214:	2300      	movs	r3, #0
 8006216:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 8006218:	2300      	movs	r3, #0
 800621a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 800621c:	2300      	movs	r3, #0
 800621e:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	0c1b      	lsrs	r3, r3, #16
 800622c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006230:	4413      	add	r3, r2
 8006232:	041b      	lsls	r3, r3, #16
 8006234:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	01db      	lsls	r3, r3, #7
 8006240:	4413      	add	r3, r2
 8006242:	3384      	adds	r3, #132	; 0x84
 8006244:	461a      	mov	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4619      	mov	r1, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	01db      	lsls	r3, r3, #7
 8006250:	440b      	add	r3, r1
 8006252:	3384      	adds	r3, #132	; 0x84
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800625a:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	01db      	lsls	r3, r3, #7
 8006266:	4413      	add	r3, r2
 8006268:	3384      	adds	r3, #132	; 0x84
 800626a:	4619      	mov	r1, r3
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	0c1b      	lsrs	r3, r3, #16
 8006278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800627c:	4413      	add	r3, r2
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	4313      	orrs	r3, r2
 8006284:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006294:	4413      	add	r3, r2
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	01db      	lsls	r3, r3, #7
 80062a4:	4413      	add	r3, r2
 80062a6:	3384      	adds	r3, #132	; 0x84
 80062a8:	461a      	mov	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4619      	mov	r1, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	01db      	lsls	r3, r3, #7
 80062b4:	440b      	add	r3, r1
 80062b6:	3384      	adds	r3, #132	; 0x84
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80062be:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	461a      	mov	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	01db      	lsls	r3, r3, #7
 80062ca:	4413      	add	r3, r2
 80062cc:	3384      	adds	r3, #132	; 0x84
 80062ce:	4619      	mov	r1, r3
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062de:	4413      	add	r3, r2
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	461a      	mov	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	01db      	lsls	r3, r3, #7
 80062f2:	4413      	add	r3, r2
 80062f4:	3384      	adds	r3, #132	; 0x84
 80062f6:	461a      	mov	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4619      	mov	r1, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	01db      	lsls	r3, r3, #7
 8006302:	440b      	add	r3, r1
 8006304:	3384      	adds	r3, #132	; 0x84
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f023 0307 	bic.w	r3, r3, #7
 800630c:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	461a      	mov	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	01db      	lsls	r3, r3, #7
 8006318:	4413      	add	r3, r2
 800631a:	3384      	adds	r3, #132	; 0x84
 800631c:	461a      	mov	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800632a:	021b      	lsls	r3, r3, #8
 800632c:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006334:	041b      	lsls	r3, r3, #16
 8006336:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	061b      	lsls	r3, r3, #24
 800633e:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	01db      	lsls	r3, r3, #7
 800634a:	4413      	add	r3, r2
 800634c:	3384      	adds	r3, #132	; 0x84
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	461a      	mov	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	01db      	lsls	r3, r3, #7
 800635a:	4413      	add	r3, r2
 800635c:	3384      	adds	r3, #132	; 0x84
 800635e:	461a      	mov	r2, r3
 8006360:	2300      	movs	r3, #0
 8006362:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	461a      	mov	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	01db      	lsls	r3, r3, #7
 800636e:	4413      	add	r3, r2
 8006370:	3384      	adds	r3, #132	; 0x84
 8006372:	4619      	mov	r1, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800637a:	461a      	mov	r2, r3
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	431a      	orrs	r2, r3
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	431a      	orrs	r2, r3
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	461a      	mov	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	01db      	lsls	r3, r3, #7
 8006394:	4413      	add	r3, r2
 8006396:	3384      	adds	r3, #132	; 0x84
 8006398:	461a      	mov	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4619      	mov	r1, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	01db      	lsls	r3, r3, #7
 80063a4:	440b      	add	r3, r1
 80063a6:	3384      	adds	r3, #132	; 0x84
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80063ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	01db      	lsls	r3, r3, #7
 80063ba:	4413      	add	r3, r2
 80063bc:	3384      	adds	r3, #132	; 0x84
 80063be:	461a      	mov	r2, r3
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	01db      	lsls	r3, r3, #7
 80063d0:	4413      	add	r3, r2
 80063d2:	3384      	adds	r3, #132	; 0x84
 80063d4:	4619      	mov	r1, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	01db      	lsls	r3, r3, #7
 80063e0:	4413      	add	r3, r2
 80063e2:	3384      	adds	r3, #132	; 0x84
 80063e4:	69da      	ldr	r2, [r3, #28]
 80063e6:	4b5a      	ldr	r3, [pc, #360]	; (8006550 <LTDC_SetConfig+0x348>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	4413      	add	r3, r2
 80063f8:	3384      	adds	r3, #132	; 0x84
 80063fa:	4619      	mov	r1, r3
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	69da      	ldr	r2, [r3, #28]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	4313      	orrs	r3, r2
 8006406:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	461a      	mov	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	01db      	lsls	r3, r3, #7
 8006412:	4413      	add	r3, r2
 8006414:	3384      	adds	r3, #132	; 0x84
 8006416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	461a      	mov	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	01db      	lsls	r3, r3, #7
 8006422:	4413      	add	r3, r2
 8006424:	3384      	adds	r3, #132	; 0x84
 8006426:	461a      	mov	r2, r3
 8006428:	2300      	movs	r3, #0
 800642a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	461a      	mov	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	01db      	lsls	r3, r3, #7
 8006436:	4413      	add	r3, r2
 8006438:	3384      	adds	r3, #132	; 0x84
 800643a:	461a      	mov	r2, r3
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d102      	bne.n	8006450 <LTDC_SetConfig+0x248>
  {
    tmp = 4;
 800644a:	2304      	movs	r3, #4
 800644c:	61fb      	str	r3, [r7, #28]
 800644e:	e01b      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d102      	bne.n	800645e <LTDC_SetConfig+0x256>
  {
    tmp = 3;
 8006458:	2303      	movs	r3, #3
 800645a:	61fb      	str	r3, [r7, #28]
 800645c:	e014      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	2b04      	cmp	r3, #4
 8006464:	d00b      	beq.n	800647e <LTDC_SetConfig+0x276>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800646a:	2b02      	cmp	r3, #2
 800646c:	d007      	beq.n	800647e <LTDC_SetConfig+0x276>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006472:	2b03      	cmp	r3, #3
 8006474:	d003      	beq.n	800647e <LTDC_SetConfig+0x276>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800647a:	2b07      	cmp	r3, #7
 800647c:	d102      	bne.n	8006484 <LTDC_SetConfig+0x27c>
  {
    tmp = 2;
 800647e:	2302      	movs	r3, #2
 8006480:	61fb      	str	r3, [r7, #28]
 8006482:	e001      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else
  {
    tmp = 1;
 8006484:	2301      	movs	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	01db      	lsls	r3, r3, #7
 8006492:	4413      	add	r3, r2
 8006494:	3384      	adds	r3, #132	; 0x84
 8006496:	461a      	mov	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4619      	mov	r1, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	01db      	lsls	r3, r3, #7
 80064a2:	440b      	add	r3, r1
 80064a4:	3384      	adds	r3, #132	; 0x84
 80064a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a8:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80064ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	461a      	mov	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	01db      	lsls	r3, r3, #7
 80064b8:	4413      	add	r3, r2
 80064ba:	3384      	adds	r3, #132	; 0x84
 80064bc:	4618      	mov	r0, r3
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c2:	69fa      	ldr	r2, [r7, #28]
 80064c4:	fb02 f303 	mul.w	r3, r2, r3
 80064c8:	041a      	lsls	r2, r3, #16
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6859      	ldr	r1, [r3, #4]
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	1acb      	subs	r3, r1, r3
 80064d4:	69f9      	ldr	r1, [r7, #28]
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	3303      	adds	r3, #3
 80064dc:	4313      	orrs	r3, r2
 80064de:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	461a      	mov	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	01db      	lsls	r3, r3, #7
 80064ea:	4413      	add	r3, r2
 80064ec:	3384      	adds	r3, #132	; 0x84
 80064ee:	4619      	mov	r1, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	461a      	mov	r2, r3
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	01db      	lsls	r3, r3, #7
 80064fa:	4413      	add	r3, r2
 80064fc:	3384      	adds	r3, #132	; 0x84
 80064fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006500:	4b14      	ldr	r3, [pc, #80]	; (8006554 <LTDC_SetConfig+0x34c>)
 8006502:	4013      	ands	r3, r2
 8006504:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	01db      	lsls	r3, r3, #7
 8006510:	4413      	add	r3, r2
 8006512:	3384      	adds	r3, #132	; 0x84
 8006514:	461a      	mov	r2, r3
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	461a      	mov	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	01db      	lsls	r3, r3, #7
 8006526:	4413      	add	r3, r2
 8006528:	3384      	adds	r3, #132	; 0x84
 800652a:	461a      	mov	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4619      	mov	r1, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	01db      	lsls	r3, r3, #7
 8006536:	440b      	add	r3, r1
 8006538:	3384      	adds	r3, #132	; 0x84
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	6013      	str	r3, [r2, #0]
}
 8006542:	bf00      	nop
 8006544:	3724      	adds	r7, #36	; 0x24
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	fffff8f8 	.word	0xfffff8f8
 8006554:	fffff800 	.word	0xfffff800

08006558 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800656a:	2200      	movs	r2, #0
 800656c:	e001      	b.n	8006572 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800656e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d102      	bne.n	8006584 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 800657e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006582:	e000      	b.n	8006586 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8006584:	2200      	movs	r2, #0
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d102      	bne.n	8006598 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8006592:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006596:	e000      	b.n	800659a <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8006598:	2200      	movs	r2, #0
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a2:	1e5a      	subs	r2, r3, #1
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b0:	4413      	add	r3, r2
 80065b2:	1e5a      	subs	r2, r3, #1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	441a      	add	r2, r3
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	4413      	add	r3, r2
 80065c8:	1e5a      	subs	r2, r3, #1
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d6:	441a      	add	r2, r3
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065dc:	441a      	add	r2, r3
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e2:	4413      	add	r3, r2
 80065e4:	1e5a      	subs	r2, r3, #1
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e043      	b.n	8006696 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d106      	bne.n	8006628 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f00e fc36 	bl	8014e94 <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3308      	adds	r3, #8
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	f004 fe74 	bl	800b320 <FMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6818      	ldr	r0, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	461a      	mov	r2, r3
 8006642:	68b9      	ldr	r1, [r7, #8]
 8006644:	f004 ff10 	bl	800b468 <FMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6858      	ldr	r0, [r3, #4]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	f004 ff59 	bl	800b50c <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	6892      	ldr	r2, [r2, #8]
 8006662:	68f9      	ldr	r1, [r7, #12]
 8006664:	6809      	ldr	r1, [r1, #0]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	6880      	ldr	r0, [r0, #8]
 800666a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800666e:	f041 0101 	orr.w	r1, r1, #1
 8006672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d103      	bne.n	8006686 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800667e:	4b08      	ldr	r3, [pc, #32]	; (80066a0 <HAL_NOR_Init+0xa8>)
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	e002      	b.n	800668c <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8006686:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <HAL_NOR_Init+0xa8>)
 8006688:	2201      	movs	r2, #1
 800668a:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	200207cc 	.word	0x200207cc

080066a4 <HAL_NOR_DeInit>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_NOR_MspDeInit(hnor);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f00e fc3f 	bl	8014f30 <HAL_NOR_MspDeInit>
 
  /* Configure the NOR registers with their reset values */
  FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6859      	ldr	r1, [r3, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	461a      	mov	r2, r3
 80066c0:	f004 fe9e 	bl	800b400 <FMC_NORSRAM_DeInit>
  
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_RESET;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Release Lock */
  __HAL_UNLOCK(hnor);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
	...

080066e0 <HAL_NOR_Read_ID>:
  *                the configuration information for NOR module.
  * @param  pNOR_ID  pointer to NOR ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d101      	bne.n	80066fc <HAL_NOR_Read_ID+0x1c>
 80066f8:	2302      	movs	r3, #2
 80066fa:	e08c      	b.n	8006816 <HAL_NOR_Read_ID+0x136>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d101      	bne.n	8006714 <HAL_NOR_Read_ID+0x34>
  {
     return HAL_BUSY;
 8006710:	2302      	movs	r3, #2
 8006712:	e080      	b.n	8006816 <HAL_NOR_Read_ID+0x136>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d103      	bne.n	8006724 <HAL_NOR_Read_ID+0x44>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 800671c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	e012      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	2b02      	cmp	r3, #2
 800672a:	d103      	bne.n	8006734 <HAL_NOR_Read_ID+0x54>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 800672c:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8006730:	60fb      	str	r3, [r7, #12]
 8006732:	e00a      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	2b04      	cmp	r3, #4
 800673a:	d103      	bne.n	8006744 <HAL_NOR_Read_ID+0x64>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 800673c:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8006740:	60fb      	str	r3, [r7, #12]
 8006742:	e002      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8006744:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8006748:	60fb      	str	r3, [r7, #12]
  }  
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2202      	movs	r2, #2
 800674e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send read ID command */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 8006752:	4b34      	ldr	r3, [pc, #208]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d103      	bne.n	8006762 <HAL_NOR_Read_ID+0x82>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006760:	e002      	b.n	8006768 <HAL_NOR_Read_ID+0x88>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8006768:	22aa      	movs	r2, #170	; 0xaa
 800676a:	801a      	strh	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800676c:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 8006770:	4b2c      	ldr	r3, [pc, #176]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d103      	bne.n	8006780 <HAL_NOR_Read_ID+0xa0>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f203 5354 	addw	r3, r3, #1364	; 0x554
 800677e:	e002      	b.n	8006786 <HAL_NOR_Read_ID+0xa6>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006786:	2255      	movs	r2, #85	; 0x55
 8006788:	801a      	strh	r2, [r3, #0]
 800678a:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_AUTO_SELECT);
 800678e:	4b25      	ldr	r3, [pc, #148]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d103      	bne.n	800679e <HAL_NOR_Read_ID+0xbe>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 800679c:	e002      	b.n	80067a4 <HAL_NOR_Read_ID+0xc4>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f203 5355 	addw	r3, r3, #1365	; 0x555
 80067a4:	2290      	movs	r2, #144	; 0x90
 80067a6:	801a      	strh	r2, [r3, #0]
 80067a8:	f3bf 8f4f 	dsb	sy

  /* Read the NOR IDs */
  pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, MC_ADDRESS);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	881b      	ldrh	r3, [r3, #0]
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	801a      	strh	r2, [r3, #0]
  pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE1_ADDR);
 80067b6:	4b1b      	ldr	r3, [pc, #108]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d102      	bne.n	80067c4 <HAL_NOR_Read_ID+0xe4>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	3302      	adds	r3, #2
 80067c2:	e001      	b.n	80067c8 <HAL_NOR_Read_ID+0xe8>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3301      	adds	r3, #1
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	805a      	strh	r2, [r3, #2]
  pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE2_ADDR);
 80067d0:	4b14      	ldr	r3, [pc, #80]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d102      	bne.n	80067de <HAL_NOR_Read_ID+0xfe>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	331c      	adds	r3, #28
 80067dc:	e001      	b.n	80067e2 <HAL_NOR_Read_ID+0x102>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	330e      	adds	r3, #14
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	809a      	strh	r2, [r3, #4]
  pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE3_ADDR);
 80067ea:	4b0e      	ldr	r3, [pc, #56]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d102      	bne.n	80067f8 <HAL_NOR_Read_ID+0x118>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	331e      	adds	r3, #30
 80067f6:	e001      	b.n	80067fc <HAL_NOR_Read_ID+0x11c>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	330f      	adds	r3, #15
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	80da      	strh	r2, [r3, #6]
  
  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	200207cc 	.word	0x200207cc

08006828 <HAL_NOR_ReturnToReadMode>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress = 0;  
 8006830:	2300      	movs	r3, #0
 8006832:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_NOR_ReturnToReadMode+0x1a>
 800683e:	2302      	movs	r3, #2
 8006840:	e034      	b.n	80068ac <HAL_NOR_ReturnToReadMode+0x84>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d101      	bne.n	800685a <HAL_NOR_ReturnToReadMode+0x32>
  {
     return HAL_BUSY;
 8006856:	2302      	movs	r3, #2
 8006858:	e028      	b.n	80068ac <HAL_NOR_ReturnToReadMode+0x84>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d103      	bne.n	800686a <HAL_NOR_ReturnToReadMode+0x42>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8006862:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	e012      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	2b02      	cmp	r3, #2
 8006870:	d103      	bne.n	800687a <HAL_NOR_ReturnToReadMode+0x52>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006872:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8006876:	60fb      	str	r3, [r7, #12]
 8006878:	e00a      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	2b04      	cmp	r3, #4
 8006880:	d103      	bne.n	800688a <HAL_NOR_ReturnToReadMode+0x62>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006882:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8006886:	60fb      	str	r3, [r7, #12]
 8006888:	e002      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 800688a:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 800688e:	60fb      	str	r3, [r7, #12]
  }  
  
  NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	22f0      	movs	r2, #240	; 0xf0
 8006894:	801a      	strh	r2, [r3, #0]
 8006896:	f3bf 8f4f 	dsb	sy

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3714      	adds	r7, #20
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_NOR_Erase_Block>:
  * @param  BlockAddress  Block to erase address 
  * @param  Address Device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t deviceaddress = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hnor);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d101      	bne.n	80068d6 <HAL_NOR_Erase_Block+0x1e>
 80068d2:	2302      	movs	r3, #2
 80068d4:	e085      	b.n	80069e2 <HAL_NOR_Erase_Block+0x12a>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d101      	bne.n	80068ee <HAL_NOR_Erase_Block+0x36>
  {
     return HAL_BUSY;
 80068ea:	2302      	movs	r3, #2
 80068ec:	e079      	b.n	80069e2 <HAL_NOR_Erase_Block+0x12a>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d103      	bne.n	80068fe <HAL_NOR_Erase_Block+0x46>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 80068f6:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	e012      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d103      	bne.n	800690e <HAL_NOR_Erase_Block+0x56>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006906:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	e00a      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	2b04      	cmp	r3, #4
 8006914:	d103      	bne.n	800691e <HAL_NOR_Erase_Block+0x66>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006916:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	e002      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 800691e:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8006922:	617b      	str	r3, [r7, #20]
  }
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2202      	movs	r2, #2
 8006928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send block erase command sequence */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 800692c:	4b30      	ldr	r3, [pc, #192]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d103      	bne.n	800693c <HAL_NOR_Erase_Block+0x84>
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 800693a:	e002      	b.n	8006942 <HAL_NOR_Erase_Block+0x8a>
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8006942:	22aa      	movs	r2, #170	; 0xaa
 8006944:	801a      	strh	r2, [r3, #0]
 8006946:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 800694a:	4b29      	ldr	r3, [pc, #164]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d103      	bne.n	800695a <HAL_NOR_Erase_Block+0xa2>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f203 5354 	addw	r3, r3, #1364	; 0x554
 8006958:	e002      	b.n	8006960 <HAL_NOR_Erase_Block+0xa8>
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006960:	2255      	movs	r2, #85	; 0x55
 8006962:	801a      	strh	r2, [r3, #0]
 8006964:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
 8006968:	4b21      	ldr	r3, [pc, #132]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d103      	bne.n	8006978 <HAL_NOR_Erase_Block+0xc0>
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006976:	e002      	b.n	800697e <HAL_NOR_Erase_Block+0xc6>
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	f203 5355 	addw	r3, r3, #1365	; 0x555
 800697e:	2280      	movs	r2, #128	; 0x80
 8006980:	801a      	strh	r2, [r3, #0]
 8006982:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH), NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH);
 8006986:	4b1a      	ldr	r3, [pc, #104]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2b01      	cmp	r3, #1
 800698c:	d103      	bne.n	8006996 <HAL_NOR_Erase_Block+0xde>
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006994:	e002      	b.n	800699c <HAL_NOR_Erase_Block+0xe4>
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f203 5355 	addw	r3, r3, #1365	; 0x555
 800699c:	22aa      	movs	r2, #170	; 0xaa
 800699e:	801a      	strh	r2, [r3, #0]
 80069a0:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH), NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH);
 80069a4:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d103      	bne.n	80069b4 <HAL_NOR_Erase_Block+0xfc>
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f203 5354 	addw	r3, r3, #1364	; 0x554
 80069b2:	e002      	b.n	80069ba <HAL_NOR_Erase_Block+0x102>
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80069ba:	2255      	movs	r2, #85	; 0x55
 80069bc:	801a      	strh	r2, [r3, #0]
 80069be:	f3bf 8f4f 	dsb	sy
  NOR_WRITE((uint32_t)(BlockAddress + Address), NOR_CMD_DATA_BLOCK_ERASE);
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4413      	add	r3, r2
 80069c8:	2230      	movs	r2, #48	; 0x30
 80069ca:	801a      	strh	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy

  /* Check the NOR memory status and update the controller state */
  hnor->State = HAL_NOR_STATE_READY;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
  /* Process unlocked */
  __HAL_UNLOCK(hnor);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
 
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	200207cc 	.word	0x200207cc

080069f4 <HAL_NOR_GetStatus>:
  * @param  Timeout NOR programming Timeout
  * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
  *         or HAL_NOR_STATUS_TIMEOUT
  */
HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)
{ 
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
  HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 8006a00:	2301      	movs	r3, #1
 8006a02:	77fb      	strb	r3, [r7, #31]
  uint16_t tmpSR1 = 0, tmpSR2 = 0;
 8006a04:	2300      	movs	r3, #0
 8006a06:	83bb      	strh	r3, [r7, #28]
 8006a08:	2300      	movs	r3, #0
 8006a0a:	837b      	strh	r3, [r7, #26]
  uint32_t tickstart = 0;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	617b      	str	r3, [r7, #20]

  /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
  HAL_NOR_MspWait(hnor, Timeout);
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f012 f8dc 	bl	8018bd0 <HAL_NOR_MspWait>
  
  /* Get the NOR memory operation status -------------------------------------*/
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8006a18:	f7fa fad4 	bl	8000fc4 <HAL_GetTick>
 8006a1c:	6178      	str	r0, [r7, #20]
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8006a1e:	e03e      	b.n	8006a9e <HAL_NOR_GetStatus+0xaa>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a26:	d00c      	beq.n	8006a42 <HAL_NOR_GetStatus+0x4e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d007      	beq.n	8006a3e <HAL_NOR_GetStatus+0x4a>
 8006a2e:	f7fa fac9 	bl	8000fc4 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	1ad2      	subs	r2, r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d901      	bls.n	8006a42 <HAL_NOR_GetStatus+0x4e>
      {
        status = HAL_NOR_STATUS_TIMEOUT; 
 8006a3e:	2303      	movs	r3, #3
 8006a40:	77fb      	strb	r3, [r7, #31]
      } 
    } 

    /* Read NOR status register (DQ6 and DQ5) */
    tmpSR1 = *(__IO uint16_t *)Address;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006a4e:	8bba      	ldrh	r2, [r7, #28]
 8006a50:	8b7b      	ldrh	r3, [r7, #26]
 8006a52:	4053      	eors	r3, r2
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d101      	bne.n	8006a62 <HAL_NOR_GetStatus+0x6e>
    {
      return HAL_NOR_STATUS_SUCCESS ;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e024      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
    }
    
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8006a62:	8bbb      	ldrh	r3, [r7, #28]
 8006a64:	f003 0320 	and.w	r3, r3, #32
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <HAL_NOR_GetStatus+0x7c>
    {
      status = HAL_NOR_STATUS_ONGOING;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	77fb      	strb	r3, [r7, #31]
    }
    
    tmpSR1 = *(__IO uint16_t *)Address;
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	881b      	ldrh	r3, [r3, #0]
 8006a74:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006a7c:	8bba      	ldrh	r2, [r7, #28]
 8006a7e:	8b7b      	ldrh	r3, [r7, #26]
 8006a80:	4053      	eors	r3, r2
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_NOR_GetStatus+0x9c>
    {
      return HAL_NOR_STATUS_SUCCESS;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e00d      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
    }
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8006a90:	8bbb      	ldrh	r3, [r7, #28]
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d001      	beq.n	8006a9e <HAL_NOR_GetStatus+0xaa>
    {
      return HAL_NOR_STATUS_ERROR;
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	e006      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8006a9e:	7ffb      	ldrb	r3, [r7, #31]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d002      	beq.n	8006aaa <HAL_NOR_GetStatus+0xb6>
 8006aa4:	7ffb      	ldrb	r3, [r7, #31]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d1ba      	bne.n	8006a20 <HAL_NOR_GetStatus+0x2c>
    } 
  }

  /* Return the operation status */
  return status;
 8006aaa:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3720      	adds	r7, #32
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and creates the associated handle.
  * @param hqspi qspi handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b086      	sub	sp, #24
 8006ab8:	af02      	add	r7, sp, #8
 8006aba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006ac0:	f7fa fa80 	bl	8000fc4 <HAL_GetTick>
 8006ac4:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d101      	bne.n	8006ad0 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e073      	b.n	8006bb8 <HAL_QSPI_Init+0x104>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d101      	bne.n	8006ae0 <HAL_QSPI_Init+0x2c>
 8006adc:	2302      	movs	r3, #2
 8006ade:	e06b      	b.n	8006bb8 <HAL_QSPI_Init+0x104>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d10b      	bne.n	8006b0c <HAL_QSPI_Init+0x58>
  { 
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
     
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f00e fc39 	bl	8015374 <HAL_QSPI_MspInit>
             
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8006b02:	f241 3188 	movw	r1, #5000	; 0x1388
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f000 fa92 	bl	8007030 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, ((hqspi->Init.FifoThreshold - 1) << 8));
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	6812      	ldr	r2, [r2, #0]
 8006b16:	f422 51f8 	bic.w	r1, r2, #7936	; 0x1f00
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	6892      	ldr	r2, [r2, #8]
 8006b1e:	3a01      	subs	r2, #1
 8006b20:	0212      	lsls	r2, r2, #8
 8006b22:	430a      	orrs	r2, r1
 8006b24:	601a      	str	r2, [r3, #0]

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b2a:	9300      	str	r3, [sp, #0]
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	2120      	movs	r1, #32
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 fa8a 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8006b3c:	7bfb      	ldrb	r3, [r7, #15]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d135      	bne.n	8006bae <HAL_QSPI_Init+0xfa>
  {
                
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR,(QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), ((hqspi->Init.ClockPrescaler << 24)| hqspi->Init.SampleShifting | hqspi->Init.FlashID| hqspi->Init.DualFlash ));
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6819      	ldr	r1, [r3, #0]
 8006b4c:	4b1c      	ldr	r3, [pc, #112]	; (8006bc0 <HAL_QSPI_Init+0x10c>)
 8006b4e:	400b      	ands	r3, r1
 8006b50:	6879      	ldr	r1, [r7, #4]
 8006b52:	6849      	ldr	r1, [r1, #4]
 8006b54:	0608      	lsls	r0, r1, #24
 8006b56:	6879      	ldr	r1, [r7, #4]
 8006b58:	68c9      	ldr	r1, [r1, #12]
 8006b5a:	4308      	orrs	r0, r1
 8006b5c:	6879      	ldr	r1, [r7, #4]
 8006b5e:	69c9      	ldr	r1, [r1, #28]
 8006b60:	4308      	orrs	r0, r1
 8006b62:	6879      	ldr	r1, [r7, #4]
 8006b64:	6a09      	ldr	r1, [r1, #32]
 8006b66:	4301      	orrs	r1, r0
 8006b68:	430b      	orrs	r3, r1
 8006b6a:	6013      	str	r3, [r2, #0]
        
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	6859      	ldr	r1, [r3, #4]
 8006b76:	4b13      	ldr	r3, [pc, #76]	; (8006bc4 <HAL_QSPI_Init+0x110>)
 8006b78:	400b      	ands	r3, r1
 8006b7a:	6879      	ldr	r1, [r7, #4]
 8006b7c:	6909      	ldr	r1, [r1, #16]
 8006b7e:	0408      	lsls	r0, r1, #16
 8006b80:	6879      	ldr	r1, [r7, #4]
 8006b82:	6949      	ldr	r1, [r1, #20]
 8006b84:	4308      	orrs	r0, r1
 8006b86:	6879      	ldr	r1, [r7, #4]
 8006b88:	6989      	ldr	r1, [r1, #24]
 8006b8a:	4301      	orrs	r1, r0
 8006b8c:	430b      	orrs	r3, r1
 8006b8e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << 16) | hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));
    
    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	6812      	ldr	r2, [r2, #0]
 8006b98:	6812      	ldr	r2, [r2, #0]
 8006b9a:	f042 0201 	orr.w	r2, r2, #1
 8006b9e:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2201      	movs	r2, #1
 8006baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3710      	adds	r7, #16
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}
 8006bc0:	00ffff2f 	.word	0x00ffff2f
 8006bc4:	ffe0f8fe 	.word	0xffe0f8fe

08006bc8 <HAL_QSPI_DeInit>:
  * @brief DeInitializes the QSPI peripheral 
  * @param hqspi qspi handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d101      	bne.n	8006bda <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	e022      	b.n	8006c20 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b01      	cmp	r3, #1
 8006be4:	d101      	bne.n	8006bea <HAL_QSPI_DeInit+0x22>
 8006be6:	2302      	movs	r3, #2
 8006be8:	e01a      	b.n	8006c20 <HAL_QSPI_DeInit+0x58>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	6812      	ldr	r2, [r2, #0]
 8006bfa:	6812      	ldr	r2, [r2, #0]
 8006bfc:	f022 0201 	bic.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f00e fc0a 	bl	801541c <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006c1e:	2300      	movs	r3, #0
}
 8006c20:	4618      	mov	r0, r3
 8006c22:	3708      	adds	r7, #8
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <HAL_QSPI_Command>:
  * @param Timeout  Time out duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b088      	sub	sp, #32
 8006c2c:	af02      	add	r7, sp, #8
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8006c38:	f7fa f9c4 	bl	8000fc4 <HAL_GetTick>
 8006c3c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d101      	bne.n	8006c4e <HAL_QSPI_Command+0x26>
 8006c4a:	2302      	movs	r3, #2
 8006c4c:	e048      	b.n	8006ce0 <HAL_QSPI_Command+0xb8>
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	d137      	bne.n	8006cd2 <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2200      	movs	r2, #0
 8006c78:	2120      	movs	r1, #32
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f000 f9e6 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006c80:	4603      	mov	r3, r0
 8006c82:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8006c84:	7dfb      	ldrb	r3, [r7, #23]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d125      	bne.n	8006cd6 <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	68b9      	ldr	r1, [r7, #8]
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 fa13 	bl	80070ba <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d115      	bne.n	8006cc8 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	2102      	movs	r1, #2
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f000 f9d0 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006cac:	4603      	mov	r3, r0
 8006cae:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8006cb0:	7dfb      	ldrb	r3, [r7, #23]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10f      	bne.n	8006cd6 <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2202      	movs	r2, #2
 8006cbc:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cc6:	e006      	b.n	8006cd6 <HAL_QSPI_Command+0xae>
        
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cd0:	e001      	b.n	8006cd6 <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3718      	adds	r7, #24
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_QSPI_Transmit>:
  * @param Timeout  Time out duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b08a      	sub	sp, #40	; 0x28
 8006cec:	af02      	add	r7, sp, #8
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
   HAL_StatusTypeDef status = HAL_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8006cf8:	f7fa f964 	bl	8000fc4 <HAL_GetTick>
 8006cfc:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3320      	adds	r3, #32
 8006d04:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d101      	bne.n	8006d16 <HAL_QSPI_Transmit+0x2e>
 8006d12:	2302      	movs	r3, #2
 8006d14:	e074      	b.n	8006e00 <HAL_QSPI_Transmit+0x118>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d163      	bne.n	8006df2 <HAL_QSPI_Transmit+0x10a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d054      	beq.n	8006de0 <HAL_QSPI_Transmit+0xf8>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2212      	movs	r2, #18
 8006d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	625a      	str	r2, [r3, #36]	; 0x24
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	6812      	ldr	r2, [r2, #0]
 8006d64:	6952      	ldr	r2, [r2, #20]
 8006d66:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006d6a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 8006d6c:	e019      	b.n	8006da2 <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	2201      	movs	r2, #1
 8006d76:	2104      	movs	r1, #4
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f000 f967 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8006d82:	7ffb      	ldrb	r3, [r7, #31]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d111      	bne.n	8006dac <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)data_reg = *hqspi->pTxBuffPtr++;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8c:	1c59      	adds	r1, r3, #1
 8006d8e:	68fa      	ldr	r2, [r7, #12]
 8006d90:	6251      	str	r1, [r2, #36]	; 0x24
 8006d92:	781a      	ldrb	r2, [r3, #0]
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9c:	1e5a      	subs	r2, r3, #1
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1e1      	bne.n	8006d6e <HAL_QSPI_Transmit+0x86>
 8006daa:	e000      	b.n	8006dae <HAL_QSPI_Transmit+0xc6>
          break;
 8006dac:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8006dae:	7ffb      	ldrb	r3, [r7, #31]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d110      	bne.n	8006dd6 <HAL_QSPI_Transmit+0xee>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	2102      	movs	r1, #2
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 f944 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006dc8:	7ffb      	ldrb	r3, [r7, #31]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d103      	bne.n	8006dd6 <HAL_QSPI_Transmit+0xee>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	60da      	str	r2, [r3, #12]
#endif /* QSPI_V1_0 */ 
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006dde:	e00a      	b.n	8006df6 <HAL_QSPI_Transmit+0x10e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006de4:	f043 0208 	orr.w	r2, r3, #8
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	77fb      	strb	r3, [r7, #31]
 8006df0:	e001      	b.n	8006df6 <HAL_QSPI_Transmit+0x10e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006df2:	2302      	movs	r3, #2
 8006df4:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006dfe:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3720      	adds	r7, #32
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <HAL_QSPI_Receive>:
  * @param Timeout  Time out duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b08a      	sub	sp, #40	; 0x28
 8006e0c:	af02      	add	r7, sp, #8
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e14:	2300      	movs	r3, #0
 8006e16:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8006e18:	f7fa f8d4 	bl	8000fc4 <HAL_GetTick>
 8006e1c:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3320      	adds	r3, #32
 8006e2c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <HAL_QSPI_Receive+0x36>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e07b      	b.n	8006f36 <HAL_QSPI_Receive+0x12e>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d16a      	bne.n	8006f28 <HAL_QSPI_Receive+0x120>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	645a      	str	r2, [r3, #68]	; 0x44
    if(pData != NULL )
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d05b      	beq.n	8006f16 <HAL_QSPI_Receive+0x10e>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2222      	movs	r2, #34	; 0x22
 8006e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	1c5a      	adds	r2, r3, #1
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	6812      	ldr	r2, [r2, #0]
 8006e8c:	6952      	ldr	r2, [r2, #20]
 8006e8e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006e92:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006e96:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 8006ea0:	e01a      	b.n	8006ed8 <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	2106      	movs	r1, #6
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f000 f8cd 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8006eb6:	7ffb      	ldrb	r3, [r7, #31]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d112      	bne.n	8006ee2 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)data_reg;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ec0:	1c59      	adds	r1, r3, #1
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	6311      	str	r1, [r2, #48]	; 0x30
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	7812      	ldrb	r2, [r2, #0]
 8006eca:	b2d2      	uxtb	r2, r2
 8006ecc:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed2:	1e5a      	subs	r2, r3, #1
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1e0      	bne.n	8006ea2 <HAL_QSPI_Receive+0x9a>
 8006ee0:	e000      	b.n	8006ee4 <HAL_QSPI_Receive+0xdc>
          break;
 8006ee2:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8006ee4:	7ffb      	ldrb	r3, [r7, #31]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d110      	bne.n	8006f0c <HAL_QSPI_Receive+0x104>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	2102      	movs	r1, #2
 8006ef4:	68f8      	ldr	r0, [r7, #12]
 8006ef6:	f000 f8a9 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006efa:	4603      	mov	r3, r0
 8006efc:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8006efe:	7ffb      	ldrb	r3, [r7, #31]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d103      	bne.n	8006f0c <HAL_QSPI_Receive+0x104>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	2202      	movs	r2, #2
 8006f0a:	60da      	str	r2, [r3, #12]
#endif /* QSPI_V1_0 */  
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f14:	e00a      	b.n	8006f2c <HAL_QSPI_Receive+0x124>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f1a:	f043 0208 	orr.w	r2, r3, #8
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	77fb      	strb	r3, [r7, #31]
 8006f26:	e001      	b.n	8006f2c <HAL_QSPI_Receive+0x124>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006f28:	2302      	movs	r3, #2
 8006f2a:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006f34:	7ffb      	ldrb	r3, [r7, #31]
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3720      	adds	r7, #32
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_QSPI_AutoPolling>:
  * @param  Timeout  Time out duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b088      	sub	sp, #32
 8006f42:	af02      	add	r7, sp, #8
 8006f44:	60f8      	str	r0, [r7, #12]
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	607a      	str	r2, [r7, #4]
 8006f4a:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8006f50:	f7fa f838 	bl	8000fc4 <HAL_GetTick>
 8006f54:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d101      	bne.n	8006f66 <HAL_QSPI_AutoPolling+0x28>
 8006f62:	2302      	movs	r3, #2
 8006f64:	e060      	b.n	8007028 <HAL_QSPI_AutoPolling+0xea>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d14f      	bne.n	800701a <HAL_QSPI_AutoPolling+0xdc>
  {
    
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2242      	movs	r2, #66	; 0x42
 8006f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	9300      	str	r3, [sp, #0]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2120      	movs	r1, #32
 8006f92:	68f8      	ldr	r0, [r7, #12]
 8006f94:	f000 f85a 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 8006f9c:	7dfb      	ldrb	r3, [r7, #23]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d13d      	bne.n	800701e <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	6852      	ldr	r2, [r2, #4]
 8006fb4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	6892      	ldr	r2, [r2, #8]
 8006fbe:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	6812      	ldr	r2, [r2, #0]
 8006fc8:	6812      	ldr	r2, [r2, #0]
 8006fca:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	6912      	ldr	r2, [r2, #16]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006fd8:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68da      	ldr	r2, [r3, #12]
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006fe2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006fe6:	68b9      	ldr	r1, [r7, #8]
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 f866 	bl	80070ba <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	9300      	str	r3, [sp, #0]
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	2108      	movs	r1, #8
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 f827 	bl	800704c <QSPI_WaitFlagStateUntilTimeout>
 8006ffe:	4603      	mov	r3, r0
 8007000:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8007002:	7dfb      	ldrb	r3, [r7, #23]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10a      	bne.n	800701e <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2208      	movs	r2, #8
 800700e:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007018:	e001      	b.n	800701e <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 800701a:	2302      	movs	r3, #2
 800701c:	75fb      	strb	r3, [r7, #23]
  }
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return status;  
 8007026:	7dfb      	ldrb	r3, [r7, #23]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	649a      	str	r2, [r3, #72]	; 0x48
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr

0800704c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the time out
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, 
                                                        FlagStatus State, uint32_t tickstart, uint32_t Timeout)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	603b      	str	r3, [r7, #0]
 8007058:	4613      	mov	r3, r2
 800705a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800705c:	e01a      	b.n	8007094 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007064:	d016      	beq.n	8007094 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d007      	beq.n	800707c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800706c:	f7f9 ffaa 	bl	8000fc4 <HAL_GetTick>
 8007070:	4602      	mov	r2, r0
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	1ad2      	subs	r2, r2, r3
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	429a      	cmp	r2, r3
 800707a:	d90b      	bls.n	8007094 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2204      	movs	r2, #4
 8007080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007088:	f043 0201 	orr.w	r2, r3, #1
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e00e      	b.n	80070b2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689a      	ldr	r2, [r3, #8]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4013      	ands	r3, r2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	bf14      	ite	ne
 80070a2:	2301      	movne	r3, #1
 80070a4:	2300      	moveq	r3, #0
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	461a      	mov	r2, r3
 80070aa:	79fb      	ldrb	r3, [r7, #7]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d1d6      	bne.n	800705e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80070ba:	b480      	push	{r7}
 80070bc:	b085      	sub	sp, #20
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60f8      	str	r0, [r7, #12]
 80070c2:	60b9      	str	r1, [r7, #8]
 80070c4:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d009      	beq.n	80070e2 <QSPI_Config+0x28>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80070d4:	d005      	beq.n	80070e2 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80070de:	3a01      	subs	r2, #1
 80070e0:	611a      	str	r2, [r3, #16]
  }
      
  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	f000 80b5 	beq.w	8007256 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d05d      	beq.n	80071b0 <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	6892      	ldr	r2, [r2, #8]
 80070fc:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d030      	beq.n	8007168 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007112:	4311      	orrs	r1, r2
 8007114:	68ba      	ldr	r2, [r7, #8]
 8007116:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007118:	4311      	orrs	r1, r2
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800711e:	4311      	orrs	r1, r2
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	6952      	ldr	r2, [r2, #20]
 8007124:	0492      	lsls	r2, r2, #18
 8007126:	4311      	orrs	r1, r2
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	6912      	ldr	r2, [r2, #16]
 800712c:	4311      	orrs	r1, r2
 800712e:	68ba      	ldr	r2, [r7, #8]
 8007130:	6a12      	ldr	r2, [r2, #32]
 8007132:	4311      	orrs	r1, r2
 8007134:	68ba      	ldr	r2, [r7, #8]
 8007136:	68d2      	ldr	r2, [r2, #12]
 8007138:	4311      	orrs	r1, r2
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	69d2      	ldr	r2, [r2, #28]
 800713e:	4311      	orrs	r1, r2
 8007140:	68ba      	ldr	r2, [r7, #8]
 8007142:	6992      	ldr	r2, [r2, #24]
 8007144:	4311      	orrs	r1, r2
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	6812      	ldr	r2, [r2, #0]
 800714a:	4311      	orrs	r1, r2
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	430a      	orrs	r2, r1
 8007150:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << 18) | cmd->AlternateBytesSize |
                                         cmd->AlternateByteMode | cmd->AddressSize | cmd->AddressMode |
                                         cmd->InstructionMode | cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007158:	f000 8127 	beq.w	80073aa <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68ba      	ldr	r2, [r7, #8]
 8007162:	6852      	ldr	r2, [r2, #4]
 8007164:	619a      	str	r2, [r3, #24]
                                           cmd->AddressMode | cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8007166:	e120      	b.n	80073aa <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68ba      	ldr	r2, [r7, #8]
 800716e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007170:	68ba      	ldr	r2, [r7, #8]
 8007172:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007174:	4311      	orrs	r1, r2
 8007176:	68ba      	ldr	r2, [r7, #8]
 8007178:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800717a:	4311      	orrs	r1, r2
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007180:	4311      	orrs	r1, r2
 8007182:	68ba      	ldr	r2, [r7, #8]
 8007184:	6952      	ldr	r2, [r2, #20]
 8007186:	0492      	lsls	r2, r2, #18
 8007188:	4311      	orrs	r1, r2
 800718a:	68ba      	ldr	r2, [r7, #8]
 800718c:	6912      	ldr	r2, [r2, #16]
 800718e:	4311      	orrs	r1, r2
 8007190:	68ba      	ldr	r2, [r7, #8]
 8007192:	6a12      	ldr	r2, [r2, #32]
 8007194:	4311      	orrs	r1, r2
 8007196:	68ba      	ldr	r2, [r7, #8]
 8007198:	69d2      	ldr	r2, [r2, #28]
 800719a:	4311      	orrs	r1, r2
 800719c:	68ba      	ldr	r2, [r7, #8]
 800719e:	6992      	ldr	r2, [r2, #24]
 80071a0:	4311      	orrs	r1, r2
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	6812      	ldr	r2, [r2, #0]
 80071a6:	4311      	orrs	r1, r2
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	615a      	str	r2, [r3, #20]
}
 80071ae:	e0fc      	b.n	80073aa <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d02d      	beq.n	8007214 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80071c4:	4311      	orrs	r1, r2
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80071ca:	4311      	orrs	r1, r2
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80071d0:	4311      	orrs	r1, r2
 80071d2:	68ba      	ldr	r2, [r7, #8]
 80071d4:	6952      	ldr	r2, [r2, #20]
 80071d6:	0492      	lsls	r2, r2, #18
 80071d8:	4311      	orrs	r1, r2
 80071da:	68ba      	ldr	r2, [r7, #8]
 80071dc:	6a12      	ldr	r2, [r2, #32]
 80071de:	4311      	orrs	r1, r2
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	68d2      	ldr	r2, [r2, #12]
 80071e4:	4311      	orrs	r1, r2
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	69d2      	ldr	r2, [r2, #28]
 80071ea:	4311      	orrs	r1, r2
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	6992      	ldr	r2, [r2, #24]
 80071f0:	4311      	orrs	r1, r2
 80071f2:	68ba      	ldr	r2, [r7, #8]
 80071f4:	6812      	ldr	r2, [r2, #0]
 80071f6:	4311      	orrs	r1, r2
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	430a      	orrs	r2, r1
 80071fc:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007204:	f000 80d1 	beq.w	80073aa <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68ba      	ldr	r2, [r7, #8]
 800720e:	6852      	ldr	r2, [r2, #4]
 8007210:	619a      	str	r2, [r3, #24]
}
 8007212:	e0ca      	b.n	80073aa <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800721c:	68ba      	ldr	r2, [r7, #8]
 800721e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007220:	4311      	orrs	r1, r2
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007226:	4311      	orrs	r1, r2
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800722c:	4311      	orrs	r1, r2
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	6952      	ldr	r2, [r2, #20]
 8007232:	0492      	lsls	r2, r2, #18
 8007234:	4311      	orrs	r1, r2
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	6a12      	ldr	r2, [r2, #32]
 800723a:	4311      	orrs	r1, r2
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	69d2      	ldr	r2, [r2, #28]
 8007240:	4311      	orrs	r1, r2
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	6992      	ldr	r2, [r2, #24]
 8007246:	4311      	orrs	r1, r2
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	6812      	ldr	r2, [r2, #0]
 800724c:	4311      	orrs	r1, r2
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	430a      	orrs	r2, r1
 8007252:	615a      	str	r2, [r3, #20]
}
 8007254:	e0a9      	b.n	80073aa <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d056      	beq.n	800730c <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68ba      	ldr	r2, [r7, #8]
 8007264:	6892      	ldr	r2, [r2, #8]
 8007266:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d02c      	beq.n	80072ca <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800727c:	4311      	orrs	r1, r2
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007282:	4311      	orrs	r1, r2
 8007284:	68ba      	ldr	r2, [r7, #8]
 8007286:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007288:	4311      	orrs	r1, r2
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	6952      	ldr	r2, [r2, #20]
 800728e:	0492      	lsls	r2, r2, #18
 8007290:	4311      	orrs	r1, r2
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	6912      	ldr	r2, [r2, #16]
 8007296:	4311      	orrs	r1, r2
 8007298:	68ba      	ldr	r2, [r7, #8]
 800729a:	6a12      	ldr	r2, [r2, #32]
 800729c:	4311      	orrs	r1, r2
 800729e:	68ba      	ldr	r2, [r7, #8]
 80072a0:	68d2      	ldr	r2, [r2, #12]
 80072a2:	4311      	orrs	r1, r2
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	69d2      	ldr	r2, [r2, #28]
 80072a8:	4311      	orrs	r1, r2
 80072aa:	68ba      	ldr	r2, [r7, #8]
 80072ac:	6992      	ldr	r2, [r2, #24]
 80072ae:	4311      	orrs	r1, r2
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	430a      	orrs	r2, r1
 80072b4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80072bc:	d075      	beq.n	80073aa <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	6852      	ldr	r2, [r2, #4]
 80072c6:	619a      	str	r2, [r3, #24]
}
 80072c8:	e06f      	b.n	80073aa <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80072d6:	4311      	orrs	r1, r2
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80072dc:	4311      	orrs	r1, r2
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80072e2:	4311      	orrs	r1, r2
 80072e4:	68ba      	ldr	r2, [r7, #8]
 80072e6:	6952      	ldr	r2, [r2, #20]
 80072e8:	0492      	lsls	r2, r2, #18
 80072ea:	4311      	orrs	r1, r2
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	6912      	ldr	r2, [r2, #16]
 80072f0:	4311      	orrs	r1, r2
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	6a12      	ldr	r2, [r2, #32]
 80072f6:	4311      	orrs	r1, r2
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	69d2      	ldr	r2, [r2, #28]
 80072fc:	4311      	orrs	r1, r2
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	6992      	ldr	r2, [r2, #24]
 8007302:	4311      	orrs	r1, r2
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	430a      	orrs	r2, r1
 8007308:	615a      	str	r2, [r3, #20]
}
 800730a:	e04e      	b.n	80073aa <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	69db      	ldr	r3, [r3, #28]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d029      	beq.n	8007368 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	68ba      	ldr	r2, [r7, #8]
 800731a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800731c:	68ba      	ldr	r2, [r7, #8]
 800731e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007320:	4311      	orrs	r1, r2
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007326:	4311      	orrs	r1, r2
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800732c:	4311      	orrs	r1, r2
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	6952      	ldr	r2, [r2, #20]
 8007332:	0492      	lsls	r2, r2, #18
 8007334:	4311      	orrs	r1, r2
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	6a12      	ldr	r2, [r2, #32]
 800733a:	4311      	orrs	r1, r2
 800733c:	68ba      	ldr	r2, [r7, #8]
 800733e:	68d2      	ldr	r2, [r2, #12]
 8007340:	4311      	orrs	r1, r2
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	69d2      	ldr	r2, [r2, #28]
 8007346:	4311      	orrs	r1, r2
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	6992      	ldr	r2, [r2, #24]
 800734c:	4311      	orrs	r1, r2
 800734e:	687a      	ldr	r2, [r7, #4]
 8007350:	430a      	orrs	r2, r1
 8007352:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800735a:	d026      	beq.n	80073aa <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	6852      	ldr	r2, [r2, #4]
 8007364:	619a      	str	r2, [r3, #24]
}
 8007366:	e020      	b.n	80073aa <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736c:	2b00      	cmp	r3, #0
 800736e:	d01c      	beq.n	80073aa <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007378:	68ba      	ldr	r2, [r7, #8]
 800737a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800737c:	4311      	orrs	r1, r2
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007382:	4311      	orrs	r1, r2
 8007384:	68ba      	ldr	r2, [r7, #8]
 8007386:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007388:	4311      	orrs	r1, r2
 800738a:	68ba      	ldr	r2, [r7, #8]
 800738c:	6952      	ldr	r2, [r2, #20]
 800738e:	0492      	lsls	r2, r2, #18
 8007390:	4311      	orrs	r1, r2
 8007392:	68ba      	ldr	r2, [r7, #8]
 8007394:	6a12      	ldr	r2, [r2, #32]
 8007396:	4311      	orrs	r1, r2
 8007398:	68ba      	ldr	r2, [r7, #8]
 800739a:	69d2      	ldr	r2, [r2, #28]
 800739c:	4311      	orrs	r1, r2
 800739e:	68ba      	ldr	r2, [r7, #8]
 80073a0:	6992      	ldr	r2, [r2, #24]
 80073a2:	4311      	orrs	r1, r2
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	430a      	orrs	r2, r1
 80073a8:	615a      	str	r2, [r3, #20]
}
 80073aa:	bf00      	nop
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
	...

080073b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 80073c0:	2300      	movs	r3, #0
 80073c2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e25e      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0301 	and.w	r3, r3, #1
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f000 8087 	beq.w	80074ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80073dc:	4b96      	ldr	r3, [pc, #600]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f003 030c 	and.w	r3, r3, #12
 80073e4:	2b04      	cmp	r3, #4
 80073e6:	d00c      	beq.n	8007402 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073e8:	4b93      	ldr	r3, [pc, #588]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f003 030c 	and.w	r3, r3, #12
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d112      	bne.n	800741a <HAL_RCC_OscConfig+0x62>
 80073f4:	4b90      	ldr	r3, [pc, #576]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007400:	d10b      	bne.n	800741a <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007402:	4b8d      	ldr	r3, [pc, #564]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d06c      	beq.n	80074e8 <HAL_RCC_OscConfig+0x130>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d168      	bne.n	80074e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e238      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007422:	d106      	bne.n	8007432 <HAL_RCC_OscConfig+0x7a>
 8007424:	4a84      	ldr	r2, [pc, #528]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007426:	4b84      	ldr	r3, [pc, #528]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800742e:	6013      	str	r3, [r2, #0]
 8007430:	e02e      	b.n	8007490 <HAL_RCC_OscConfig+0xd8>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10c      	bne.n	8007454 <HAL_RCC_OscConfig+0x9c>
 800743a:	4a7f      	ldr	r2, [pc, #508]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800743c:	4b7e      	ldr	r3, [pc, #504]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007444:	6013      	str	r3, [r2, #0]
 8007446:	4a7c      	ldr	r2, [pc, #496]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007448:	4b7b      	ldr	r3, [pc, #492]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007450:	6013      	str	r3, [r2, #0]
 8007452:	e01d      	b.n	8007490 <HAL_RCC_OscConfig+0xd8>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800745c:	d10c      	bne.n	8007478 <HAL_RCC_OscConfig+0xc0>
 800745e:	4a76      	ldr	r2, [pc, #472]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007460:	4b75      	ldr	r3, [pc, #468]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007468:	6013      	str	r3, [r2, #0]
 800746a:	4a73      	ldr	r2, [pc, #460]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800746c:	4b72      	ldr	r3, [pc, #456]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	e00b      	b.n	8007490 <HAL_RCC_OscConfig+0xd8>
 8007478:	4a6f      	ldr	r2, [pc, #444]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800747a:	4b6f      	ldr	r3, [pc, #444]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	4a6c      	ldr	r2, [pc, #432]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007486:	4b6c      	ldr	r3, [pc, #432]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800748e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d013      	beq.n	80074c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007498:	f7f9 fd94 	bl	8000fc4 <HAL_GetTick>
 800749c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800749e:	e008      	b.n	80074b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074a0:	f7f9 fd90 	bl	8000fc4 <HAL_GetTick>
 80074a4:	4602      	mov	r2, r0
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	2b64      	cmp	r3, #100	; 0x64
 80074ac:	d901      	bls.n	80074b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e1ec      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074b2:	4b61      	ldr	r3, [pc, #388]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d0f0      	beq.n	80074a0 <HAL_RCC_OscConfig+0xe8>
 80074be:	e014      	b.n	80074ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c0:	f7f9 fd80 	bl	8000fc4 <HAL_GetTick>
 80074c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074c6:	e008      	b.n	80074da <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80074c8:	f7f9 fd7c 	bl	8000fc4 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b64      	cmp	r3, #100	; 0x64
 80074d4:	d901      	bls.n	80074da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e1d8      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80074da:	4b57      	ldr	r3, [pc, #348]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1f0      	bne.n	80074c8 <HAL_RCC_OscConfig+0x110>
 80074e6:	e000      	b.n	80074ea <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f003 0302 	and.w	r3, r3, #2
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d069      	beq.n	80075ca <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80074f6:	4b50      	ldr	r3, [pc, #320]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f003 030c 	and.w	r3, r3, #12
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00b      	beq.n	800751a <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007502:	4b4d      	ldr	r3, [pc, #308]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f003 030c 	and.w	r3, r3, #12
 800750a:	2b08      	cmp	r3, #8
 800750c:	d11c      	bne.n	8007548 <HAL_RCC_OscConfig+0x190>
 800750e:	4b4a      	ldr	r3, [pc, #296]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d116      	bne.n	8007548 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800751a:	4b47      	ldr	r3, [pc, #284]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 0302 	and.w	r3, r3, #2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d005      	beq.n	8007532 <HAL_RCC_OscConfig+0x17a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	2b01      	cmp	r3, #1
 800752c:	d001      	beq.n	8007532 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e1ac      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007532:	4941      	ldr	r1, [pc, #260]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007534:	4b40      	ldr	r3, [pc, #256]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	00db      	lsls	r3, r3, #3
 8007542:	4313      	orrs	r3, r2
 8007544:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007546:	e040      	b.n	80075ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d023      	beq.n	8007598 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007550:	4a39      	ldr	r2, [pc, #228]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007552:	4b39      	ldr	r3, [pc, #228]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f043 0301 	orr.w	r3, r3, #1
 800755a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755c:	f7f9 fd32 	bl	8000fc4 <HAL_GetTick>
 8007560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007562:	e008      	b.n	8007576 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007564:	f7f9 fd2e 	bl	8000fc4 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b02      	cmp	r3, #2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e18a      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007576:	4b30      	ldr	r3, [pc, #192]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0f0      	beq.n	8007564 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007582:	492d      	ldr	r1, [pc, #180]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007584:	4b2c      	ldr	r3, [pc, #176]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	691b      	ldr	r3, [r3, #16]
 8007590:	00db      	lsls	r3, r3, #3
 8007592:	4313      	orrs	r3, r2
 8007594:	600b      	str	r3, [r1, #0]
 8007596:	e018      	b.n	80075ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007598:	4a27      	ldr	r2, [pc, #156]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800759a:	4b27      	ldr	r3, [pc, #156]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f023 0301 	bic.w	r3, r3, #1
 80075a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075a4:	f7f9 fd0e 	bl	8000fc4 <HAL_GetTick>
 80075a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075aa:	e008      	b.n	80075be <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075ac:	f7f9 fd0a 	bl	8000fc4 <HAL_GetTick>
 80075b0:	4602      	mov	r2, r0
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d901      	bls.n	80075be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e166      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075be:	4b1e      	ldr	r3, [pc, #120]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0302 	and.w	r3, r3, #2
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d1f0      	bne.n	80075ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d038      	beq.n	8007648 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d019      	beq.n	8007612 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075de:	4a16      	ldr	r2, [pc, #88]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80075e0:	4b15      	ldr	r3, [pc, #84]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 80075e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075e4:	f043 0301 	orr.w	r3, r3, #1
 80075e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075ea:	f7f9 fceb 	bl	8000fc4 <HAL_GetTick>
 80075ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075f0:	e008      	b.n	8007604 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075f2:	f7f9 fce7 	bl	8000fc4 <HAL_GetTick>
 80075f6:	4602      	mov	r2, r0
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d901      	bls.n	8007604 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e143      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007604:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007606:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d0f0      	beq.n	80075f2 <HAL_RCC_OscConfig+0x23a>
 8007610:	e01a      	b.n	8007648 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007612:	4a09      	ldr	r2, [pc, #36]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007614:	4b08      	ldr	r3, [pc, #32]	; (8007638 <HAL_RCC_OscConfig+0x280>)
 8007616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007618:	f023 0301 	bic.w	r3, r3, #1
 800761c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800761e:	f7f9 fcd1 	bl	8000fc4 <HAL_GetTick>
 8007622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007624:	e00a      	b.n	800763c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007626:	f7f9 fccd 	bl	8000fc4 <HAL_GetTick>
 800762a:	4602      	mov	r2, r0
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	2b02      	cmp	r3, #2
 8007632:	d903      	bls.n	800763c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e129      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
 8007638:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800763c:	4b95      	ldr	r3, [pc, #596]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 800763e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1ee      	bne.n	8007626 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 0304 	and.w	r3, r3, #4
 8007650:	2b00      	cmp	r3, #0
 8007652:	f000 80a4 	beq.w	800779e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007656:	4b8f      	ldr	r3, [pc, #572]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10d      	bne.n	800767e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007662:	4a8c      	ldr	r2, [pc, #560]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007664:	4b8b      	ldr	r3, [pc, #556]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800766c:	6413      	str	r3, [r2, #64]	; 0x40
 800766e:	4b89      	ldr	r3, [pc, #548]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800767a:	2301      	movs	r3, #1
 800767c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800767e:	4b86      	ldr	r3, [pc, #536]	; (8007898 <HAL_RCC_OscConfig+0x4e0>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007686:	2b00      	cmp	r3, #0
 8007688:	d118      	bne.n	80076bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800768a:	4a83      	ldr	r2, [pc, #524]	; (8007898 <HAL_RCC_OscConfig+0x4e0>)
 800768c:	4b82      	ldr	r3, [pc, #520]	; (8007898 <HAL_RCC_OscConfig+0x4e0>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007696:	f7f9 fc95 	bl	8000fc4 <HAL_GetTick>
 800769a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800769c:	e008      	b.n	80076b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800769e:	f7f9 fc91 	bl	8000fc4 <HAL_GetTick>
 80076a2:	4602      	mov	r2, r0
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	2b64      	cmp	r3, #100	; 0x64
 80076aa:	d901      	bls.n	80076b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	e0ed      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076b0:	4b79      	ldr	r3, [pc, #484]	; (8007898 <HAL_RCC_OscConfig+0x4e0>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0f0      	beq.n	800769e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d106      	bne.n	80076d2 <HAL_RCC_OscConfig+0x31a>
 80076c4:	4a73      	ldr	r2, [pc, #460]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076c6:	4b73      	ldr	r3, [pc, #460]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ca:	f043 0301 	orr.w	r3, r3, #1
 80076ce:	6713      	str	r3, [r2, #112]	; 0x70
 80076d0:	e02d      	b.n	800772e <HAL_RCC_OscConfig+0x376>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d10c      	bne.n	80076f4 <HAL_RCC_OscConfig+0x33c>
 80076da:	4a6e      	ldr	r2, [pc, #440]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076dc:	4b6d      	ldr	r3, [pc, #436]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e0:	f023 0301 	bic.w	r3, r3, #1
 80076e4:	6713      	str	r3, [r2, #112]	; 0x70
 80076e6:	4a6b      	ldr	r2, [pc, #428]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076e8:	4b6a      	ldr	r3, [pc, #424]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ec:	f023 0304 	bic.w	r3, r3, #4
 80076f0:	6713      	str	r3, [r2, #112]	; 0x70
 80076f2:	e01c      	b.n	800772e <HAL_RCC_OscConfig+0x376>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	2b05      	cmp	r3, #5
 80076fa:	d10c      	bne.n	8007716 <HAL_RCC_OscConfig+0x35e>
 80076fc:	4a65      	ldr	r2, [pc, #404]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80076fe:	4b65      	ldr	r3, [pc, #404]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007702:	f043 0304 	orr.w	r3, r3, #4
 8007706:	6713      	str	r3, [r2, #112]	; 0x70
 8007708:	4a62      	ldr	r2, [pc, #392]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 800770a:	4b62      	ldr	r3, [pc, #392]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 800770c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800770e:	f043 0301 	orr.w	r3, r3, #1
 8007712:	6713      	str	r3, [r2, #112]	; 0x70
 8007714:	e00b      	b.n	800772e <HAL_RCC_OscConfig+0x376>
 8007716:	4a5f      	ldr	r2, [pc, #380]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007718:	4b5e      	ldr	r3, [pc, #376]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 800771a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800771c:	f023 0301 	bic.w	r3, r3, #1
 8007720:	6713      	str	r3, [r2, #112]	; 0x70
 8007722:	4a5c      	ldr	r2, [pc, #368]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007724:	4b5b      	ldr	r3, [pc, #364]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007728:	f023 0304 	bic.w	r3, r3, #4
 800772c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d015      	beq.n	8007762 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007736:	f7f9 fc45 	bl	8000fc4 <HAL_GetTick>
 800773a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800773c:	e00a      	b.n	8007754 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800773e:	f7f9 fc41 	bl	8000fc4 <HAL_GetTick>
 8007742:	4602      	mov	r2, r0
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	1ad3      	subs	r3, r2, r3
 8007748:	f241 3288 	movw	r2, #5000	; 0x1388
 800774c:	4293      	cmp	r3, r2
 800774e:	d901      	bls.n	8007754 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e09b      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007754:	4b4f      	ldr	r3, [pc, #316]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007758:	f003 0302 	and.w	r3, r3, #2
 800775c:	2b00      	cmp	r3, #0
 800775e:	d0ee      	beq.n	800773e <HAL_RCC_OscConfig+0x386>
 8007760:	e014      	b.n	800778c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007762:	f7f9 fc2f 	bl	8000fc4 <HAL_GetTick>
 8007766:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007768:	e00a      	b.n	8007780 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800776a:	f7f9 fc2b 	bl	8000fc4 <HAL_GetTick>
 800776e:	4602      	mov	r2, r0
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	f241 3288 	movw	r2, #5000	; 0x1388
 8007778:	4293      	cmp	r3, r2
 800777a:	d901      	bls.n	8007780 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e085      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007780:	4b44      	ldr	r3, [pc, #272]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007784:	f003 0302 	and.w	r3, r3, #2
 8007788:	2b00      	cmp	r3, #0
 800778a:	d1ee      	bne.n	800776a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800778c:	7dfb      	ldrb	r3, [r7, #23]
 800778e:	2b01      	cmp	r3, #1
 8007790:	d105      	bne.n	800779e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007792:	4a40      	ldr	r2, [pc, #256]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007794:	4b3f      	ldr	r3, [pc, #252]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007798:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800779c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d071      	beq.n	800788a <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077a6:	4b3b      	ldr	r3, [pc, #236]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f003 030c 	and.w	r3, r3, #12
 80077ae:	2b08      	cmp	r3, #8
 80077b0:	d069      	beq.n	8007886 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d14b      	bne.n	8007852 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077ba:	4a36      	ldr	r2, [pc, #216]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80077bc:	4b35      	ldr	r3, [pc, #212]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80077c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077c6:	f7f9 fbfd 	bl	8000fc4 <HAL_GetTick>
 80077ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077cc:	e008      	b.n	80077e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077ce:	f7f9 fbf9 	bl	8000fc4 <HAL_GetTick>
 80077d2:	4602      	mov	r2, r0
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	1ad3      	subs	r3, r2, r3
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d901      	bls.n	80077e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e055      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077e0:	4b2c      	ldr	r3, [pc, #176]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d1f0      	bne.n	80077ce <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077ec:	4929      	ldr	r1, [pc, #164]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	69da      	ldr	r2, [r3, #28]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6a1b      	ldr	r3, [r3, #32]
 80077f6:	431a      	orrs	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fc:	019b      	lsls	r3, r3, #6
 80077fe:	431a      	orrs	r2, r3
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007804:	085b      	lsrs	r3, r3, #1
 8007806:	3b01      	subs	r3, #1
 8007808:	041b      	lsls	r3, r3, #16
 800780a:	431a      	orrs	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007810:	061b      	lsls	r3, r3, #24
 8007812:	431a      	orrs	r2, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007818:	071b      	lsls	r3, r3, #28
 800781a:	4313      	orrs	r3, r2
 800781c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800781e:	4a1d      	ldr	r2, [pc, #116]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007820:	4b1c      	ldr	r3, [pc, #112]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800782a:	f7f9 fbcb 	bl	8000fc4 <HAL_GetTick>
 800782e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007830:	e008      	b.n	8007844 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007832:	f7f9 fbc7 	bl	8000fc4 <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	2b02      	cmp	r3, #2
 800783e:	d901      	bls.n	8007844 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8007840:	2303      	movs	r3, #3
 8007842:	e023      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007844:	4b13      	ldr	r3, [pc, #76]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0f0      	beq.n	8007832 <HAL_RCC_OscConfig+0x47a>
 8007850:	e01b      	b.n	800788a <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007852:	4a10      	ldr	r2, [pc, #64]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007854:	4b0f      	ldr	r3, [pc, #60]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800785c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800785e:	f7f9 fbb1 	bl	8000fc4 <HAL_GetTick>
 8007862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007864:	e008      	b.n	8007878 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007866:	f7f9 fbad 	bl	8000fc4 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d901      	bls.n	8007878 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e009      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007878:	4b06      	ldr	r3, [pc, #24]	; (8007894 <HAL_RCC_OscConfig+0x4dc>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007880:	2b00      	cmp	r3, #0
 8007882:	d1f0      	bne.n	8007866 <HAL_RCC_OscConfig+0x4ae>
 8007884:	e001      	b.n	800788a <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e000      	b.n	800788c <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40023800 	.word	0x40023800
 8007898:	40007000 	.word	0x40007000

0800789c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e0ce      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80078b4:	4b69      	ldr	r3, [pc, #420]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 020f 	and.w	r2, r3, #15
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d210      	bcs.n	80078e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c2:	4966      	ldr	r1, [pc, #408]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80078c4:	4b65      	ldr	r3, [pc, #404]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f023 020f 	bic.w	r2, r3, #15
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078d2:	4b62      	ldr	r3, [pc, #392]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f003 020f 	and.w	r2, r3, #15
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d001      	beq.n	80078e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e0b6      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d020      	beq.n	8007932 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d005      	beq.n	8007908 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078fc:	4a58      	ldr	r2, [pc, #352]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 80078fe:	4b58      	ldr	r3, [pc, #352]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007906:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f003 0308 	and.w	r3, r3, #8
 8007910:	2b00      	cmp	r3, #0
 8007912:	d005      	beq.n	8007920 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007914:	4a52      	ldr	r2, [pc, #328]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007916:	4b52      	ldr	r3, [pc, #328]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007918:	689b      	ldr	r3, [r3, #8]
 800791a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800791e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007920:	494f      	ldr	r1, [pc, #316]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007922:	4b4f      	ldr	r3, [pc, #316]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	4313      	orrs	r3, r2
 8007930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	2b00      	cmp	r3, #0
 800793c:	d040      	beq.n	80079c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d107      	bne.n	8007956 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007946:	4b46      	ldr	r3, [pc, #280]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d115      	bne.n	800797e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e07d      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	2b02      	cmp	r3, #2
 800795c:	d107      	bne.n	800796e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800795e:	4b40      	ldr	r3, [pc, #256]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007966:	2b00      	cmp	r3, #0
 8007968:	d109      	bne.n	800797e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e071      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800796e:	4b3c      	ldr	r3, [pc, #240]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0302 	and.w	r3, r3, #2
 8007976:	2b00      	cmp	r3, #0
 8007978:	d101      	bne.n	800797e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800797a:	2301      	movs	r3, #1
 800797c:	e069      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800797e:	4938      	ldr	r1, [pc, #224]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007980:	4b37      	ldr	r3, [pc, #220]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f023 0203 	bic.w	r2, r3, #3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	4313      	orrs	r3, r2
 800798e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007990:	f7f9 fb18 	bl	8000fc4 <HAL_GetTick>
 8007994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007996:	e00a      	b.n	80079ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007998:	f7f9 fb14 	bl	8000fc4 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d901      	bls.n	80079ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80079aa:	2303      	movs	r3, #3
 80079ac:	e051      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079ae:	4b2c      	ldr	r3, [pc, #176]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 020c 	and.w	r2, r3, #12
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	429a      	cmp	r2, r3
 80079be:	d1eb      	bne.n	8007998 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80079c0:	4b26      	ldr	r3, [pc, #152]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 020f 	and.w	r2, r3, #15
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d910      	bls.n	80079f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079ce:	4923      	ldr	r1, [pc, #140]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80079d0:	4b22      	ldr	r3, [pc, #136]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f023 020f 	bic.w	r2, r3, #15
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	4313      	orrs	r3, r2
 80079dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079de:	4b1f      	ldr	r3, [pc, #124]	; (8007a5c <HAL_RCC_ClockConfig+0x1c0>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f003 020f 	and.w	r2, r3, #15
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d001      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e030      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0304 	and.w	r3, r3, #4
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d008      	beq.n	8007a0e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079fc:	4918      	ldr	r1, [pc, #96]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 80079fe:	4b18      	ldr	r3, [pc, #96]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007a00:	689b      	ldr	r3, [r3, #8]
 8007a02:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f003 0308 	and.w	r3, r3, #8
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d009      	beq.n	8007a2e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007a1a:	4911      	ldr	r1, [pc, #68]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007a1c:	4b10      	ldr	r3, [pc, #64]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	00db      	lsls	r3, r3, #3
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007a2e:	f000 f81d 	bl	8007a6c <HAL_RCC_GetSysClockFreq>
 8007a32:	4601      	mov	r1, r0
 8007a34:	4b0a      	ldr	r3, [pc, #40]	; (8007a60 <HAL_RCC_ClockConfig+0x1c4>)
 8007a36:	689b      	ldr	r3, [r3, #8]
 8007a38:	091b      	lsrs	r3, r3, #4
 8007a3a:	f003 030f 	and.w	r3, r3, #15
 8007a3e:	4a09      	ldr	r2, [pc, #36]	; (8007a64 <HAL_RCC_ClockConfig+0x1c8>)
 8007a40:	5cd3      	ldrb	r3, [r2, r3]
 8007a42:	fa21 f303 	lsr.w	r3, r1, r3
 8007a46:	4a08      	ldr	r2, [pc, #32]	; (8007a68 <HAL_RCC_ClockConfig+0x1cc>)
 8007a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	f7f9 fa76 	bl	8000f3c <HAL_InitTick>

  return HAL_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	40023c00 	.word	0x40023c00
 8007a60:	40023800 	.word	0x40023800
 8007a64:	08025170 	.word	0x08025170
 8007a68:	2002013c 	.word	0x2002013c

08007a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a70:	b087      	sub	sp, #28
 8007a72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007a74:	2200      	movs	r2, #0
 8007a76:	60fa      	str	r2, [r7, #12]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	617a      	str	r2, [r7, #20]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 8007a80:	2200      	movs	r2, #0
 8007a82:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a84:	4a51      	ldr	r2, [pc, #324]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007a86:	6892      	ldr	r2, [r2, #8]
 8007a88:	f002 020c 	and.w	r2, r2, #12
 8007a8c:	2a04      	cmp	r2, #4
 8007a8e:	d007      	beq.n	8007aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8007a90:	2a08      	cmp	r2, #8
 8007a92:	d008      	beq.n	8007aa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8007a94:	2a00      	cmp	r2, #0
 8007a96:	f040 8090 	bne.w	8007bba <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a9a:	4b4d      	ldr	r3, [pc, #308]	; (8007bd0 <HAL_RCC_GetSysClockFreq+0x164>)
 8007a9c:	613b      	str	r3, [r7, #16]
       break;
 8007a9e:	e08f      	b.n	8007bc0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007aa0:	4b4c      	ldr	r3, [pc, #304]	; (8007bd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8007aa2:	613b      	str	r3, [r7, #16]
      break;
 8007aa4:	e08c      	b.n	8007bc0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007aa6:	4a49      	ldr	r2, [pc, #292]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007aa8:	6852      	ldr	r2, [r2, #4]
 8007aaa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8007aae:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007ab0:	4a46      	ldr	r2, [pc, #280]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007ab2:	6852      	ldr	r2, [r2, #4]
 8007ab4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8007ab8:	2a00      	cmp	r2, #0
 8007aba:	d023      	beq.n	8007b04 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007abc:	4b43      	ldr	r3, [pc, #268]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	099b      	lsrs	r3, r3, #6
 8007ac2:	f04f 0400 	mov.w	r4, #0
 8007ac6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007aca:	f04f 0200 	mov.w	r2, #0
 8007ace:	ea03 0301 	and.w	r3, r3, r1
 8007ad2:	ea04 0402 	and.w	r4, r4, r2
 8007ad6:	4a3f      	ldr	r2, [pc, #252]	; (8007bd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8007ad8:	fb02 f104 	mul.w	r1, r2, r4
 8007adc:	2200      	movs	r2, #0
 8007ade:	fb02 f203 	mul.w	r2, r2, r3
 8007ae2:	440a      	add	r2, r1
 8007ae4:	493b      	ldr	r1, [pc, #236]	; (8007bd4 <HAL_RCC_GetSysClockFreq+0x168>)
 8007ae6:	fba3 0101 	umull	r0, r1, r3, r1
 8007aea:	1853      	adds	r3, r2, r1
 8007aec:	4619      	mov	r1, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f04f 0400 	mov.w	r4, #0
 8007af4:	461a      	mov	r2, r3
 8007af6:	4623      	mov	r3, r4
 8007af8:	f7f9 f88a 	bl	8000c10 <__aeabi_uldivmod>
 8007afc:	4603      	mov	r3, r0
 8007afe:	460c      	mov	r4, r1
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	e04c      	b.n	8007b9e <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b04:	4a31      	ldr	r2, [pc, #196]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007b06:	6852      	ldr	r2, [r2, #4]
 8007b08:	0992      	lsrs	r2, r2, #6
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	f04f 0200 	mov.w	r2, #0
 8007b10:	f240 15ff 	movw	r5, #511	; 0x1ff
 8007b14:	f04f 0600 	mov.w	r6, #0
 8007b18:	ea05 0501 	and.w	r5, r5, r1
 8007b1c:	ea06 0602 	and.w	r6, r6, r2
 8007b20:	4629      	mov	r1, r5
 8007b22:	4632      	mov	r2, r6
 8007b24:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8007b28:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8007b2c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8007b30:	4651      	mov	r1, sl
 8007b32:	465a      	mov	r2, fp
 8007b34:	46aa      	mov	sl, r5
 8007b36:	46b3      	mov	fp, r6
 8007b38:	4655      	mov	r5, sl
 8007b3a:	465e      	mov	r6, fp
 8007b3c:	1b4d      	subs	r5, r1, r5
 8007b3e:	eb62 0606 	sbc.w	r6, r2, r6
 8007b42:	4629      	mov	r1, r5
 8007b44:	4632      	mov	r2, r6
 8007b46:	0194      	lsls	r4, r2, #6
 8007b48:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007b4c:	018b      	lsls	r3, r1, #6
 8007b4e:	1a5b      	subs	r3, r3, r1
 8007b50:	eb64 0402 	sbc.w	r4, r4, r2
 8007b54:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8007b58:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8007b5c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8007b60:	4643      	mov	r3, r8
 8007b62:	464c      	mov	r4, r9
 8007b64:	4655      	mov	r5, sl
 8007b66:	465e      	mov	r6, fp
 8007b68:	18ed      	adds	r5, r5, r3
 8007b6a:	eb46 0604 	adc.w	r6, r6, r4
 8007b6e:	462b      	mov	r3, r5
 8007b70:	4634      	mov	r4, r6
 8007b72:	02a2      	lsls	r2, r4, #10
 8007b74:	607a      	str	r2, [r7, #4]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007b7c:	607a      	str	r2, [r7, #4]
 8007b7e:	029b      	lsls	r3, r3, #10
 8007b80:	603b      	str	r3, [r7, #0]
 8007b82:	e897 0018 	ldmia.w	r7, {r3, r4}
 8007b86:	4618      	mov	r0, r3
 8007b88:	4621      	mov	r1, r4
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f04f 0400 	mov.w	r4, #0
 8007b90:	461a      	mov	r2, r3
 8007b92:	4623      	mov	r3, r4
 8007b94:	f7f9 f83c 	bl	8000c10 <__aeabi_uldivmod>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8007b9e:	4b0b      	ldr	r3, [pc, #44]	; (8007bcc <HAL_RCC_GetSysClockFreq+0x160>)
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	0c1b      	lsrs	r3, r3, #16
 8007ba4:	f003 0303 	and.w	r3, r3, #3
 8007ba8:	3301      	adds	r3, #1
 8007baa:	005b      	lsls	r3, r3, #1
 8007bac:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8007bae:	697a      	ldr	r2, [r7, #20]
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb6:	613b      	str	r3, [r7, #16]
      break;
 8007bb8:	e002      	b.n	8007bc0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007bba:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <HAL_RCC_GetSysClockFreq+0x164>)
 8007bbc:	613b      	str	r3, [r7, #16]
      break;
 8007bbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bc0:	693b      	ldr	r3, [r7, #16]
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	371c      	adds	r7, #28
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bcc:	40023800 	.word	0x40023800
 8007bd0:	00f42400 	.word	0x00f42400
 8007bd4:	017d7840 	.word	0x017d7840

08007bd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bdc:	4b03      	ldr	r3, [pc, #12]	; (8007bec <HAL_RCC_GetHCLKFreq+0x14>)
 8007bde:	681b      	ldr	r3, [r3, #0]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	46bd      	mov	sp, r7
 8007be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be8:	4770      	bx	lr
 8007bea:	bf00      	nop
 8007bec:	2002013c 	.word	0x2002013c

08007bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007bf4:	f7ff fff0 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8007bf8:	4601      	mov	r1, r0
 8007bfa:	4b05      	ldr	r3, [pc, #20]	; (8007c10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	0a9b      	lsrs	r3, r3, #10
 8007c00:	f003 0307 	and.w	r3, r3, #7
 8007c04:	4a03      	ldr	r2, [pc, #12]	; (8007c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c06:	5cd3      	ldrb	r3, [r2, r3]
 8007c08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	40023800 	.word	0x40023800
 8007c14:	08025180 	.word	0x08025180

08007c18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c1c:	f7ff ffdc 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8007c20:	4601      	mov	r1, r0
 8007c22:	4b05      	ldr	r3, [pc, #20]	; (8007c38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	0b5b      	lsrs	r3, r3, #13
 8007c28:	f003 0307 	and.w	r3, r3, #7
 8007c2c:	4a03      	ldr	r2, [pc, #12]	; (8007c3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c2e:	5cd3      	ldrb	r3, [r2, r3]
 8007c30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	40023800 	.word	0x40023800
 8007c3c:	08025180 	.word	0x08025180

08007c40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007c50:	2300      	movs	r3, #0
 8007c52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007c54:	2300      	movs	r3, #0
 8007c56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f003 0301 	and.w	r3, r3, #1
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d012      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007c68:	4a69      	ldr	r2, [pc, #420]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c6a:	4b69      	ldr	r3, [pc, #420]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007c72:	6093      	str	r3, [r2, #8]
 8007c74:	4966      	ldr	r1, [pc, #408]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c76:	4b66      	ldr	r3, [pc, #408]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c78:	689a      	ldr	r2, [r3, #8]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d101      	bne.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d017      	beq.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c9a:	495d      	ldr	r1, [pc, #372]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c9c:	4b5c      	ldr	r3, [pc, #368]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ca2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007caa:	4313      	orrs	r3, r2
 8007cac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cb8:	d101      	bne.n	8007cbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d101      	bne.n	8007cca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d017      	beq.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007cd6:	494e      	ldr	r1, [pc, #312]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cd8:	4b4d      	ldr	r3, [pc, #308]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cde:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007cf4:	d101      	bne.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007d02:	2301      	movs	r3, #1
 8007d04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d001      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007d12:	2301      	movs	r3, #1
 8007d14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f003 0320 	and.w	r3, r3, #32
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	f000 808b 	beq.w	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007d24:	4a3a      	ldr	r2, [pc, #232]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d26:	4b3a      	ldr	r3, [pc, #232]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d2e:	6413      	str	r3, [r2, #64]	; 0x40
 8007d30:	4b37      	ldr	r3, [pc, #220]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d38:	60bb      	str	r3, [r7, #8]
 8007d3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007d3c:	4a35      	ldr	r2, [pc, #212]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007d3e:	4b35      	ldr	r3, [pc, #212]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d48:	f7f9 f93c 	bl	8000fc4 <HAL_GetTick>
 8007d4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007d4e:	e008      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d50:	f7f9 f938 	bl	8000fc4 <HAL_GetTick>
 8007d54:	4602      	mov	r2, r0
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	1ad3      	subs	r3, r2, r3
 8007d5a:	2b64      	cmp	r3, #100	; 0x64
 8007d5c:	d901      	bls.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	e38d      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007d62:	4b2c      	ldr	r3, [pc, #176]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0f0      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007d6e:	4b28      	ldr	r3, [pc, #160]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d035      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d82:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d02e      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d8c:	4b20      	ldr	r3, [pc, #128]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d96:	4a1e      	ldr	r2, [pc, #120]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d98:	4b1d      	ldr	r3, [pc, #116]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007da0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007da2:	4a1b      	ldr	r2, [pc, #108]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007da4:	4b1a      	ldr	r3, [pc, #104]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007dae:	4a18      	ldr	r2, [pc, #96]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007db4:	4b16      	ldr	r3, [pc, #88]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007db8:	f003 0301 	and.w	r3, r3, #1
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d014      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dc0:	f7f9 f900 	bl	8000fc4 <HAL_GetTick>
 8007dc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007dc6:	e00a      	b.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007dc8:	f7f9 f8fc 	bl	8000fc4 <HAL_GetTick>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d901      	bls.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e34f      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007dde:	4b0c      	ldr	r3, [pc, #48]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0ee      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007df2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007df6:	d111      	bne.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007df8:	4805      	ldr	r0, [pc, #20]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dfa:	4b05      	ldr	r3, [pc, #20]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007e06:	4b04      	ldr	r3, [pc, #16]	; (8007e18 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007e08:	400b      	ands	r3, r1
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	6083      	str	r3, [r0, #8]
 8007e0e:	e00b      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007e10:	40023800 	.word	0x40023800
 8007e14:	40007000 	.word	0x40007000
 8007e18:	0ffffcff 	.word	0x0ffffcff
 8007e1c:	4ab2      	ldr	r2, [pc, #712]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e1e:	4bb2      	ldr	r3, [pc, #712]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007e26:	6093      	str	r3, [r2, #8]
 8007e28:	49af      	ldr	r1, [pc, #700]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e2a:	4baf      	ldr	r3, [pc, #700]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007e36:	4313      	orrs	r3, r2
 8007e38:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0310 	and.w	r3, r3, #16
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d010      	beq.n	8007e68 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007e46:	4aa8      	ldr	r2, [pc, #672]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e48:	4ba7      	ldr	r3, [pc, #668]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e52:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007e56:	49a4      	ldr	r1, [pc, #656]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e58:	4ba3      	ldr	r3, [pc, #652]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e5a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e62:	4313      	orrs	r3, r2
 8007e64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00a      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007e74:	499c      	ldr	r1, [pc, #624]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e76:	4b9c      	ldr	r3, [pc, #624]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e84:	4313      	orrs	r3, r2
 8007e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00a      	beq.n	8007eac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007e96:	4994      	ldr	r1, [pc, #592]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e98:	4b93      	ldr	r3, [pc, #588]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e9e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d00a      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007eb8:	498b      	ldr	r1, [pc, #556]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007eba:	4b8b      	ldr	r3, [pc, #556]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00a      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007eda:	4983      	ldr	r1, [pc, #524]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007edc:	4b82      	ldr	r3, [pc, #520]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ee2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007eea:	4313      	orrs	r3, r2
 8007eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00a      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007efc:	497a      	ldr	r1, [pc, #488]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007efe:	4b7a      	ldr	r3, [pc, #488]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f04:	f023 0203 	bic.w	r2, r3, #3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00a      	beq.n	8007f34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f1e:	4972      	ldr	r1, [pc, #456]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f20:	4b71      	ldr	r3, [pc, #452]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f26:	f023 020c 	bic.w	r2, r3, #12
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00a      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007f40:	4969      	ldr	r1, [pc, #420]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f42:	4b69      	ldr	r3, [pc, #420]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f48:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f50:	4313      	orrs	r3, r2
 8007f52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00a      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007f62:	4961      	ldr	r1, [pc, #388]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f64:	4b60      	ldr	r3, [pc, #384]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f72:	4313      	orrs	r3, r2
 8007f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00a      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007f84:	4958      	ldr	r1, [pc, #352]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f86:	4b58      	ldr	r3, [pc, #352]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f8c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007fa6:	4950      	ldr	r1, [pc, #320]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007fa8:	4b4f      	ldr	r3, [pc, #316]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fae:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007fc8:	4947      	ldr	r1, [pc, #284]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007fca:	4b47      	ldr	r3, [pc, #284]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fd0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007fea:	493f      	ldr	r1, [pc, #252]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007fec:	4b3e      	ldr	r3, [pc, #248]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ff2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800800c:	4936      	ldr	r1, [pc, #216]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800800e:	4b36      	ldr	r3, [pc, #216]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008014:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800801c:	4313      	orrs	r3, r2
 800801e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800802a:	2b00      	cmp	r3, #0
 800802c:	d011      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800802e:	492e      	ldr	r1, [pc, #184]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008030:	4b2d      	ldr	r3, [pc, #180]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008036:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800804c:	d101      	bne.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800804e:	2301      	movs	r3, #1
 8008050:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 0308 	and.w	r3, r3, #8
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800805e:	2301      	movs	r3, #1
 8008060:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00a      	beq.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800806e:	491e      	ldr	r1, [pc, #120]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008070:	4b1d      	ldr	r3, [pc, #116]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008076:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800807e:	4313      	orrs	r3, r2
 8008080:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00b      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008090:	4915      	ldr	r1, [pc, #84]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008092:	4b15      	ldr	r3, [pc, #84]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8008094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008098:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080a2:	4313      	orrs	r3, r2
 80080a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00b      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80080b4:	490c      	ldr	r1, [pc, #48]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80080b6:	4b0c      	ldr	r3, [pc, #48]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080bc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00e      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80080d8:	4903      	ldr	r1, [pc, #12]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80080da:	4b03      	ldr	r3, [pc, #12]	; (80080e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80080dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080e0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	e001      	b.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80080e8:	40023800 	.word	0x40023800
 80080ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080f0:	4313      	orrs	r3, r2
 80080f2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00b      	beq.n	800811a <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8008102:	4981      	ldr	r1, [pc, #516]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008104:	4b80      	ldr	r3, [pc, #512]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800810a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008114:	4313      	orrs	r3, r2
 8008116:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	2b01      	cmp	r3, #1
 800811e:	d005      	beq.n	800812c <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008128:	f040 80d6 	bne.w	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800812c:	4a76      	ldr	r2, [pc, #472]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800812e:	4b76      	ldr	r3, [pc, #472]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008138:	f7f8 ff44 	bl	8000fc4 <HAL_GetTick>
 800813c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800813e:	e008      	b.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008140:	f7f8 ff40 	bl	8000fc4 <HAL_GetTick>
 8008144:	4602      	mov	r2, r0
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	1ad3      	subs	r3, r2, r3
 800814a:	2b64      	cmp	r3, #100	; 0x64
 800814c:	d901      	bls.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e195      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008152:	4b6d      	ldr	r3, [pc, #436]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1f0      	bne.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f003 0301 	and.w	r3, r3, #1
 8008166:	2b00      	cmp	r3, #0
 8008168:	d021      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x56e>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800816e:	2b00      	cmp	r3, #0
 8008170:	d11d      	bne.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008172:	4b65      	ldr	r3, [pc, #404]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008174:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008178:	0c1b      	lsrs	r3, r3, #16
 800817a:	f003 0303 	and.w	r3, r3, #3
 800817e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008180:	4b61      	ldr	r3, [pc, #388]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008186:	0e1b      	lsrs	r3, r3, #24
 8008188:	f003 030f 	and.w	r3, r3, #15
 800818c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800818e:	495e      	ldr	r1, [pc, #376]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	019a      	lsls	r2, r3, #6
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	041b      	lsls	r3, r3, #16
 800819a:	431a      	orrs	r2, r3
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	061b      	lsls	r3, r3, #24
 80081a0:	431a      	orrs	r2, r3
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	071b      	lsls	r3, r3, #28
 80081a8:	4313      	orrs	r3, r2
 80081aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d004      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081c2:	d00a      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d02e      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081d8:	d129      	bne.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80081da:	4b4b      	ldr	r3, [pc, #300]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80081dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081e0:	0c1b      	lsrs	r3, r3, #16
 80081e2:	f003 0303 	and.w	r3, r3, #3
 80081e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80081e8:	4b47      	ldr	r3, [pc, #284]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80081ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081ee:	0f1b      	lsrs	r3, r3, #28
 80081f0:	f003 0307 	and.w	r3, r3, #7
 80081f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80081f6:	4944      	ldr	r1, [pc, #272]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	019a      	lsls	r2, r3, #6
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	041b      	lsls	r3, r3, #16
 8008202:	431a      	orrs	r2, r3
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	061b      	lsls	r3, r3, #24
 800820a:	431a      	orrs	r2, r3
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	071b      	lsls	r3, r3, #28
 8008210:	4313      	orrs	r3, r2
 8008212:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008216:	493c      	ldr	r1, [pc, #240]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008218:	4b3b      	ldr	r3, [pc, #236]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800821a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800821e:	f023 021f 	bic.w	r2, r3, #31
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008226:	3b01      	subs	r3, #1
 8008228:	4313      	orrs	r3, r2
 800822a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d01d      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800823a:	4b33      	ldr	r3, [pc, #204]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800823c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008240:	0e1b      	lsrs	r3, r3, #24
 8008242:	f003 030f 	and.w	r3, r3, #15
 8008246:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008248:	4b2f      	ldr	r3, [pc, #188]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800824a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800824e:	0f1b      	lsrs	r3, r3, #28
 8008250:	f003 0307 	and.w	r3, r3, #7
 8008254:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008256:	492c      	ldr	r1, [pc, #176]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	019a      	lsls	r2, r3, #6
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	691b      	ldr	r3, [r3, #16]
 8008262:	041b      	lsls	r3, r3, #16
 8008264:	431a      	orrs	r2, r3
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	061b      	lsls	r3, r3, #24
 800826a:	431a      	orrs	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	071b      	lsls	r3, r3, #28
 8008270:	4313      	orrs	r3, r2
 8008272:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d011      	beq.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008282:	4921      	ldr	r1, [pc, #132]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	019a      	lsls	r2, r3, #6
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	041b      	lsls	r3, r3, #16
 8008290:	431a      	orrs	r2, r3
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	061b      	lsls	r3, r3, #24
 8008298:	431a      	orrs	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	071b      	lsls	r3, r3, #28
 80082a0:	4313      	orrs	r3, r2
 80082a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80082a6:	4a18      	ldr	r2, [pc, #96]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80082a8:	4b17      	ldr	r3, [pc, #92]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80082b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082b2:	f7f8 fe87 	bl	8000fc4 <HAL_GetTick>
 80082b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082b8:	e008      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082ba:	f7f8 fe83 	bl	8000fc4 <HAL_GetTick>
 80082be:	4602      	mov	r2, r0
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	1ad3      	subs	r3, r2, r3
 80082c4:	2b64      	cmp	r3, #100	; 0x64
 80082c6:	d901      	bls.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082c8:	2303      	movs	r3, #3
 80082ca:	e0d8      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80082cc:	4b0e      	ldr	r3, [pc, #56]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d0f0      	beq.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	2b01      	cmp	r3, #1
 80082dc:	f040 80ce 	bne.w	800847c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80082e0:	4a09      	ldr	r2, [pc, #36]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80082e2:	4b09      	ldr	r3, [pc, #36]	; (8008308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082ec:	f7f8 fe6a 	bl	8000fc4 <HAL_GetTick>
 80082f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80082f2:	e00b      	b.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80082f4:	f7f8 fe66 	bl	8000fc4 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	2b64      	cmp	r3, #100	; 0x64
 8008300:	d904      	bls.n	800830c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008302:	2303      	movs	r3, #3
 8008304:	e0bb      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8008306:	bf00      	nop
 8008308:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800830c:	4b5e      	ldr	r3, [pc, #376]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008314:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008318:	d0ec      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800832a:	2b00      	cmp	r3, #0
 800832c:	d009      	beq.n	8008342 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008336:	2b00      	cmp	r3, #0
 8008338:	d02e      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800833e:	2b00      	cmp	r3, #0
 8008340:	d12a      	bne.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008342:	4b51      	ldr	r3, [pc, #324]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008348:	0c1b      	lsrs	r3, r3, #16
 800834a:	f003 0303 	and.w	r3, r3, #3
 800834e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008350:	4b4d      	ldr	r3, [pc, #308]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008356:	0f1b      	lsrs	r3, r3, #28
 8008358:	f003 0307 	and.w	r3, r3, #7
 800835c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800835e:	494a      	ldr	r1, [pc, #296]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	019a      	lsls	r2, r3, #6
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	041b      	lsls	r3, r3, #16
 800836a:	431a      	orrs	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	699b      	ldr	r3, [r3, #24]
 8008370:	061b      	lsls	r3, r3, #24
 8008372:	431a      	orrs	r2, r3
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	071b      	lsls	r3, r3, #28
 8008378:	4313      	orrs	r3, r2
 800837a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800837e:	4942      	ldr	r1, [pc, #264]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008380:	4b41      	ldr	r3, [pc, #260]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008382:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008386:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800838e:	3b01      	subs	r3, #1
 8008390:	021b      	lsls	r3, r3, #8
 8008392:	4313      	orrs	r3, r2
 8008394:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d022      	beq.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80083ac:	d11d      	bne.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083ae:	4b36      	ldr	r3, [pc, #216]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80083b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083b4:	0e1b      	lsrs	r3, r3, #24
 80083b6:	f003 030f 	and.w	r3, r3, #15
 80083ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80083bc:	4b32      	ldr	r3, [pc, #200]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80083be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083c2:	0f1b      	lsrs	r3, r3, #28
 80083c4:	f003 0307 	and.w	r3, r3, #7
 80083c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80083ca:	492f      	ldr	r1, [pc, #188]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	695b      	ldr	r3, [r3, #20]
 80083d0:	019a      	lsls	r2, r3, #6
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a1b      	ldr	r3, [r3, #32]
 80083d6:	041b      	lsls	r3, r3, #16
 80083d8:	431a      	orrs	r2, r3
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	061b      	lsls	r3, r3, #24
 80083de:	431a      	orrs	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	071b      	lsls	r3, r3, #28
 80083e4:	4313      	orrs	r3, r2
 80083e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f003 0308 	and.w	r3, r3, #8
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d028      	beq.n	8008448 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80083f6:	4b24      	ldr	r3, [pc, #144]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80083f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083fc:	0e1b      	lsrs	r3, r3, #24
 80083fe:	f003 030f 	and.w	r3, r3, #15
 8008402:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008404:	4b20      	ldr	r3, [pc, #128]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800840a:	0c1b      	lsrs	r3, r3, #16
 800840c:	f003 0303 	and.w	r3, r3, #3
 8008410:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008412:	491d      	ldr	r1, [pc, #116]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	019a      	lsls	r2, r3, #6
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	041b      	lsls	r3, r3, #16
 800841e:	431a      	orrs	r2, r3
 8008420:	693b      	ldr	r3, [r7, #16]
 8008422:	061b      	lsls	r3, r3, #24
 8008424:	431a      	orrs	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69db      	ldr	r3, [r3, #28]
 800842a:	071b      	lsls	r3, r3, #28
 800842c:	4313      	orrs	r3, r2
 800842e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008432:	4915      	ldr	r1, [pc, #84]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008434:	4b14      	ldr	r3, [pc, #80]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800843a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008442:	4313      	orrs	r3, r2
 8008444:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008448:	4a0f      	ldr	r2, [pc, #60]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800844a:	4b0f      	ldr	r3, [pc, #60]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008452:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008454:	f7f8 fdb6 	bl	8000fc4 <HAL_GetTick>
 8008458:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800845a:	e008      	b.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800845c:	f7f8 fdb2 	bl	8000fc4 <HAL_GetTick>
 8008460:	4602      	mov	r2, r0
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	1ad3      	subs	r3, r2, r3
 8008466:	2b64      	cmp	r3, #100	; 0x64
 8008468:	d901      	bls.n	800846e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800846a:	2303      	movs	r3, #3
 800846c:	e007      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800846e:	4b06      	ldr	r3, [pc, #24]	; (8008488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008476:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800847a:	d1ef      	bne.n	800845c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	3720      	adds	r7, #32
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	40023800 	.word	0x40023800

0800848c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d101      	bne.n	800849e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e082      	b.n	80085a4 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d106      	bne.n	80084be <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f00d f859 	bl	8015570 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2202      	movs	r2, #2
 80084c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	687a      	ldr	r2, [r7, #4]
 80084cc:	6812      	ldr	r2, [r2, #0]
 80084ce:	6812      	ldr	r2, [r2, #0]
 80084d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084d4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084de:	d902      	bls.n	80084e6 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084e0:	2300      	movs	r3, #0
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	e002      	b.n	80084ec <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80084f4:	d007      	beq.n	8008506 <HAL_SPI_Init+0x7a>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084fe:	d002      	beq.n	8008506 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850a:	2b00      	cmp	r3, #0
 800850c:	d10b      	bne.n	8008526 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008516:	d903      	bls.n	8008520 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2202      	movs	r2, #2
 800851c:	631a      	str	r2, [r3, #48]	; 0x30
 800851e:	e002      	b.n	8008526 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	6851      	ldr	r1, [r2, #4]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	6892      	ldr	r2, [r2, #8]
 8008532:	4311      	orrs	r1, r2
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	6912      	ldr	r2, [r2, #16]
 8008538:	4311      	orrs	r1, r2
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	6952      	ldr	r2, [r2, #20]
 800853e:	4311      	orrs	r1, r2
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	6992      	ldr	r2, [r2, #24]
 8008544:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8008548:	4311      	orrs	r1, r2
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	69d2      	ldr	r2, [r2, #28]
 800854e:	4311      	orrs	r1, r2
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	6a12      	ldr	r2, [r2, #32]
 8008554:	4311      	orrs	r1, r2
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800855a:	430a      	orrs	r2, r1
 800855c:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	6992      	ldr	r2, [r2, #24]
 8008566:	0c12      	lsrs	r2, r2, #16
 8008568:	f002 0104 	and.w	r1, r2, #4
 800856c:	687a      	ldr	r2, [r7, #4]
 800856e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008570:	4311      	orrs	r1, r2
 8008572:	687a      	ldr	r2, [r7, #4]
 8008574:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008576:	4311      	orrs	r1, r2
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	68d2      	ldr	r2, [r2, #12]
 800857c:	4311      	orrs	r1, r2
 800857e:	68fa      	ldr	r2, [r7, #12]
 8008580:	430a      	orrs	r2, r1
 8008582:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	6812      	ldr	r2, [r2, #0]
 800858c:	69d2      	ldr	r2, [r2, #28]
 800858e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008592:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	2201      	movs	r2, #1
 800859e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80085a2:	2300      	movs	r3, #0
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3710      	adds	r7, #16
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}

080085ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b088      	sub	sp, #32
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	60f8      	str	r0, [r7, #12]
 80085b4:	60b9      	str	r1, [r7, #8]
 80085b6:	603b      	str	r3, [r7, #0]
 80085b8:	4613      	mov	r3, r2
 80085ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80085bc:	2300      	movs	r3, #0
 80085be:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80085c0:	2300      	movs	r3, #0
 80085c2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d101      	bne.n	80085d2 <HAL_SPI_Transmit+0x26>
 80085ce:	2302      	movs	r3, #2
 80085d0:	e0f7      	b.n	80087c2 <HAL_SPI_Transmit+0x216>
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	2201      	movs	r2, #1
 80085d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085da:	f7f8 fcf3 	bl	8000fc4 <HAL_GetTick>
 80085de:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d002      	beq.n	80085f2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80085ec:	2302      	movs	r3, #2
 80085ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80085f0:	e0de      	b.n	80087b0 <HAL_SPI_Transmit+0x204>
  }

  if ((pData == NULL) || (Size == 0U))
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <HAL_SPI_Transmit+0x52>
 80085f8:	88fb      	ldrh	r3, [r7, #6]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d102      	bne.n	8008604 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008602:	e0d5      	b.n	80087b0 <HAL_SPI_Transmit+0x204>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	2203      	movs	r2, #3
 8008608:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	68ba      	ldr	r2, [r7, #8]
 8008616:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	88fa      	ldrh	r2, [r7, #6]
 800861c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	88fa      	ldrh	r2, [r7, #6]
 8008622:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	2200      	movs	r2, #0
 8008636:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2200      	movs	r2, #0
 800863e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2200      	movs	r2, #0
 8008644:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800864e:	d107      	bne.n	8008660 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	6812      	ldr	r2, [r2, #0]
 8008658:	6812      	ldr	r2, [r2, #0]
 800865a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800865e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800866a:	2b40      	cmp	r3, #64	; 0x40
 800866c:	d007      	beq.n	800867e <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	6812      	ldr	r2, [r2, #0]
 8008676:	6812      	ldr	r2, [r2, #0]
 8008678:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800867c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008686:	d96e      	bls.n	8008766 <HAL_SPI_Transmit+0x1ba>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008688:	e028      	b.n	80086dc <HAL_SPI_Transmit+0x130>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	689b      	ldr	r3, [r3, #8]
 8008690:	f003 0302 	and.w	r3, r3, #2
 8008694:	2b02      	cmp	r3, #2
 8008696:	d10f      	bne.n	80086b8 <HAL_SPI_Transmit+0x10c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	8812      	ldrh	r2, [r2, #0]
 80086a0:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	3302      	adds	r3, #2
 80086a6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	3b01      	subs	r3, #1
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80086b6:	e011      	b.n	80086dc <HAL_SPI_Transmit+0x130>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d00b      	beq.n	80086d6 <HAL_SPI_Transmit+0x12a>
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086c4:	d00a      	beq.n	80086dc <HAL_SPI_Transmit+0x130>
 80086c6:	f7f8 fc7d 	bl	8000fc4 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	1ad2      	subs	r2, r2, r3
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d302      	bcc.n	80086dc <HAL_SPI_Transmit+0x130>
        {
          errorcode = HAL_TIMEOUT;
 80086d6:	2303      	movs	r3, #3
 80086d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80086da:	e069      	b.n	80087b0 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1d1      	bne.n	800868a <HAL_SPI_Transmit+0xde>
 80086e6:	e043      	b.n	8008770 <HAL_SPI_Transmit+0x1c4>
  else
  {
    while (hspi->TxXferCount > 0U)
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	f003 0302 	and.w	r3, r3, #2
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d125      	bne.n	8008742 <HAL_SPI_Transmit+0x196>
      {
        if (hspi->TxXferCount > 1U)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086fa:	b29b      	uxth	r3, r3
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d90f      	bls.n	8008720 <HAL_SPI_Transmit+0x174>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	8812      	ldrh	r2, [r2, #0]
 8008708:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	3302      	adds	r3, #2
 800870e:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008714:	b29b      	uxth	r3, r3
 8008716:	3b02      	subs	r3, #2
 8008718:	b29a      	uxth	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800871e:	e022      	b.n	8008766 <HAL_SPI_Transmit+0x1ba>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f103 020c 	add.w	r2, r3, #12
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	1c59      	adds	r1, r3, #1
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008736:	b29b      	uxth	r3, r3
 8008738:	3b01      	subs	r3, #1
 800873a:	b29a      	uxth	r2, r3
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008740:	e011      	b.n	8008766 <HAL_SPI_Transmit+0x1ba>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00b      	beq.n	8008760 <HAL_SPI_Transmit+0x1b4>
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874e:	d00a      	beq.n	8008766 <HAL_SPI_Transmit+0x1ba>
 8008750:	f7f8 fc38 	bl	8000fc4 <HAL_GetTick>
 8008754:	4602      	mov	r2, r0
 8008756:	69bb      	ldr	r3, [r7, #24]
 8008758:	1ad2      	subs	r2, r2, r3
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	429a      	cmp	r2, r3
 800875e:	d302      	bcc.n	8008766 <HAL_SPI_Transmit+0x1ba>
        {
          errorcode = HAL_TIMEOUT;
 8008760:	2303      	movs	r3, #3
 8008762:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008764:	e024      	b.n	80087b0 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800876a:	b29b      	uxth	r3, r3
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1bb      	bne.n	80086e8 <HAL_SPI_Transmit+0x13c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008770:	69ba      	ldr	r2, [r7, #24]
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f000 fc5f 	bl	8009038 <SPI_EndRxTxTransaction>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d002      	beq.n	8008786 <HAL_SPI_Transmit+0x1da>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	2220      	movs	r2, #32
 8008784:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10a      	bne.n	80087a4 <HAL_SPI_Transmit+0x1f8>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800878e:	2300      	movs	r3, #0
 8008790:	617b      	str	r3, [r7, #20]
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	617b      	str	r3, [r7, #20]
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
 80087a0:	617b      	str	r3, [r7, #20]
 80087a2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d001      	beq.n	80087b0 <HAL_SPI_Transmit+0x204>
  {
    errorcode = HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80087c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3720      	adds	r7, #32
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b088      	sub	sp, #32
 80087ce:	af02      	add	r7, sp, #8
 80087d0:	60f8      	str	r0, [r7, #12]
 80087d2:	60b9      	str	r1, [r7, #8]
 80087d4:	603b      	str	r3, [r7, #0]
 80087d6:	4613      	mov	r3, r2
 80087d8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80087da:	2300      	movs	r3, #0
 80087dc:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80087de:	2300      	movs	r3, #0
 80087e0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	685b      	ldr	r3, [r3, #4]
 80087e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087ea:	d112      	bne.n	8008812 <HAL_SPI_Receive+0x48>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d10e      	bne.n	8008812 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2204      	movs	r2, #4
 80087f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80087fc:	88fa      	ldrh	r2, [r7, #6]
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	9300      	str	r3, [sp, #0]
 8008802:	4613      	mov	r3, r2
 8008804:	68ba      	ldr	r2, [r7, #8]
 8008806:	68b9      	ldr	r1, [r7, #8]
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f000 f8ff 	bl	8008a0c <HAL_SPI_TransmitReceive>
 800880e:	4603      	mov	r3, r0
 8008810:	e0f8      	b.n	8008a04 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008818:	2b01      	cmp	r3, #1
 800881a:	d101      	bne.n	8008820 <HAL_SPI_Receive+0x56>
 800881c:	2302      	movs	r3, #2
 800881e:	e0f1      	b.n	8008a04 <HAL_SPI_Receive+0x23a>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008828:	f7f8 fbcc 	bl	8000fc4 <HAL_GetTick>
 800882c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008834:	b2db      	uxtb	r3, r3
 8008836:	2b01      	cmp	r3, #1
 8008838:	d002      	beq.n	8008840 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 800883a:	2302      	movs	r3, #2
 800883c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800883e:	e0d8      	b.n	80089f2 <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d002      	beq.n	800884c <HAL_SPI_Receive+0x82>
 8008846:	88fb      	ldrh	r3, [r7, #6]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d102      	bne.n	8008852 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008850:	e0cf      	b.n	80089f2 <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2204      	movs	r2, #4
 8008856:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2200      	movs	r2, #0
 800885e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	68ba      	ldr	r2, [r7, #8]
 8008864:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	88fa      	ldrh	r2, [r7, #6]
 800886a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	88fa      	ldrh	r2, [r7, #6]
 8008872:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2200      	movs	r2, #0
 8008886:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2200      	movs	r2, #0
 800888c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	68db      	ldr	r3, [r3, #12]
 8008898:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800889c:	d908      	bls.n	80088b0 <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	6812      	ldr	r2, [r2, #0]
 80088a6:	6852      	ldr	r2, [r2, #4]
 80088a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80088ac:	605a      	str	r2, [r3, #4]
 80088ae:	e007      	b.n	80088c0 <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	68fa      	ldr	r2, [r7, #12]
 80088b6:	6812      	ldr	r2, [r2, #0]
 80088b8:	6852      	ldr	r2, [r2, #4]
 80088ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80088be:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088c8:	d107      	bne.n	80088da <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	6812      	ldr	r2, [r2, #0]
 80088d2:	6812      	ldr	r2, [r2, #0]
 80088d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80088d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088e4:	2b40      	cmp	r3, #64	; 0x40
 80088e6:	d007      	beq.n	80088f8 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	6812      	ldr	r2, [r2, #0]
 80088f0:	6812      	ldr	r2, [r2, #0]
 80088f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008900:	d860      	bhi.n	80089c4 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008902:	e02c      	b.n	800895e <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f003 0301 	and.w	r3, r3, #1
 800890e:	2b01      	cmp	r3, #1
 8008910:	d113      	bne.n	800893a <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (*pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	330c      	adds	r3, #12
 8008918:	781b      	ldrb	r3, [r3, #0]
 800891a:	b2da      	uxtb	r2, r3
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	3301      	adds	r3, #1
 8008924:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800892c:	b29b      	uxth	r3, r3
 800892e:	3b01      	subs	r3, #1
 8008930:	b29a      	uxth	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008938:	e011      	b.n	800895e <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d00b      	beq.n	8008958 <HAL_SPI_Receive+0x18e>
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008946:	d00a      	beq.n	800895e <HAL_SPI_Receive+0x194>
 8008948:	f7f8 fb3c 	bl	8000fc4 <HAL_GetTick>
 800894c:	4602      	mov	r2, r0
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	1ad2      	subs	r2, r2, r3
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	429a      	cmp	r2, r3
 8008956:	d302      	bcc.n	800895e <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8008958:	2303      	movs	r3, #3
 800895a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800895c:	e049      	b.n	80089f2 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008964:	b29b      	uxth	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d1cc      	bne.n	8008904 <HAL_SPI_Receive+0x13a>
 800896a:	e031      	b.n	80089d0 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	689b      	ldr	r3, [r3, #8]
 8008972:	f003 0301 	and.w	r3, r3, #1
 8008976:	2b01      	cmp	r3, #1
 8008978:	d112      	bne.n	80089a0 <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68db      	ldr	r3, [r3, #12]
 8008980:	b29a      	uxth	r2, r3
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	3302      	adds	r3, #2
 800898a:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b29a      	uxth	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800899e:	e011      	b.n	80089c4 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00b      	beq.n	80089be <HAL_SPI_Receive+0x1f4>
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ac:	d00a      	beq.n	80089c4 <HAL_SPI_Receive+0x1fa>
 80089ae:	f7f8 fb09 	bl	8000fc4 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	1ad2      	subs	r2, r2, r3
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d302      	bcc.n	80089c4 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80089c2:	e016      	b.n	80089f2 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1cd      	bne.n	800896c <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	6839      	ldr	r1, [r7, #0]
 80089d4:	68f8      	ldr	r0, [r7, #12]
 80089d6:	f000 fad7 	bl	8008f88 <SPI_EndRxTransaction>
 80089da:	4603      	mov	r3, r0
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d002      	beq.n	80089e6 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2220      	movs	r2, #32
 80089e4:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d001      	beq.n	80089f2 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 80089ee:	2301      	movs	r3, #1
 80089f0:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3718      	adds	r7, #24
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08a      	sub	sp, #40	; 0x28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
 8008a18:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	61fb      	str	r3, [r7, #28]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8008a22:	2300      	movs	r3, #0
 8008a24:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8008a26:	2301      	movs	r3, #1
 8008a28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d101      	bne.n	8008a3e <HAL_SPI_TransmitReceive+0x32>
 8008a3a:	2302      	movs	r3, #2
 8008a3c:	e1cc      	b.n	8008dd8 <HAL_SPI_TransmitReceive+0x3cc>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a46:	f7f8 fabd 	bl	8000fc4 <HAL_GetTick>
 8008a4a:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d00e      	beq.n	8008a80 <HAL_SPI_TransmitReceive+0x74>
 8008a62:	69bb      	ldr	r3, [r7, #24]
 8008a64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a68:	d106      	bne.n	8008a78 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d102      	bne.n	8008a78 <HAL_SPI_TransmitReceive+0x6c>
 8008a72:	69fb      	ldr	r3, [r7, #28]
 8008a74:	2b04      	cmp	r3, #4
 8008a76:	d003      	beq.n	8008a80 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8008a78:	2302      	movs	r3, #2
 8008a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008a7e:	e1a1      	b.n	8008dc4 <HAL_SPI_TransmitReceive+0x3b8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d005      	beq.n	8008a92 <HAL_SPI_TransmitReceive+0x86>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d002      	beq.n	8008a92 <HAL_SPI_TransmitReceive+0x86>
 8008a8c:	887b      	ldrh	r3, [r7, #2]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d103      	bne.n	8008a9a <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008a98:	e194      	b.n	8008dc4 <HAL_SPI_TransmitReceive+0x3b8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b04      	cmp	r3, #4
 8008aa4:	d003      	beq.n	8008aae <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2205      	movs	r2, #5
 8008aaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	887a      	ldrh	r2, [r7, #2]
 8008abe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	887a      	ldrh	r2, [r7, #2]
 8008ac6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	68ba      	ldr	r2, [r7, #8]
 8008ace:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	887a      	ldrh	r2, [r7, #2]
 8008ad4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	887a      	ldrh	r2, [r7, #2]
 8008ada:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008af0:	d805      	bhi.n	8008afe <HAL_SPI_TransmitReceive+0xf2>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d908      	bls.n	8008b10 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68fa      	ldr	r2, [r7, #12]
 8008b04:	6812      	ldr	r2, [r2, #0]
 8008b06:	6852      	ldr	r2, [r2, #4]
 8008b08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b0c:	605a      	str	r2, [r3, #4]
 8008b0e:	e007      	b.n	8008b20 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	6812      	ldr	r2, [r2, #0]
 8008b18:	6852      	ldr	r2, [r2, #4]
 8008b1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008b1e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b2a:	2b40      	cmp	r3, #64	; 0x40
 8008b2c:	d007      	beq.n	8008b3e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68fa      	ldr	r2, [r7, #12]
 8008b34:	6812      	ldr	r2, [r2, #0]
 8008b36:	6812      	ldr	r2, [r2, #0]
 8008b38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b46:	d975      	bls.n	8008c34 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d004      	beq.n	8008b5a <HAL_SPI_TransmitReceive+0x14e>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d160      	bne.n	8008c1c <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	8812      	ldrh	r2, [r2, #0]
 8008b62:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	3302      	adds	r3, #2
 8008b68:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	3b01      	subs	r3, #1
 8008b72:	b29a      	uxth	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b78:	e050      	b.n	8008c1c <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8008b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d01c      	beq.n	8008bba <HAL_SPI_TransmitReceive+0x1ae>
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d017      	beq.n	8008bba <HAL_SPI_TransmitReceive+0x1ae>
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	f003 0302 	and.w	r3, r3, #2
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d110      	bne.n	8008bba <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	68ba      	ldr	r2, [r7, #8]
 8008b9e:	8812      	ldrh	r2, [r2, #0]
 8008ba0:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	3302      	adds	r3, #2
 8008ba6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	3b01      	subs	r3, #1
 8008bb0:	b29a      	uxth	r2, r3
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d01a      	beq.n	8008bfc <HAL_SPI_TransmitReceive+0x1f0>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d113      	bne.n	8008bfc <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	68db      	ldr	r3, [r3, #12]
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	3302      	adds	r3, #2
 8008be4:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	b29a      	uxth	r2, r3
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8008bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c02:	d00b      	beq.n	8008c1c <HAL_SPI_TransmitReceive+0x210>
 8008c04:	f7f8 f9de 	bl	8000fc4 <HAL_GetTick>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	1ad2      	subs	r2, r2, r3
 8008c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d303      	bcc.n	8008c1c <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8008c14:	2303      	movs	r3, #3
 8008c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008c1a:	e0d3      	b.n	8008dc4 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1a9      	bne.n	8008b7a <HAL_SPI_TransmitReceive+0x16e>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1a3      	bne.n	8008b7a <HAL_SPI_TransmitReceive+0x16e>
 8008c32:	e0b5      	b.n	8008da0 <HAL_SPI_TransmitReceive+0x394>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d005      	beq.n	8008c48 <HAL_SPI_TransmitReceive+0x23c>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	f040 809f 	bne.w	8008d86 <HAL_SPI_TransmitReceive+0x37a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	330c      	adds	r3, #12
 8008c4e:	68ba      	ldr	r2, [r7, #8]
 8008c50:	7812      	ldrb	r2, [r2, #0]
 8008c52:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	3301      	adds	r3, #1
 8008c58:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c5e:	b29b      	uxth	r3, r3
 8008c60:	3b01      	subs	r3, #1
 8008c62:	b29a      	uxth	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c68:	e08d      	b.n	8008d86 <HAL_SPI_TransmitReceive+0x37a>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d032      	beq.n	8008cd6 <HAL_SPI_TransmitReceive+0x2ca>
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d02d      	beq.n	8008cd6 <HAL_SPI_TransmitReceive+0x2ca>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	f003 0302 	and.w	r3, r3, #2
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d126      	bne.n	8008cd6 <HAL_SPI_TransmitReceive+0x2ca>
      {
        if (hspi->TxXferCount > 1U)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d90f      	bls.n	8008cb2 <HAL_SPI_TransmitReceive+0x2a6>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68ba      	ldr	r2, [r7, #8]
 8008c98:	8812      	ldrh	r2, [r2, #0]
 8008c9a:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	3302      	adds	r3, #2
 8008ca0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	3b02      	subs	r3, #2
 8008caa:	b29a      	uxth	r2, r3
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cb0:	e00f      	b.n	8008cd2 <HAL_SPI_TransmitReceive+0x2c6>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f103 020c 	add.w	r2, r3, #12
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	1c59      	adds	r1, r3, #1
 8008cbe:	60b9      	str	r1, [r7, #8]
 8008cc0:	781b      	ldrb	r3, [r3, #0]
 8008cc2:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	b29a      	uxth	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008cdc:	b29b      	uxth	r3, r3
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d041      	beq.n	8008d66 <HAL_SPI_TransmitReceive+0x35a>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	f003 0301 	and.w	r3, r3, #1
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d13a      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x35a>
      {
        if (hspi->RxXferCount > 1U)
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d920      	bls.n	8008d3e <HAL_SPI_TransmitReceive+0x332>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	3302      	adds	r3, #2
 8008d0c:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d14:	b29b      	uxth	r3, r3
 8008d16:	3b02      	subs	r3, #2
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	2b01      	cmp	r3, #1
 8008d2a:	d81a      	bhi.n	8008d62 <HAL_SPI_TransmitReceive+0x356>
          {
            /* set fiforxthreshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	6812      	ldr	r2, [r2, #0]
 8008d34:	6852      	ldr	r2, [r2, #4]
 8008d36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008d3a:	605a      	str	r2, [r3, #4]
 8008d3c:	e011      	b.n	8008d62 <HAL_SPI_TransmitReceive+0x356>
          }
        }
        else
        {
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	1c5a      	adds	r2, r3, #1
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	68fa      	ldr	r2, [r7, #12]
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	320c      	adds	r2, #12
 8008d4a:	7812      	ldrb	r2, [r2, #0]
 8008d4c:	b2d2      	uxtb	r2, r2
 8008d4e:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	3b01      	subs	r3, #1
 8008d5a:	b29a      	uxth	r2, r3
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d62:	2301      	movs	r3, #1
 8008d64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8008d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d6c:	d00b      	beq.n	8008d86 <HAL_SPI_TransmitReceive+0x37a>
 8008d6e:	f7f8 f929 	bl	8000fc4 <HAL_GetTick>
 8008d72:	4602      	mov	r2, r0
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	1ad2      	subs	r2, r2, r3
 8008d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d303      	bcc.n	8008d86 <HAL_SPI_TransmitReceive+0x37a>
      {
        errorcode = HAL_TIMEOUT;
 8008d7e:	2303      	movs	r3, #3
 8008d80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008d84:	e01e      	b.n	8008dc4 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f47f af6c 	bne.w	8008c6a <HAL_SPI_TransmitReceive+0x25e>
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d98:	b29b      	uxth	r3, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	f47f af65 	bne.w	8008c6a <HAL_SPI_TransmitReceive+0x25e>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008da0:	697a      	ldr	r2, [r7, #20]
 8008da2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008da4:	68f8      	ldr	r0, [r7, #12]
 8008da6:	f000 f947 	bl	8009038 <SPI_EndRxTxTransaction>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d002      	beq.n	8008db6 <HAL_SPI_TransmitReceive+0x3aa>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2220      	movs	r2, #32
 8008db4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d002      	beq.n	8008dc4 <HAL_SPI_TransmitReceive+0x3b8>
  {
    errorcode = HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3728      	adds	r7, #40	; 0x28
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	607a      	str	r2, [r7, #4]
 8008dec:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Flag) != State)
 8008dee:	e04d      	b.n	8008e8c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df6:	d049      	beq.n	8008e8c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d007      	beq.n	8008e0e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8008dfe:	f7f8 f8e1 	bl	8000fc4 <HAL_GetTick>
 8008e02:	4602      	mov	r2, r0
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	1ad2      	subs	r2, r2, r3
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d33e      	bcc.n	8008e8c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	68fa      	ldr	r2, [r7, #12]
 8008e14:	6812      	ldr	r2, [r2, #0]
 8008e16:	6852      	ldr	r2, [r2, #4]
 8008e18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008e1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e26:	d111      	bne.n	8008e4c <SPI_WaitFlagStateUntilTimeout+0x6c>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e30:	d004      	beq.n	8008e3c <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e3a:	d107      	bne.n	8008e4c <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	6812      	ldr	r2, [r2, #0]
 8008e44:	6812      	ldr	r2, [r2, #0]
 8008e46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e54:	d110      	bne.n	8008e78 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	6819      	ldr	r1, [r3, #0]
 8008e60:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008e64:	400b      	ands	r3, r1
 8008e66:	6013      	str	r3, [r2, #0]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68fa      	ldr	r2, [r7, #12]
 8008e6e:	6812      	ldr	r2, [r2, #0]
 8008e70:	6812      	ldr	r2, [r2, #0]
 8008e72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e76:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2200      	movs	r2, #0
 8008e84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e008      	b.n	8008e9e <SPI_WaitFlagStateUntilTimeout+0xbe>
  while ((hspi->Instance->SR & Flag) != State)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689a      	ldr	r2, [r3, #8]
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	401a      	ands	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d1a9      	bne.n	8008df0 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}

08008ea6 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ea6:	b580      	push	{r7, lr}
 8008ea8:	b086      	sub	sp, #24
 8008eaa:	af00      	add	r7, sp, #0
 8008eac:	60f8      	str	r0, [r7, #12]
 8008eae:	60b9      	str	r1, [r7, #8]
 8008eb0:	607a      	str	r2, [r7, #4]
 8008eb2:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8008eb4:	e05b      	b.n	8008f6e <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008ebc:	d109      	bne.n	8008ed2 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d106      	bne.n	8008ed2 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	b2db      	uxtb	r3, r3
 8008ece:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8008ed0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed8:	d049      	beq.n	8008f6e <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d007      	beq.n	8008ef0 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8008ee0:	f7f8 f870 	bl	8000fc4 <HAL_GetTick>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	6a3b      	ldr	r3, [r7, #32]
 8008ee8:	1ad2      	subs	r2, r2, r3
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	429a      	cmp	r2, r3
 8008eee:	d33e      	bcc.n	8008f6e <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	6812      	ldr	r2, [r2, #0]
 8008ef8:	6852      	ldr	r2, [r2, #4]
 8008efa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008efe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f08:	d111      	bne.n	8008f2e <SPI_WaitFifoStateUntilTimeout+0x88>
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f12:	d004      	beq.n	8008f1e <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f1c:	d107      	bne.n	8008f2e <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	68fa      	ldr	r2, [r7, #12]
 8008f24:	6812      	ldr	r2, [r2, #0]
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f36:	d110      	bne.n	8008f5a <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6819      	ldr	r1, [r3, #0]
 8008f42:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008f46:	400b      	ands	r3, r1
 8008f48:	6013      	str	r3, [r2, #0]
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	6812      	ldr	r2, [r2, #0]
 8008f52:	6812      	ldr	r2, [r2, #0]
 8008f54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008f6a:	2303      	movs	r3, #3
 8008f6c:	e008      	b.n	8008f80 <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	689a      	ldr	r2, [r3, #8]
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	401a      	ands	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d19b      	bne.n	8008eb6 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3718      	adds	r7, #24
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval None.
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b086      	sub	sp, #24
 8008f8c:	af02      	add	r7, sp, #8
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	685b      	ldr	r3, [r3, #4]
 8008f98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f9c:	d111      	bne.n	8008fc2 <SPI_EndRxTransaction+0x3a>
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fa6:	d004      	beq.n	8008fb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	689b      	ldr	r3, [r3, #8]
 8008fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fb0:	d107      	bne.n	8008fc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	6812      	ldr	r2, [r2, #0]
 8008fba:	6812      	ldr	r2, [r2, #0]
 8008fbc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fc0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2180      	movs	r1, #128	; 0x80
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f7ff ff07 	bl	8008de0 <SPI_WaitFlagStateUntilTimeout>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d007      	beq.n	8008fe8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fdc:	f043 0220 	orr.w	r2, r3, #32
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008fe4:	2303      	movs	r3, #3
 8008fe6:	e023      	b.n	8009030 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ff0:	d11d      	bne.n	800902e <SPI_EndRxTransaction+0xa6>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ffa:	d004      	beq.n	8009006 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009004:	d113      	bne.n	800902e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	2200      	movs	r2, #0
 800900e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009012:	68f8      	ldr	r0, [r7, #12]
 8009014:	f7ff ff47 	bl	8008ea6 <SPI_WaitFifoStateUntilTimeout>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d007      	beq.n	800902e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009022:	f043 0220 	orr.w	r2, r3, #32
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e000      	b.n	8009030 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800902e:	2300      	movs	r3, #0
}
 8009030:	4618      	mov	r0, r3
 8009032:	3710      	adds	r7, #16
 8009034:	46bd      	mov	sp, r7
 8009036:	bd80      	pop	{r7, pc}

08009038 <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af02      	add	r7, sp, #8
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	2200      	movs	r2, #0
 800904c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009050:	68f8      	ldr	r0, [r7, #12]
 8009052:	f7ff ff28 	bl	8008ea6 <SPI_WaitFifoStateUntilTimeout>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d007      	beq.n	800906c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009060:	f043 0220 	orr.w	r2, r3, #32
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e027      	b.n	80090bc <SPI_EndRxTxTransaction+0x84>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	9300      	str	r3, [sp, #0]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2200      	movs	r2, #0
 8009074:	2180      	movs	r1, #128	; 0x80
 8009076:	68f8      	ldr	r0, [r7, #12]
 8009078:	f7ff feb2 	bl	8008de0 <SPI_WaitFlagStateUntilTimeout>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d007      	beq.n	8009092 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009086:	f043 0220 	orr.w	r2, r3, #32
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800908e:	2303      	movs	r3, #3
 8009090:	e014      	b.n	80090bc <SPI_EndRxTxTransaction+0x84>
  }
  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	2200      	movs	r2, #0
 800909a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	f7ff ff01 	bl	8008ea6 <SPI_WaitFifoStateUntilTimeout>
 80090a4:	4603      	mov	r3, r0
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d007      	beq.n	80090ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090ae:	f043 0220 	orr.w	r2, r3, #32
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80090b6:	2303      	movs	r3, #3
 80090b8:	e000      	b.n	80090bc <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 80090ba:	2300      	movs	r3, #0
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3710      	adds	r7, #16
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d101      	bne.n	80090da <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e034      	b.n	8009144 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80090e0:	b2db      	uxtb	r3, r3
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d106      	bne.n	80090f4 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80090ee:	68f8      	ldr	r0, [r7, #12]
 80090f0:	f00b feda 	bl	8014ea8 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	3308      	adds	r3, #8
 80090fc:	4619      	mov	r1, r3
 80090fe:	4610      	mov	r0, r2
 8009100:	f002 f90e 	bl	800b320 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	6818      	ldr	r0, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	461a      	mov	r2, r3
 800910e:	68b9      	ldr	r1, [r7, #8]
 8009110:	f002 f9aa 	bl	800b468 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6858      	ldr	r0, [r3, #4]
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	689a      	ldr	r2, [r3, #8]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009120:	6879      	ldr	r1, [r7, #4]
 8009122:	f002 f9f3 	bl	800b50c <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	68fa      	ldr	r2, [r7, #12]
 800912c:	6892      	ldr	r2, [r2, #8]
 800912e:	68f9      	ldr	r1, [r7, #12]
 8009130:	6809      	ldr	r1, [r1, #0]
 8009132:	68f8      	ldr	r0, [r7, #12]
 8009134:	6880      	ldr	r0, [r0, #8]
 8009136:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800913a:	f041 0101 	orr.w	r1, r1, #1
 800913e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3710      	adds	r7, #16
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f00b fef5 	bl	8014f44 <HAL_SRAM_MspDeInit>
   
  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6818      	ldr	r0, [r3, #0]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	6859      	ldr	r1, [r3, #4]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	461a      	mov	r2, r3
 8009168:	f002 f94a 	bl	800b400 <FMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2200      	movs	r2, #0
 8009170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 800917c:	2300      	movs	r3, #0
}
 800917e:	4618      	mov	r0, r3
 8009180:	3708      	adds	r7, #8
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}

08009186 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8009186:	b580      	push	{r7, lr}
 8009188:	b082      	sub	sp, #8
 800918a:	af00      	add	r7, sp, #0
 800918c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d101      	bne.n	8009198 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	e01d      	b.n	80091d4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d106      	bne.n	80091b2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f00c fb6f 	bl	8015890 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2202      	movs	r2, #2
 80091b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	3304      	adds	r3, #4
 80091c2:	4619      	mov	r1, r3
 80091c4:	4610      	mov	r0, r2
 80091c6:	f000 fae1 	bl	800978c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80091d2:	2300      	movs	r3, #0
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80091dc:	b480      	push	{r7}
 80091de:	b083      	sub	sp, #12
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	6812      	ldr	r2, [r2, #0]
 80091ec:	68d2      	ldr	r2, [r2, #12]
 80091ee:	f042 0201 	orr.w	r2, r2, #1
 80091f2:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	6812      	ldr	r2, [r2, #0]
 80091fc:	6812      	ldr	r2, [r2, #0]
 80091fe:	f042 0201 	orr.w	r2, r2, #1
 8009202:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8009212:	b480      	push	{r7}
 8009214:	b083      	sub	sp, #12
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	6812      	ldr	r2, [r2, #0]
 8009222:	68d2      	ldr	r2, [r2, #12]
 8009224:	f022 0201 	bic.w	r2, r2, #1
 8009228:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6a1a      	ldr	r2, [r3, #32]
 8009230:	f241 1311 	movw	r3, #4369	; 0x1111
 8009234:	4013      	ands	r3, r2
 8009236:	2b00      	cmp	r3, #0
 8009238:	d10f      	bne.n	800925a <HAL_TIM_Base_Stop_IT+0x48>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	6a1a      	ldr	r2, [r3, #32]
 8009240:	f240 4344 	movw	r3, #1092	; 0x444
 8009244:	4013      	ands	r3, r2
 8009246:	2b00      	cmp	r3, #0
 8009248:	d107      	bne.n	800925a <HAL_TIM_Base_Stop_IT+0x48>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	6812      	ldr	r2, [r2, #0]
 8009252:	6812      	ldr	r2, [r2, #0]
 8009254:	f022 0201 	bic.w	r2, r2, #1
 8009258:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 800925a:	2300      	movs	r3, #0
}
 800925c:	4618      	mov	r0, r3
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e01d      	b.n	80092b6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f00c fa82 	bl	8015798 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2202      	movs	r2, #2
 8009298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	3304      	adds	r3, #4
 80092a4:	4619      	mov	r1, r3
 80092a6:	4610      	mov	r0, r2
 80092a8:	f000 fa70 	bl	800978c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}  
 80092b6:	4618      	mov	r0, r3
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}
	...

080092c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b082      	sub	sp, #8
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
 80092c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	2201      	movs	r2, #1
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	4618      	mov	r0, r3
 80092d4:	f000 fd7f 	bl	8009dd6 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a10      	ldr	r2, [pc, #64]	; (8009320 <HAL_TIM_PWM_Start+0x60>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d004      	beq.n	80092ec <HAL_TIM_PWM_Start+0x2c>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a0f      	ldr	r2, [pc, #60]	; (8009324 <HAL_TIM_PWM_Start+0x64>)
 80092e8:	4293      	cmp	r3, r2
 80092ea:	d101      	bne.n	80092f0 <HAL_TIM_PWM_Start+0x30>
 80092ec:	2301      	movs	r3, #1
 80092ee:	e000      	b.n	80092f2 <HAL_TIM_PWM_Start+0x32>
 80092f0:	2300      	movs	r3, #0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d007      	beq.n	8009306 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	6812      	ldr	r2, [r2, #0]
 80092fe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8009300:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009304:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	6812      	ldr	r2, [r2, #0]
 800930e:	6812      	ldr	r2, [r2, #0]
 8009310:	f042 0201 	orr.w	r2, r2, #1
 8009314:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8009316:	2300      	movs	r3, #0
} 
 8009318:	4618      	mov	r0, r3
 800931a:	3708      	adds	r7, #8
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	40010000 	.word	0x40010000
 8009324:	40010400 	.word	0x40010400

08009328 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	f003 0302 	and.w	r3, r3, #2
 800933a:	2b02      	cmp	r3, #2
 800933c:	d122      	bne.n	8009384 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	f003 0302 	and.w	r3, r3, #2
 8009348:	2b02      	cmp	r3, #2
 800934a:	d11b      	bne.n	8009384 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f06f 0202 	mvn.w	r2, #2
 8009354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2201      	movs	r2, #1
 800935a:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	699b      	ldr	r3, [r3, #24]
 8009362:	f003 0303 	and.w	r3, r3, #3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d003      	beq.n	8009372 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 f9f0 	bl	8009750 <HAL_TIM_IC_CaptureCallback>
 8009370:	e005      	b.n	800937e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f9e2 	bl	800973c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f9f3 	bl	8009764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	f003 0304 	and.w	r3, r3, #4
 800938e:	2b04      	cmp	r3, #4
 8009390:	d122      	bne.n	80093d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	68db      	ldr	r3, [r3, #12]
 8009398:	f003 0304 	and.w	r3, r3, #4
 800939c:	2b04      	cmp	r3, #4
 800939e:	d11b      	bne.n	80093d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f06f 0204 	mvn.w	r2, #4
 80093a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2202      	movs	r2, #2
 80093ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	699b      	ldr	r3, [r3, #24]
 80093b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d003      	beq.n	80093c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f9c6 	bl	8009750 <HAL_TIM_IC_CaptureCallback>
 80093c4:	e005      	b.n	80093d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 f9b8 	bl	800973c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093cc:	6878      	ldr	r0, [r7, #4]
 80093ce:	f000 f9c9 	bl	8009764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	691b      	ldr	r3, [r3, #16]
 80093de:	f003 0308 	and.w	r3, r3, #8
 80093e2:	2b08      	cmp	r3, #8
 80093e4:	d122      	bne.n	800942c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	f003 0308 	and.w	r3, r3, #8
 80093f0:	2b08      	cmp	r3, #8
 80093f2:	d11b      	bne.n	800942c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f06f 0208 	mvn.w	r2, #8
 80093fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2204      	movs	r2, #4
 8009402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	69db      	ldr	r3, [r3, #28]
 800940a:	f003 0303 	and.w	r3, r3, #3
 800940e:	2b00      	cmp	r3, #0
 8009410:	d003      	beq.n	800941a <HAL_TIM_IRQHandler+0xf2>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009412:	6878      	ldr	r0, [r7, #4]
 8009414:	f000 f99c 	bl	8009750 <HAL_TIM_IC_CaptureCallback>
 8009418:	e005      	b.n	8009426 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f98e 	bl	800973c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 f99f 	bl	8009764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	f003 0310 	and.w	r3, r3, #16
 8009436:	2b10      	cmp	r3, #16
 8009438:	d122      	bne.n	8009480 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	f003 0310 	and.w	r3, r3, #16
 8009444:	2b10      	cmp	r3, #16
 8009446:	d11b      	bne.n	8009480 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f06f 0210 	mvn.w	r2, #16
 8009450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2208      	movs	r2, #8
 8009456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	69db      	ldr	r3, [r3, #28]
 800945e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009462:	2b00      	cmp	r3, #0
 8009464:	d003      	beq.n	800946e <HAL_TIM_IRQHandler+0x146>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f972 	bl	8009750 <HAL_TIM_IC_CaptureCallback>
 800946c:	e005      	b.n	800947a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f964 	bl	800973c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f975 	bl	8009764 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	691b      	ldr	r3, [r3, #16]
 8009486:	f003 0301 	and.w	r3, r3, #1
 800948a:	2b01      	cmp	r3, #1
 800948c:	d10e      	bne.n	80094ac <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	68db      	ldr	r3, [r3, #12]
 8009494:	f003 0301 	and.w	r3, r3, #1
 8009498:	2b01      	cmp	r3, #1
 800949a:	d107      	bne.n	80094ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f06f 0201 	mvn.w	r2, #1
 80094a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 f93e 	bl	8009728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094b6:	2b80      	cmp	r3, #128	; 0x80
 80094b8:	d10e      	bne.n	80094d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	68db      	ldr	r3, [r3, #12]
 80094c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094c4:	2b80      	cmp	r3, #128	; 0x80
 80094c6:	d107      	bne.n	80094d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80094d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f000 fd00 	bl	8009ed8 <HAL_TIMEx_BreakCallback>

    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	691b      	ldr	r3, [r3, #16]
 80094de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094e6:	d10e      	bne.n	8009506 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094f2:	2b80      	cmp	r3, #128	; 0x80
 80094f4:	d107      	bne.n	8009506 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80094fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 fce9 	bl	8009ed8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009510:	2b40      	cmp	r3, #64	; 0x40
 8009512:	d10e      	bne.n	8009532 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	68db      	ldr	r3, [r3, #12]
 800951a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951e:	2b40      	cmp	r3, #64	; 0x40
 8009520:	d107      	bne.n	8009532 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800952a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f000 f923 	bl	8009778 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	691b      	ldr	r3, [r3, #16]
 8009538:	f003 0320 	and.w	r3, r3, #32
 800953c:	2b20      	cmp	r3, #32
 800953e:	d10e      	bne.n	800955e <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	68db      	ldr	r3, [r3, #12]
 8009546:	f003 0320 	and.w	r3, r3, #32
 800954a:	2b20      	cmp	r3, #32
 800954c:	d107      	bne.n	800955e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f06f 0220 	mvn.w	r2, #32
 8009556:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 fcb3 	bl	8009ec4 <HAL_TIMEx_CommutationCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800955e:	bf00      	nop
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
	...

08009568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8009572:	2300      	movs	r3, #0
 8009574:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800957c:	2b01      	cmp	r3, #1
 800957e:	d101      	bne.n	8009584 <HAL_TIM_ConfigClockSource+0x1c>
 8009580:	2302      	movs	r3, #2
 8009582:	e0c8      	b.n	8009716 <HAL_TIM_ConfigClockSource+0x1ae>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	4b60      	ldr	r3, [pc, #384]	; (8009720 <HAL_TIM_ConfigClockSource+0x1b8>)
 80095a0:	4013      	ands	r3, r2
 80095a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80095aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68fa      	ldr	r2, [r7, #12]
 80095b2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2b40      	cmp	r3, #64	; 0x40
 80095ba:	d077      	beq.n	80096ac <HAL_TIM_ConfigClockSource+0x144>
 80095bc:	2b40      	cmp	r3, #64	; 0x40
 80095be:	d80e      	bhi.n	80095de <HAL_TIM_ConfigClockSource+0x76>
 80095c0:	2b10      	cmp	r3, #16
 80095c2:	f000 808a 	beq.w	80096da <HAL_TIM_ConfigClockSource+0x172>
 80095c6:	2b10      	cmp	r3, #16
 80095c8:	d802      	bhi.n	80095d0 <HAL_TIM_ConfigClockSource+0x68>
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d07e      	beq.n	80096cc <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80095ce:	e099      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80095d0:	2b20      	cmp	r3, #32
 80095d2:	f000 8089 	beq.w	80096e8 <HAL_TIM_ConfigClockSource+0x180>
 80095d6:	2b30      	cmp	r3, #48	; 0x30
 80095d8:	f000 808d 	beq.w	80096f6 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 80095dc:	e092      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80095de:	2b70      	cmp	r3, #112	; 0x70
 80095e0:	d016      	beq.n	8009610 <HAL_TIM_ConfigClockSource+0xa8>
 80095e2:	2b70      	cmp	r3, #112	; 0x70
 80095e4:	d804      	bhi.n	80095f0 <HAL_TIM_ConfigClockSource+0x88>
 80095e6:	2b50      	cmp	r3, #80	; 0x50
 80095e8:	d040      	beq.n	800966c <HAL_TIM_ConfigClockSource+0x104>
 80095ea:	2b60      	cmp	r3, #96	; 0x60
 80095ec:	d04e      	beq.n	800968c <HAL_TIM_ConfigClockSource+0x124>
    break;    
 80095ee:	e089      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80095f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095f4:	d003      	beq.n	80095fe <HAL_TIM_ConfigClockSource+0x96>
 80095f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095fa:	d024      	beq.n	8009646 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 80095fc:	e082      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	6899      	ldr	r1, [r3, #8]
 8009608:	4b46      	ldr	r3, [pc, #280]	; (8009724 <HAL_TIM_ConfigClockSource+0x1bc>)
 800960a:	400b      	ands	r3, r1
 800960c:	6093      	str	r3, [r2, #8]
    break;
 800960e:	e079      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6818      	ldr	r0, [r3, #0]
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	6899      	ldr	r1, [r3, #8]
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	685a      	ldr	r2, [r3, #4]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	f000 fbb7 	bl	8009d92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800962c:	68fa      	ldr	r2, [r7, #12]
 800962e:	4b3c      	ldr	r3, [pc, #240]	; (8009720 <HAL_TIM_ConfigClockSource+0x1b8>)
 8009630:	4013      	ands	r3, r2
 8009632:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800963a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68fa      	ldr	r2, [r7, #12]
 8009642:	609a      	str	r2, [r3, #8]
    break;
 8009644:	e05e      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6818      	ldr	r0, [r3, #0]
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	6899      	ldr	r1, [r3, #8]
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	68db      	ldr	r3, [r3, #12]
 8009656:	f000 fb9c 	bl	8009d92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	6812      	ldr	r2, [r2, #0]
 8009662:	6892      	ldr	r2, [r2, #8]
 8009664:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009668:	609a      	str	r2, [r3, #8]
    break;
 800966a:	e04b      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6818      	ldr	r0, [r3, #0]
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	6859      	ldr	r1, [r3, #4]
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	461a      	mov	r2, r3
 800967a:	f000 fb03 	bl	8009c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	2150      	movs	r1, #80	; 0x50
 8009684:	4618      	mov	r0, r3
 8009686:	f000 fb64 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 800968a:	e03b      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6818      	ldr	r0, [r3, #0]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	6859      	ldr	r1, [r3, #4]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	461a      	mov	r2, r3
 800969a:	f000 fb26 	bl	8009cea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2160      	movs	r1, #96	; 0x60
 80096a4:	4618      	mov	r0, r3
 80096a6:	f000 fb54 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 80096aa:	e02b      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6818      	ldr	r0, [r3, #0]
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	6859      	ldr	r1, [r3, #4]
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	461a      	mov	r2, r3
 80096ba:	f000 fae3 	bl	8009c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2140      	movs	r1, #64	; 0x40
 80096c4:	4618      	mov	r0, r3
 80096c6:	f000 fb44 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 80096ca:	e01b      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2100      	movs	r1, #0
 80096d2:	4618      	mov	r0, r3
 80096d4:	f000 fb3d 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 80096d8:	e014      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2110      	movs	r1, #16
 80096e0:	4618      	mov	r0, r3
 80096e2:	f000 fb36 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 80096e6:	e00d      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2120      	movs	r1, #32
 80096ee:	4618      	mov	r0, r3
 80096f0:	f000 fb2f 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 80096f4:	e006      	b.n	8009704 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	2130      	movs	r1, #48	; 0x30
 80096fc:	4618      	mov	r0, r3
 80096fe:	f000 fb28 	bl	8009d52 <TIM_ITRx_SetConfig>
    break;
 8009702:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2201      	movs	r2, #1
 8009708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3710      	adds	r7, #16
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	fffeff88 	.word	0xfffeff88
 8009724:	fffefff8 	.word	0xfffefff8

08009728 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009758:	bf00      	nop
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800976c:	bf00      	nop
 800976e:	370c      	adds	r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009776:	4770      	bx	lr

08009778 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009780:	bf00      	nop
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
 8009794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a47      	ldr	r2, [pc, #284]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d013      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097ae:	d00f      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a44      	ldr	r2, [pc, #272]	; (80098c4 <TIM_Base_SetConfig+0x138>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d00b      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	4a43      	ldr	r2, [pc, #268]	; (80098c8 <TIM_Base_SetConfig+0x13c>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d007      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	4a42      	ldr	r2, [pc, #264]	; (80098cc <TIM_Base_SetConfig+0x140>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d003      	beq.n	80097d0 <TIM_Base_SetConfig+0x44>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	4a41      	ldr	r2, [pc, #260]	; (80098d0 <TIM_Base_SetConfig+0x144>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d101      	bne.n	80097d4 <TIM_Base_SetConfig+0x48>
 80097d0:	2301      	movs	r3, #1
 80097d2:	e000      	b.n	80097d6 <TIM_Base_SetConfig+0x4a>
 80097d4:	2300      	movs	r3, #0
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d008      	beq.n	80097ec <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a34      	ldr	r2, [pc, #208]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d02b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097fa:	d027      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a31      	ldr	r2, [pc, #196]	; (80098c4 <TIM_Base_SetConfig+0x138>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d023      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	4a30      	ldr	r2, [pc, #192]	; (80098c8 <TIM_Base_SetConfig+0x13c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d01f      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a2f      	ldr	r2, [pc, #188]	; (80098cc <TIM_Base_SetConfig+0x140>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d01b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a2e      	ldr	r2, [pc, #184]	; (80098d0 <TIM_Base_SetConfig+0x144>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d017      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4a2d      	ldr	r2, [pc, #180]	; (80098d4 <TIM_Base_SetConfig+0x148>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d013      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	4a2c      	ldr	r2, [pc, #176]	; (80098d8 <TIM_Base_SetConfig+0x14c>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d00f      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4a2b      	ldr	r2, [pc, #172]	; (80098dc <TIM_Base_SetConfig+0x150>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d00b      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	4a2a      	ldr	r2, [pc, #168]	; (80098e0 <TIM_Base_SetConfig+0x154>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d007      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a29      	ldr	r2, [pc, #164]	; (80098e4 <TIM_Base_SetConfig+0x158>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d003      	beq.n	800984c <TIM_Base_SetConfig+0xc0>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	4a28      	ldr	r2, [pc, #160]	; (80098e8 <TIM_Base_SetConfig+0x15c>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d101      	bne.n	8009850 <TIM_Base_SetConfig+0xc4>
 800984c:	2301      	movs	r3, #1
 800984e:	e000      	b.n	8009852 <TIM_Base_SetConfig+0xc6>
 8009850:	2300      	movs	r3, #0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d008      	beq.n	8009868 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800985c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	68fa      	ldr	r2, [r7, #12]
 8009864:	4313      	orrs	r3, r2
 8009866:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	4313      	orrs	r3, r2
 8009874:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	689a      	ldr	r2, [r3, #8]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	681a      	ldr	r2, [r3, #0]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a0c      	ldr	r2, [pc, #48]	; (80098c0 <TIM_Base_SetConfig+0x134>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d003      	beq.n	800989c <TIM_Base_SetConfig+0x110>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a0e      	ldr	r2, [pc, #56]	; (80098d0 <TIM_Base_SetConfig+0x144>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d101      	bne.n	80098a0 <TIM_Base_SetConfig+0x114>
 800989c:	2301      	movs	r3, #1
 800989e:	e000      	b.n	80098a2 <TIM_Base_SetConfig+0x116>
 80098a0:	2300      	movs	r3, #0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d003      	beq.n	80098ae <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	691a      	ldr	r2, [r3, #16]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2201      	movs	r2, #1
 80098b2:	615a      	str	r2, [r3, #20]
}
 80098b4:	bf00      	nop
 80098b6:	3714      	adds	r7, #20
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr
 80098c0:	40010000 	.word	0x40010000
 80098c4:	40000400 	.word	0x40000400
 80098c8:	40000800 	.word	0x40000800
 80098cc:	40000c00 	.word	0x40000c00
 80098d0:	40010400 	.word	0x40010400
 80098d4:	40014000 	.word	0x40014000
 80098d8:	40014400 	.word	0x40014400
 80098dc:	40014800 	.word	0x40014800
 80098e0:	40001800 	.word	0x40001800
 80098e4:	40001c00 	.word	0x40001c00
 80098e8:	40002000 	.word	0x40002000

080098ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098ec:	b480      	push	{r7}
 80098ee:	b087      	sub	sp, #28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80098f6:	2300      	movs	r3, #0
 80098f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80098fa:	2300      	movs	r3, #0
 80098fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 80098fe:	2300      	movs	r3, #0
 8009900:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	f023 0201 	bic.w	r2, r3, #1
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a1b      	ldr	r3, [r3, #32]
 8009912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	699b      	ldr	r3, [r3, #24]
 800991e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	4b2a      	ldr	r3, [pc, #168]	; (80099cc <TIM_OC1_SetConfig+0xe0>)
 8009924:	4013      	ands	r3, r2
 8009926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	f023 0303 	bic.w	r3, r3, #3
 800992e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	68fa      	ldr	r2, [r7, #12]
 8009936:	4313      	orrs	r3, r2
 8009938:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f023 0302 	bic.w	r3, r3, #2
 8009940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	689b      	ldr	r3, [r3, #8]
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	4313      	orrs	r3, r2
 800994a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	4a20      	ldr	r2, [pc, #128]	; (80099d0 <TIM_OC1_SetConfig+0xe4>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d003      	beq.n	800995c <TIM_OC1_SetConfig+0x70>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	4a1f      	ldr	r2, [pc, #124]	; (80099d4 <TIM_OC1_SetConfig+0xe8>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d101      	bne.n	8009960 <TIM_OC1_SetConfig+0x74>
 800995c:	2301      	movs	r3, #1
 800995e:	e000      	b.n	8009962 <TIM_OC1_SetConfig+0x76>
 8009960:	2300      	movs	r3, #0
 8009962:	2b00      	cmp	r3, #0
 8009964:	d01e      	beq.n	80099a4 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	f023 0308 	bic.w	r3, r3, #8
 800996c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	68db      	ldr	r3, [r3, #12]
 8009972:	697a      	ldr	r2, [r7, #20]
 8009974:	4313      	orrs	r3, r2
 8009976:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	f023 0304 	bic.w	r3, r3, #4
 800997e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009986:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800998e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	695b      	ldr	r3, [r3, #20]
 8009994:	693a      	ldr	r2, [r7, #16]
 8009996:	4313      	orrs	r3, r2
 8009998:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	699b      	ldr	r3, [r3, #24]
 800999e:	693a      	ldr	r2, [r7, #16]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	693a      	ldr	r2, [r7, #16]
 80099a8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	621a      	str	r2, [r3, #32]
} 
 80099be:	bf00      	nop
 80099c0:	371c      	adds	r7, #28
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
 80099ca:	bf00      	nop
 80099cc:	fffeff8f 	.word	0xfffeff8f
 80099d0:	40010000 	.word	0x40010000
 80099d4:	40010400 	.word	0x40010400

080099d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099d8:	b480      	push	{r7}
 80099da:	b087      	sub	sp, #28
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80099e2:	2300      	movs	r3, #0
 80099e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80099e6:	2300      	movs	r3, #0
 80099e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80099ea:	2300      	movs	r3, #0
 80099ec:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6a1b      	ldr	r3, [r3, #32]
 80099f2:	f023 0210 	bic.w	r2, r3, #16
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6a1b      	ldr	r3, [r3, #32]
 80099fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	699b      	ldr	r3, [r3, #24]
 8009a0a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	4b2c      	ldr	r3, [pc, #176]	; (8009ac0 <TIM_OC2_SetConfig+0xe8>)
 8009a10:	4013      	ands	r3, r2
 8009a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a1a:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	021b      	lsls	r3, r3, #8
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	4313      	orrs	r3, r2
 8009a26:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	f023 0320 	bic.w	r3, r3, #32
 8009a2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	011b      	lsls	r3, r3, #4
 8009a36:	697a      	ldr	r2, [r7, #20]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	4a21      	ldr	r2, [pc, #132]	; (8009ac4 <TIM_OC2_SetConfig+0xec>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d003      	beq.n	8009a4c <TIM_OC2_SetConfig+0x74>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	4a20      	ldr	r2, [pc, #128]	; (8009ac8 <TIM_OC2_SetConfig+0xf0>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d101      	bne.n	8009a50 <TIM_OC2_SetConfig+0x78>
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	e000      	b.n	8009a52 <TIM_OC2_SetConfig+0x7a>
 8009a50:	2300      	movs	r3, #0
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d021      	beq.n	8009a9a <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	68db      	ldr	r3, [r3, #12]
 8009a62:	011b      	lsls	r3, r3, #4
 8009a64:	697a      	ldr	r2, [r7, #20]
 8009a66:	4313      	orrs	r3, r2
 8009a68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a70:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	695b      	ldr	r3, [r3, #20]
 8009a86:	009b      	lsls	r3, r3, #2
 8009a88:	693a      	ldr	r2, [r7, #16]
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	699b      	ldr	r3, [r3, #24]
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	693a      	ldr	r2, [r7, #16]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	693a      	ldr	r2, [r7, #16]
 8009a9e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	685a      	ldr	r2, [r3, #4]
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	697a      	ldr	r2, [r7, #20]
 8009ab2:	621a      	str	r2, [r3, #32]
}
 8009ab4:	bf00      	nop
 8009ab6:	371c      	adds	r7, #28
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr
 8009ac0:	feff8fff 	.word	0xfeff8fff
 8009ac4:	40010000 	.word	0x40010000
 8009ac8:	40010400 	.word	0x40010400

08009acc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
 8009ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8009ada:	2300      	movs	r3, #0
 8009adc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 8009ade:	2300      	movs	r3, #0
 8009ae0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a1b      	ldr	r3, [r3, #32]
 8009af2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	69db      	ldr	r3, [r3, #28]
 8009afe:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	4b2c      	ldr	r3, [pc, #176]	; (8009bb4 <TIM_OC3_SetConfig+0xe8>)
 8009b04:	4013      	ands	r3, r2
 8009b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f023 0303 	bic.w	r3, r3, #3
 8009b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68fa      	ldr	r2, [r7, #12]
 8009b16:	4313      	orrs	r3, r2
 8009b18:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	021b      	lsls	r3, r3, #8
 8009b28:	697a      	ldr	r2, [r7, #20]
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	4a21      	ldr	r2, [pc, #132]	; (8009bb8 <TIM_OC3_SetConfig+0xec>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d003      	beq.n	8009b3e <TIM_OC3_SetConfig+0x72>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	4a20      	ldr	r2, [pc, #128]	; (8009bbc <TIM_OC3_SetConfig+0xf0>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d101      	bne.n	8009b42 <TIM_OC3_SetConfig+0x76>
 8009b3e:	2301      	movs	r3, #1
 8009b40:	e000      	b.n	8009b44 <TIM_OC3_SetConfig+0x78>
 8009b42:	2300      	movs	r3, #0
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d021      	beq.n	8009b8c <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	021b      	lsls	r3, r3, #8
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b62:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	695b      	ldr	r3, [r3, #20]
 8009b78:	011b      	lsls	r3, r3, #4
 8009b7a:	693a      	ldr	r2, [r7, #16]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	693a      	ldr	r2, [r7, #16]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	693a      	ldr	r2, [r7, #16]
 8009b90:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	697a      	ldr	r2, [r7, #20]
 8009ba4:	621a      	str	r2, [r3, #32]
}
 8009ba6:	bf00      	nop
 8009ba8:	371c      	adds	r7, #28
 8009baa:	46bd      	mov	sp, r7
 8009bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	fffeff8f 	.word	0xfffeff8f
 8009bb8:	40010000 	.word	0x40010000
 8009bbc:	40010400 	.word	0x40010400

08009bc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b087      	sub	sp, #28
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a1b      	ldr	r3, [r3, #32]
 8009bda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	69db      	ldr	r3, [r3, #28]
 8009bf2:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	4b20      	ldr	r3, [pc, #128]	; (8009c78 <TIM_OC4_SetConfig+0xb8>)
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c02:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	021b      	lsls	r3, r3, #8
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c16:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	031b      	lsls	r3, r3, #12
 8009c1e:	68fa      	ldr	r2, [r7, #12]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a15      	ldr	r2, [pc, #84]	; (8009c7c <TIM_OC4_SetConfig+0xbc>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d003      	beq.n	8009c34 <TIM_OC4_SetConfig+0x74>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a14      	ldr	r2, [pc, #80]	; (8009c80 <TIM_OC4_SetConfig+0xc0>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d101      	bne.n	8009c38 <TIM_OC4_SetConfig+0x78>
 8009c34:	2301      	movs	r3, #1
 8009c36:	e000      	b.n	8009c3a <TIM_OC4_SetConfig+0x7a>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d009      	beq.n	8009c52 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	695b      	ldr	r3, [r3, #20]
 8009c4a:	019b      	lsls	r3, r3, #6
 8009c4c:	697a      	ldr	r2, [r7, #20]
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	697a      	ldr	r2, [r7, #20]
 8009c56:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	693a      	ldr	r2, [r7, #16]
 8009c5c:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	685a      	ldr	r2, [r3, #4]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68fa      	ldr	r2, [r7, #12]
 8009c6a:	621a      	str	r2, [r3, #32]
}
 8009c6c:	bf00      	nop
 8009c6e:	371c      	adds	r7, #28
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr
 8009c78:	feff8fff 	.word	0xfeff8fff
 8009c7c:	40010000 	.word	0x40010000
 8009c80:	40010400 	.word	0x40010400

08009c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b087      	sub	sp, #28
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8009c90:	2300      	movs	r3, #0
 8009c92:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8009c94:	2300      	movs	r3, #0
 8009c96:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	6a1b      	ldr	r3, [r3, #32]
 8009c9c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	6a1b      	ldr	r3, [r3, #32]
 8009ca2:	f023 0201 	bic.w	r2, r3, #1
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	699b      	ldr	r3, [r3, #24]
 8009cae:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009cb6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	011b      	lsls	r3, r3, #4
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	f023 030a 	bic.w	r3, r3, #10
 8009cc8:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8009cca:	693a      	ldr	r2, [r7, #16]
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	697a      	ldr	r2, [r7, #20]
 8009cd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	693a      	ldr	r2, [r7, #16]
 8009cdc:	621a      	str	r2, [r3, #32]
}
 8009cde:	bf00      	nop
 8009ce0:	371c      	adds	r7, #28
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr

08009cea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cea:	b480      	push	{r7}
 8009cec:	b087      	sub	sp, #28
 8009cee:	af00      	add	r7, sp, #0
 8009cf0:	60f8      	str	r0, [r7, #12]
 8009cf2:	60b9      	str	r1, [r7, #8]
 8009cf4:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6a1b      	ldr	r3, [r3, #32]
 8009d02:	f023 0210 	bic.w	r2, r3, #16
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	699b      	ldr	r3, [r3, #24]
 8009d0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	6a1b      	ldr	r3, [r3, #32]
 8009d14:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	031b      	lsls	r3, r3, #12
 8009d22:	697a      	ldr	r2, [r7, #20]
 8009d24:	4313      	orrs	r3, r2
 8009d26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	011b      	lsls	r3, r3, #4
 8009d34:	693a      	ldr	r2, [r7, #16]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	697a      	ldr	r2, [r7, #20]
 8009d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	693a      	ldr	r2, [r7, #16]
 8009d44:	621a      	str	r2, [r3, #32]
}
 8009d46:	bf00      	nop
 8009d48:	371c      	adds	r7, #28
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d50:	4770      	bx	lr

08009d52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8009d52:	b480      	push	{r7}
 8009d54:	b085      	sub	sp, #20
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
 8009d5a:	460b      	mov	r3, r1
 8009d5c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d6e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8009d70:	887b      	ldrh	r3, [r7, #2]
 8009d72:	f043 0307 	orr.w	r3, r3, #7
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	461a      	mov	r2, r3
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	68fa      	ldr	r2, [r7, #12]
 8009d84:	609a      	str	r2, [r3, #8]
}
 8009d86:	bf00      	nop
 8009d88:	3714      	adds	r7, #20
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d90:	4770      	bx	lr

08009d92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d92:	b480      	push	{r7}
 8009d94:	b087      	sub	sp, #28
 8009d96:	af00      	add	r7, sp, #0
 8009d98:	60f8      	str	r0, [r7, #12]
 8009d9a:	60b9      	str	r1, [r7, #8]
 8009d9c:	607a      	str	r2, [r7, #4]
 8009d9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8009da0:	2300      	movs	r3, #0
 8009da2:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009db0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	021a      	lsls	r2, r3, #8
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	431a      	orrs	r2, r3
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	697a      	ldr	r2, [r7, #20]
 8009dc0:	4313      	orrs	r3, r2
 8009dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	697a      	ldr	r2, [r7, #20]
 8009dc8:	609a      	str	r2, [r3, #8]
} 
 8009dca:	bf00      	nop
 8009dcc:	371c      	adds	r7, #28
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr

08009dd6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009dd6:	b480      	push	{r7}
 8009dd8:	b087      	sub	sp, #28
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	60f8      	str	r0, [r7, #12]
 8009dde:	60b9      	str	r1, [r7, #8]
 8009de0:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8009de2:	2300      	movs	r3, #0
 8009de4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8009de6:	2201      	movs	r2, #1
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	fa02 f303 	lsl.w	r3, r2, r3
 8009dee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6a1a      	ldr	r2, [r3, #32]
 8009df4:	697b      	ldr	r3, [r7, #20]
 8009df6:	43db      	mvns	r3, r3
 8009df8:	401a      	ands	r2, r3
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6a1a      	ldr	r2, [r3, #32]
 8009e02:	6879      	ldr	r1, [r7, #4]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	fa01 f303 	lsl.w	r3, r1, r3
 8009e0a:	431a      	orrs	r2, r3
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	621a      	str	r2, [r3, #32]
}
 8009e10:	bf00      	nop
 8009e12:	371c      	adds	r7, #28
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr

08009e1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b085      	sub	sp, #20
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e2c:	2b01      	cmp	r3, #1
 8009e2e:	d101      	bne.n	8009e34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e30:	2302      	movs	r3, #2
 8009e32:	e03d      	b.n	8009eb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2201      	movs	r2, #1
 8009e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a1a      	ldr	r2, [pc, #104]	; (8009ebc <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d004      	beq.n	8009e60 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a19      	ldr	r2, [pc, #100]	; (8009ec0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d108      	bne.n	8009e72 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009e66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e78:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	4313      	orrs	r3, r2
 8009e82:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e8a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	689b      	ldr	r3, [r3, #8]
 8009e90:	68ba      	ldr	r2, [r7, #8]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	68fa      	ldr	r2, [r7, #12]
 8009e9c:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8009eae:	2300      	movs	r3, #0
} 
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3714      	adds	r7, #20
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr
 8009ebc:	40010000 	.word	0x40010000
 8009ec0:	40010400 	.word	0x40010400

08009ec4 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8009ecc:	bf00      	nop
 8009ece:	370c      	adds	r7, #12
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b083      	sub	sp, #12
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ee0:	bf00      	nop
 8009ee2:	370c      	adds	r7, #12
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr

08009eec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	60f8      	str	r0, [r7, #12]
 8009ef4:	60b9      	str	r1, [r7, #8]
 8009ef6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d101      	bne.n	8009f06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009f02:	2302      	movs	r3, #2
 8009f04:	e105      	b.n	800a112 <HAL_TIM_PWM_ConfigChannel+0x226>
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2202      	movs	r2, #2
 8009f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2b14      	cmp	r3, #20
 8009f1a:	f200 80f0 	bhi.w	800a0fe <HAL_TIM_PWM_ConfigChannel+0x212>
 8009f1e:	a201      	add	r2, pc, #4	; (adr r2, 8009f24 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f24:	08009f79 	.word	0x08009f79
 8009f28:	0800a0ff 	.word	0x0800a0ff
 8009f2c:	0800a0ff 	.word	0x0800a0ff
 8009f30:	0800a0ff 	.word	0x0800a0ff
 8009f34:	08009fb9 	.word	0x08009fb9
 8009f38:	0800a0ff 	.word	0x0800a0ff
 8009f3c:	0800a0ff 	.word	0x0800a0ff
 8009f40:	0800a0ff 	.word	0x0800a0ff
 8009f44:	08009ffb 	.word	0x08009ffb
 8009f48:	0800a0ff 	.word	0x0800a0ff
 8009f4c:	0800a0ff 	.word	0x0800a0ff
 8009f50:	0800a0ff 	.word	0x0800a0ff
 8009f54:	0800a03b 	.word	0x0800a03b
 8009f58:	0800a0ff 	.word	0x0800a0ff
 8009f5c:	0800a0ff 	.word	0x0800a0ff
 8009f60:	0800a0ff 	.word	0x0800a0ff
 8009f64:	0800a07d 	.word	0x0800a07d
 8009f68:	0800a0ff 	.word	0x0800a0ff
 8009f6c:	0800a0ff 	.word	0x0800a0ff
 8009f70:	0800a0ff 	.word	0x0800a0ff
 8009f74:	0800a0bd 	.word	0x0800a0bd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68b9      	ldr	r1, [r7, #8]
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f7ff fcb4 	bl	80098ec <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	6812      	ldr	r2, [r2, #0]
 8009f8c:	6992      	ldr	r2, [r2, #24]
 8009f8e:	f042 0208 	orr.w	r2, r2, #8
 8009f92:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	68fa      	ldr	r2, [r7, #12]
 8009f9a:	6812      	ldr	r2, [r2, #0]
 8009f9c:	6992      	ldr	r2, [r2, #24]
 8009f9e:	f022 0204 	bic.w	r2, r2, #4
 8009fa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	6812      	ldr	r2, [r2, #0]
 8009fac:	6991      	ldr	r1, [r2, #24]
 8009fae:	68ba      	ldr	r2, [r7, #8]
 8009fb0:	6912      	ldr	r2, [r2, #16]
 8009fb2:	430a      	orrs	r2, r1
 8009fb4:	619a      	str	r2, [r3, #24]
    }
    break;
 8009fb6:	e0a3      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	68b9      	ldr	r1, [r7, #8]
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7ff fd0a 	bl	80099d8 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	6812      	ldr	r2, [r2, #0]
 8009fcc:	6992      	ldr	r2, [r2, #24]
 8009fce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009fd2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	6812      	ldr	r2, [r2, #0]
 8009fdc:	6992      	ldr	r2, [r2, #24]
 8009fde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009fe2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	6812      	ldr	r2, [r2, #0]
 8009fec:	6991      	ldr	r1, [r2, #24]
 8009fee:	68ba      	ldr	r2, [r7, #8]
 8009ff0:	6912      	ldr	r2, [r2, #16]
 8009ff2:	0212      	lsls	r2, r2, #8
 8009ff4:	430a      	orrs	r2, r1
 8009ff6:	619a      	str	r2, [r3, #24]
    }
    break;
 8009ff8:	e082      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	68b9      	ldr	r1, [r7, #8]
 800a000:	4618      	mov	r0, r3
 800a002:	f7ff fd63 	bl	8009acc <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	6812      	ldr	r2, [r2, #0]
 800a00e:	69d2      	ldr	r2, [r2, #28]
 800a010:	f042 0208 	orr.w	r2, r2, #8
 800a014:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	68fa      	ldr	r2, [r7, #12]
 800a01c:	6812      	ldr	r2, [r2, #0]
 800a01e:	69d2      	ldr	r2, [r2, #28]
 800a020:	f022 0204 	bic.w	r2, r2, #4
 800a024:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	68fa      	ldr	r2, [r7, #12]
 800a02c:	6812      	ldr	r2, [r2, #0]
 800a02e:	69d1      	ldr	r1, [r2, #28]
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	6912      	ldr	r2, [r2, #16]
 800a034:	430a      	orrs	r2, r1
 800a036:	61da      	str	r2, [r3, #28]
    }
    break;
 800a038:	e062      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	68b9      	ldr	r1, [r7, #8]
 800a040:	4618      	mov	r0, r3
 800a042:	f7ff fdbd 	bl	8009bc0 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	68fa      	ldr	r2, [r7, #12]
 800a04c:	6812      	ldr	r2, [r2, #0]
 800a04e:	69d2      	ldr	r2, [r2, #28]
 800a050:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a054:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	6812      	ldr	r2, [r2, #0]
 800a05e:	69d2      	ldr	r2, [r2, #28]
 800a060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a064:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	68fa      	ldr	r2, [r7, #12]
 800a06c:	6812      	ldr	r2, [r2, #0]
 800a06e:	69d1      	ldr	r1, [r2, #28]
 800a070:	68ba      	ldr	r2, [r7, #8]
 800a072:	6912      	ldr	r2, [r2, #16]
 800a074:	0212      	lsls	r2, r2, #8
 800a076:	430a      	orrs	r2, r1
 800a078:	61da      	str	r2, [r3, #28]
    }
    break;
 800a07a:	e041      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	68b9      	ldr	r1, [r7, #8]
 800a082:	4618      	mov	r0, r3
 800a084:	f000 f84a 	bl	800a11c <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	6812      	ldr	r2, [r2, #0]
 800a090:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a092:	f042 0208 	orr.w	r2, r2, #8
 800a096:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	6812      	ldr	r2, [r2, #0]
 800a0a0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a0a2:	f022 0204 	bic.w	r2, r2, #4
 800a0a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	68fa      	ldr	r2, [r7, #12]
 800a0ae:	6812      	ldr	r2, [r2, #0]
 800a0b0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800a0b2:	68ba      	ldr	r2, [r7, #8]
 800a0b4:	6912      	ldr	r2, [r2, #16]
 800a0b6:	430a      	orrs	r2, r1
 800a0b8:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 800a0ba:	e021      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68b9      	ldr	r1, [r7, #8]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f000 f882 	bl	800a1cc <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	68fa      	ldr	r2, [r7, #12]
 800a0ce:	6812      	ldr	r2, [r2, #0]
 800a0d0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a0d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0d6:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	6812      	ldr	r2, [r2, #0]
 800a0e0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800a0e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0e6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	6812      	ldr	r2, [r2, #0]
 800a0f0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	6912      	ldr	r2, [r2, #16]
 800a0f6:	0212      	lsls	r2, r2, #8
 800a0f8:	430a      	orrs	r2, r1
 800a0fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 800a0fc:	e000      	b.n	800a100 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 800a0fe:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2200      	movs	r2, #0
 800a10c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800a110:	2300      	movs	r3, #0
}
 800a112:	4618      	mov	r0, r3
 800a114:	3710      	adds	r7, #16
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop

0800a11c <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a11c:	b480      	push	{r7}
 800a11e:	b087      	sub	sp, #28
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800a126:	2300      	movs	r3, #0
 800a128:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 800a12a:	2300      	movs	r3, #0
 800a12c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 800a12e:	2300      	movs	r3, #0
 800a130:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6a1b      	ldr	r3, [r3, #32]
 800a136:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a1b      	ldr	r3, [r3, #32]
 800a142:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a14e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a150:	693a      	ldr	r2, [r7, #16]
 800a152:	4b1b      	ldr	r3, [pc, #108]	; (800a1c0 <TIM_OC5_SetConfig+0xa4>)
 800a154:	4013      	ands	r3, r2
 800a156:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	693a      	ldr	r2, [r7, #16]
 800a15e:	4313      	orrs	r3, r2
 800a160:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a168:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	041b      	lsls	r3, r3, #16
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	4313      	orrs	r3, r2
 800a174:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a12      	ldr	r2, [pc, #72]	; (800a1c4 <TIM_OC5_SetConfig+0xa8>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d003      	beq.n	800a186 <TIM_OC5_SetConfig+0x6a>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a11      	ldr	r2, [pc, #68]	; (800a1c8 <TIM_OC5_SetConfig+0xac>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d109      	bne.n	800a19a <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a18c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	695b      	ldr	r3, [r3, #20]
 800a192:	021b      	lsls	r3, r3, #8
 800a194:	697a      	ldr	r2, [r7, #20]
 800a196:	4313      	orrs	r3, r2
 800a198:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	697a      	ldr	r2, [r7, #20]
 800a19e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	693a      	ldr	r2, [r7, #16]
 800a1a4:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	685a      	ldr	r2, [r3, #4]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	68fa      	ldr	r2, [r7, #12]
 800a1b2:	621a      	str	r2, [r3, #32]
}
 800a1b4:	bf00      	nop
 800a1b6:	371c      	adds	r7, #28
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr
 800a1c0:	fffeff8f 	.word	0xfffeff8f
 800a1c4:	40010000 	.word	0x40010000
 800a1c8:	40010400 	.word	0x40010400

0800a1cc <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b087      	sub	sp, #28
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 800a1da:	2300      	movs	r3, #0
 800a1dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 800a1de:	2300      	movs	r3, #0
 800a1e0:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a1b      	ldr	r3, [r3, #32]
 800a1e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a1b      	ldr	r3, [r3, #32]
 800a1f2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1fe:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	4b1c      	ldr	r3, [pc, #112]	; (800a274 <TIM_OC6_SetConfig+0xa8>)
 800a204:	4013      	ands	r3, r2
 800a206:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	021b      	lsls	r3, r3, #8
 800a20e:	693a      	ldr	r2, [r7, #16]
 800a210:	4313      	orrs	r3, r2
 800a212:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a21a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	051b      	lsls	r3, r3, #20
 800a222:	68fa      	ldr	r2, [r7, #12]
 800a224:	4313      	orrs	r3, r2
 800a226:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	4a13      	ldr	r2, [pc, #76]	; (800a278 <TIM_OC6_SetConfig+0xac>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d003      	beq.n	800a238 <TIM_OC6_SetConfig+0x6c>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4a12      	ldr	r2, [pc, #72]	; (800a27c <TIM_OC6_SetConfig+0xb0>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d109      	bne.n	800a24c <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a23e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	695b      	ldr	r3, [r3, #20]
 800a244:	029b      	lsls	r3, r3, #10
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	4313      	orrs	r3, r2
 800a24a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	697a      	ldr	r2, [r7, #20]
 800a250:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	693a      	ldr	r2, [r7, #16]
 800a256:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	685a      	ldr	r2, [r3, #4]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	621a      	str	r2, [r3, #32]
}
 800a266:	bf00      	nop
 800a268:	371c      	adds	r7, #28
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	feff8fff 	.word	0xfeff8fff
 800a278:	40010000 	.word	0x40010000
 800a27c:	40010400 	.word	0x40010400

0800a280 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a28e:	2301      	movs	r3, #1
 800a290:	e043      	b.n	800a31a <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d106      	bne.n	800a2ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f00f ffc4 	bl	801a234 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2224      	movs	r2, #36	; 0x24
 800a2b0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	6812      	ldr	r2, [r2, #0]
 800a2bc:	6812      	ldr	r2, [r2, #0]
 800a2be:	f022 0201 	bic.w	r2, r2, #1
 800a2c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 fce7 	bl	800ac98 <UART_SetConfig>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b01      	cmp	r3, #1
 800a2ce:	d101      	bne.n	800a2d4 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	e022      	b.n	800a31a <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d002      	beq.n	800a2e2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 ff49 	bl	800b174 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	6812      	ldr	r2, [r2, #0]
 800a2ea:	6852      	ldr	r2, [r2, #4]
 800a2ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a2f0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	6812      	ldr	r2, [r2, #0]
 800a2fa:	6892      	ldr	r2, [r2, #8]
 800a2fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a300:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	6812      	ldr	r2, [r2, #0]
 800a30a:	6812      	ldr	r2, [r2, #0]
 800a30c:	f042 0201 	orr.w	r2, r2, #1
 800a310:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f000 ffd0 	bl	800b2b8 <UART_CheckIdleState>
 800a318:	4603      	mov	r3, r0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3708      	adds	r7, #8
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b082      	sub	sp, #8
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d101      	bne.n	800a334 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800a330:	2301      	movs	r3, #1
 800a332:	e02a      	b.n	800a38a <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2224      	movs	r2, #36	; 0x24
 800a338:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	687a      	ldr	r2, [r7, #4]
 800a342:	6812      	ldr	r2, [r2, #0]
 800a344:	6812      	ldr	r2, [r2, #0]
 800a346:	f022 0201 	bic.w	r2, r2, #1
 800a34a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2200      	movs	r2, #0
 800a352:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2200      	movs	r2, #0
 800a35a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	2200      	movs	r2, #0
 800a362:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a364:	6878      	ldr	r0, [r7, #4]
 800a366:	f010 f8a7 	bl	801a4b8 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2200      	movs	r2, #0
 800a36e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2200      	movs	r2, #0
 800a374:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3708      	adds	r7, #8
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
	...

0800a394 <HAL_UART_Transmit_DMA>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b086      	sub	sp, #24
 800a398:	af00      	add	r7, sp, #0
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	4613      	mov	r3, r2
 800a3a0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a3a8:	b2db      	uxtb	r3, r3
 800a3aa:	2b20      	cmp	r3, #32
 800a3ac:	d154      	bne.n	800a458 <HAL_UART_Transmit_DMA+0xc4>
  {
    if((pData == NULL ) || (Size == 0U))
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d002      	beq.n	800a3ba <HAL_UART_Transmit_DMA+0x26>
 800a3b4:	88fb      	ldrh	r3, [r7, #6]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d101      	bne.n	800a3be <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e04d      	b.n	800a45a <HAL_UART_Transmit_DMA+0xc6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d101      	bne.n	800a3cc <HAL_UART_Transmit_DMA+0x38>
 800a3c8:	2302      	movs	r3, #2
 800a3ca:	e046      	b.n	800a45a <HAL_UART_Transmit_DMA+0xc6>
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2201      	movs	r2, #1
 800a3d0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 800a3d4:	68ba      	ldr	r2, [r7, #8]
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	88fa      	ldrh	r2, [r7, #6]
 800a3de:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	88fa      	ldrh	r2, [r7, #6]
 800a3e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2221      	movs	r2, #33	; 0x21
 800a3f4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a3fc:	4a19      	ldr	r2, [pc, #100]	; (800a464 <HAL_UART_Transmit_DMA+0xd0>)
 800a3fe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a404:	4a18      	ldr	r2, [pc, #96]	; (800a468 <HAL_UART_Transmit_DMA+0xd4>)
 800a406:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a40c:	4a17      	ldr	r2, [pc, #92]	; (800a46c <HAL_UART_Transmit_DMA+0xd8>)
 800a40e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a414:	2200      	movs	r2, #0
 800a416:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 800a418:	f107 0308 	add.w	r3, r7, #8
 800a41c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	6819      	ldr	r1, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	3328      	adds	r3, #40	; 0x28
 800a42c:	461a      	mov	r2, r3
 800a42e:	88fb      	ldrh	r3, [r7, #6]
 800a430:	f7f7 fd82 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	2240      	movs	r2, #64	; 0x40
 800a43a:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	6812      	ldr	r2, [r2, #0]
 800a44c:	6892      	ldr	r2, [r2, #8]
 800a44e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a452:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800a454:	2300      	movs	r3, #0
 800a456:	e000      	b.n	800a45a <HAL_UART_Transmit_DMA+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800a458:	2302      	movs	r3, #2
  }
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3718      	adds	r7, #24
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	0800a895 	.word	0x0800a895
 800a468:	0800a8e9 	.word	0x0800a8e9
 800a46c:	0800a98b 	.word	0x0800a98b

0800a470 <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b086      	sub	sp, #24
 800a474:	af00      	add	r7, sp, #0
 800a476:	60f8      	str	r0, [r7, #12]
 800a478:	60b9      	str	r1, [r7, #8]
 800a47a:	4613      	mov	r3, r2
 800a47c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a484:	b2db      	uxtb	r3, r3
 800a486:	2b20      	cmp	r3, #32
 800a488:	d15c      	bne.n	800a544 <HAL_UART_Receive_DMA+0xd4>
  {
    if((pData == NULL ) || (Size == 0U))
 800a48a:	68bb      	ldr	r3, [r7, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d002      	beq.n	800a496 <HAL_UART_Receive_DMA+0x26>
 800a490:	88fb      	ldrh	r3, [r7, #6]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d101      	bne.n	800a49a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e055      	b.n	800a546 <HAL_UART_Receive_DMA+0xd6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d101      	bne.n	800a4a8 <HAL_UART_Receive_DMA+0x38>
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	e04e      	b.n	800a546 <HAL_UART_Receive_DMA+0xd6>
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	2201      	movs	r2, #1
 800a4ac:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 800a4b0:	68ba      	ldr	r2, [r7, #8]
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	88fa      	ldrh	r2, [r7, #6]
 800a4ba:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2222      	movs	r2, #34	; 0x22
 800a4c8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4d0:	4a1f      	ldr	r2, [pc, #124]	; (800a550 <HAL_UART_Receive_DMA+0xe0>)
 800a4d2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4d8:	4a1e      	ldr	r2, [pc, #120]	; (800a554 <HAL_UART_Receive_DMA+0xe4>)
 800a4da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4e0:	4a1d      	ldr	r2, [pc, #116]	; (800a558 <HAL_UART_Receive_DMA+0xe8>)
 800a4e2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 800a4ec:	f107 0308 	add.w	r3, r7, #8
 800a4f0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	6e58      	ldr	r0, [r3, #100]	; 0x64
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	3324      	adds	r3, #36	; 0x24
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	88fb      	ldrh	r3, [r7, #6]
 800a504:	f7f7 fd18 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	68fa      	ldr	r2, [r7, #12]
 800a516:	6812      	ldr	r2, [r2, #0]
 800a518:	6812      	ldr	r2, [r2, #0]
 800a51a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a51e:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	68fa      	ldr	r2, [r7, #12]
 800a526:	6812      	ldr	r2, [r2, #0]
 800a528:	6892      	ldr	r2, [r2, #8]
 800a52a:	f042 0201 	orr.w	r2, r2, #1
 800a52e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	6812      	ldr	r2, [r2, #0]
 800a538:	6892      	ldr	r2, [r2, #8]
 800a53a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a53e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800a540:	2300      	movs	r3, #0
 800a542:	e000      	b.n	800a546 <HAL_UART_Receive_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 800a544:	2302      	movs	r3, #2
  }
}
 800a546:	4618      	mov	r0, r3
 800a548:	3718      	adds	r7, #24
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}
 800a54e:	bf00      	nop
 800a550:	0800a905 	.word	0x0800a905
 800a554:	0800a96f 	.word	0x0800a96f
 800a558:	0800a98b 	.word	0x0800a98b

0800a55c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  /* Stop UART DMA Tx request if ongoing */
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	2b21      	cmp	r3, #33	; 0x21
 800a56e:	d11a      	bne.n	800a5a6 <HAL_UART_DMAStop+0x4a>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d013      	beq.n	800a5a6 <HAL_UART_DMAStop+0x4a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	6812      	ldr	r2, [r2, #0]
 800a586:	6892      	ldr	r2, [r2, #8]
 800a588:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a58c:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a592:	2b00      	cmp	r3, #0
 800a594:	d004      	beq.n	800a5a0 <HAL_UART_DMAStop+0x44>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a59a:	4618      	mov	r0, r3
 800a59c:	f7f7 fd2c 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndTxTransfer(huart);
 800a5a0:	6878      	ldr	r0, [r7, #4]
 800a5a2:	f000 fb45 	bl	800ac30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	2b22      	cmp	r3, #34	; 0x22
 800a5b0:	d11a      	bne.n	800a5e8 <HAL_UART_DMAStop+0x8c>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	689b      	ldr	r3, [r3, #8]
 800a5b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d013      	beq.n	800a5e8 <HAL_UART_DMAStop+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	6812      	ldr	r2, [r2, #0]
 800a5c8:	6892      	ldr	r2, [r2, #8]
 800a5ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5ce:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d004      	beq.n	800a5e2 <HAL_UART_DMAStop+0x86>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7f7 fd0b 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndRxTransfer(huart);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fb3a 	bl	800ac5c <UART_EndRxTransfer>
  }

  return HAL_OK;
 800a5e8:	2300      	movs	r3, #0
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3708      	adds	r7, #8
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
	...

0800a5f4 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	69db      	ldr	r3, [r3, #28]
 800a602:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	f003 030f 	and.w	r3, r3, #15
 800a61a:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d10d      	bne.n	800a63e <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	f003 0320 	and.w	r3, r3, #32
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d008      	beq.n	800a63e <HAL_UART_IRQHandler+0x4a>
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	f003 0320 	and.w	r3, r3, #32
 800a632:	2b00      	cmp	r3, #0
 800a634:	d003      	beq.n	800a63e <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 fa8f 	bl	800ab5a <UART_Receive_IT>
      return;
 800a63c:	e0da      	b.n	800a7f4 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	2b00      	cmp	r3, #0
 800a642:	f000 80b9 	beq.w	800a7b8 <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f003 0301 	and.w	r3, r3, #1
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d105      	bne.n	800a65c <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a656:	2b00      	cmp	r3, #0
 800a658:	f000 80ae 	beq.w	800a7b8 <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a65c:	697b      	ldr	r3, [r7, #20]
 800a65e:	f003 0301 	and.w	r3, r3, #1
 800a662:	2b00      	cmp	r3, #0
 800a664:	d00e      	beq.n	800a684 <HAL_UART_IRQHandler+0x90>
 800a666:	693b      	ldr	r3, [r7, #16]
 800a668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d009      	beq.n	800a684 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	2201      	movs	r2, #1
 800a676:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a67c:	f043 0201 	orr.w	r2, r3, #1
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	f003 0302 	and.w	r3, r3, #2
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d00e      	beq.n	800a6ac <HAL_UART_IRQHandler+0xb8>
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f003 0301 	and.w	r3, r3, #1
 800a694:	2b00      	cmp	r3, #0
 800a696:	d009      	beq.n	800a6ac <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	2202      	movs	r2, #2
 800a69e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a6a4:	f043 0204 	orr.w	r2, r3, #4
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a6ac:	697b      	ldr	r3, [r7, #20]
 800a6ae:	f003 0304 	and.w	r3, r3, #4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00e      	beq.n	800a6d4 <HAL_UART_IRQHandler+0xe0>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	f003 0301 	and.w	r3, r3, #1
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d009      	beq.n	800a6d4 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	2204      	movs	r2, #4
 800a6c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a6cc:	f043 0202 	orr.w	r2, r3, #2
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	f003 0308 	and.w	r3, r3, #8
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d013      	beq.n	800a706 <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a6de:	693b      	ldr	r3, [r7, #16]
 800a6e0:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d104      	bne.n	800a6f2 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	f003 0301 	and.w	r3, r3, #1
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d009      	beq.n	800a706 <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2208      	movs	r2, #8
 800a6f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a6fe:	f043 0208 	orr.w	r2, r3, #8
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d071      	beq.n	800a7f2 <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	f003 0320 	and.w	r3, r3, #32
 800a714:	2b00      	cmp	r3, #0
 800a716:	d007      	beq.n	800a728 <HAL_UART_IRQHandler+0x134>
 800a718:	693b      	ldr	r3, [r7, #16]
 800a71a:	f003 0320 	and.w	r3, r3, #32
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d002      	beq.n	800a728 <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 fa19 	bl	800ab5a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a72c:	f003 0308 	and.w	r3, r3, #8
 800a730:	2b00      	cmp	r3, #0
 800a732:	d106      	bne.n	800a742 <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	689b      	ldr	r3, [r3, #8]
 800a73a:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d031      	beq.n	800a7a6 <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 fa8a 	bl	800ac5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	689b      	ldr	r3, [r3, #8]
 800a74e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a752:	2b00      	cmp	r3, #0
 800a754:	d023      	beq.n	800a79e <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	687a      	ldr	r2, [r7, #4]
 800a75c:	6812      	ldr	r2, [r2, #0]
 800a75e:	6892      	ldr	r2, [r2, #8]
 800a760:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a764:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d013      	beq.n	800a796 <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a772:	4a22      	ldr	r2, [pc, #136]	; (800a7fc <HAL_UART_IRQHandler+0x208>)
 800a774:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a77a:	4618      	mov	r0, r3
 800a77c:	f7f7 fcac 	bl	80020d8 <HAL_DMA_Abort_IT>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	d016      	beq.n	800a7b4 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a78a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a78c:	687a      	ldr	r2, [r7, #4]
 800a78e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800a790:	4610      	mov	r0, r2
 800a792:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a794:	e00e      	b.n	800a7b4 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 f967 	bl	800aa6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a79c:	e00a      	b.n	800a7b4 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 f963 	bl	800aa6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a4:	e006      	b.n	800a7b4 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f95f 	bl	800aa6a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 800a7b2:	e01e      	b.n	800a7f2 <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7b4:	bf00      	nop
    return;
 800a7b6:	e01c      	b.n	800a7f2 <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d008      	beq.n	800a7d4 <HAL_UART_IRQHandler+0x1e0>
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d003      	beq.n	800a7d4 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f956 	bl	800aa7e <UART_Transmit_IT>
    return;
 800a7d2:	e00f      	b.n	800a7f4 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <HAL_UART_IRQHandler+0x200>
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d005      	beq.n	800a7f4 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 f99e 	bl	800ab2a <UART_EndTransmit_IT>
    return;
 800a7ee:	bf00      	nop
 800a7f0:	e000      	b.n	800a7f4 <HAL_UART_IRQHandler+0x200>
    return;
 800a7f2:	bf00      	nop
  }

}
 800a7f4:	3718      	adds	r7, #24
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	0800aa03 	.word	0x0800aa03

0800a800 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	60f8      	str	r0, [r7, #12]
 800a808:	60b9      	str	r1, [r7, #8]
 800a80a:	603b      	str	r3, [r7, #0]
 800a80c:	4613      	mov	r3, r2
 800a80e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a810:	e02c      	b.n	800a86c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a818:	d028      	beq.n	800a86c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d007      	beq.n	800a830 <UART_WaitOnFlagUntilTimeout+0x30>
 800a820:	f7f6 fbd0 	bl	8000fc4 <HAL_GetTick>
 800a824:	4602      	mov	r2, r0
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	1ad2      	subs	r2, r2, r3
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d31d      	bcc.n	800a86c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68fa      	ldr	r2, [r7, #12]
 800a836:	6812      	ldr	r2, [r2, #0]
 800a838:	6812      	ldr	r2, [r2, #0]
 800a83a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a83e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	6812      	ldr	r2, [r2, #0]
 800a848:	6892      	ldr	r2, [r2, #8]
 800a84a:	f022 0201 	bic.w	r2, r2, #1
 800a84e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2220      	movs	r2, #32
 800a854:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2220      	movs	r2, #32
 800a85c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2200      	movs	r2, #0
 800a864:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800a868:	2303      	movs	r3, #3
 800a86a:	e00f      	b.n	800a88c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	69da      	ldr	r2, [r3, #28]
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	401a      	ands	r2, r3
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	429a      	cmp	r2, r3
 800a87a:	bf0c      	ite	eq
 800a87c:	2301      	moveq	r3, #1
 800a87e:	2300      	movne	r3, #0
 800a880:	b2db      	uxtb	r3, r3
 800a882:	461a      	mov	r2, r3
 800a884:	79fb      	ldrb	r3, [r7, #7]
 800a886:	429a      	cmp	r2, r3
 800a888:	d0c3      	beq.n	800a812 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3710      	adds	r7, #16
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}

0800a894 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d114      	bne.n	800a8da <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68fa      	ldr	r2, [r7, #12]
 800a8be:	6812      	ldr	r2, [r2, #0]
 800a8c0:	6892      	ldr	r2, [r2, #8]
 800a8c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8c6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	6812      	ldr	r2, [r2, #0]
 800a8d0:	6812      	ldr	r2, [r2, #0]
 800a8d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8d6:	601a      	str	r2, [r3, #0]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 800a8d8:	e002      	b.n	800a8e0 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f000 f8a7 	bl	800aa2e <HAL_UART_TxCpltCallback>
}
 800a8e0:	bf00      	nop
 800a8e2:	3710      	adds	r7, #16
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b084      	sub	sp, #16
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8f4:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 800a8f6:	68f8      	ldr	r0, [r7, #12]
 800a8f8:	f000 f8a3 	bl	800aa42 <HAL_UART_TxHalfCpltCallback>
}
 800a8fc:	bf00      	nop
 800a8fe:	3710      	adds	r7, #16
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a910:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d11f      	bne.n	800a960 <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2200      	movs	r2, #0
 800a924:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	6812      	ldr	r2, [r2, #0]
 800a930:	6812      	ldr	r2, [r2, #0]
 800a932:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a936:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	6812      	ldr	r2, [r2, #0]
 800a940:	6892      	ldr	r2, [r2, #8]
 800a942:	f022 0201 	bic.w	r2, r2, #1
 800a946:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	6812      	ldr	r2, [r2, #0]
 800a950:	6892      	ldr	r2, [r2, #8]
 800a952:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a956:	609a      	str	r2, [r3, #8]

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2220      	movs	r2, #32
 800a95c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f012 fa9f 	bl	801cea4 <HAL_UART_RxCpltCallback>
}
 800a966:	bf00      	nop
 800a968:	3710      	adds	r7, #16
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}

0800a96e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a96e:	b580      	push	{r7, lr}
 800a970:	b084      	sub	sp, #16
 800a972:	af00      	add	r7, sp, #0
 800a974:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a97a:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 800a97c:	68f8      	ldr	r0, [r7, #12]
 800a97e:	f000 f86a 	bl	800aa56 <HAL_UART_RxHalfCpltCallback>
}
 800a982:	bf00      	nop
 800a984:	3710      	adds	r7, #16
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b084      	sub	sp, #16
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a996:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	2b21      	cmp	r3, #33	; 0x21
 800a9b2:	d109      	bne.n	800a9c8 <UART_DMAError+0x3e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	689b      	ldr	r3, [r3, #8]
 800a9ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d002      	beq.n	800a9c8 <UART_DMAError+0x3e>
  {
    UART_EndTxTransfer(huart);
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f000 f934 	bl	800ac30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a9ce:	b2db      	uxtb	r3, r3
 800a9d0:	2b22      	cmp	r3, #34	; 0x22
 800a9d2:	d109      	bne.n	800a9e8 <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	689b      	ldr	r3, [r3, #8]
 800a9da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d002      	beq.n	800a9e8 <UART_DMAError+0x5e>
  {
    UART_EndRxTransfer(huart);
 800a9e2:	68f8      	ldr	r0, [r7, #12]
 800a9e4:	f000 f93a 	bl	800ac5c <UART_EndRxTransfer>
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9ec:	f043 0210 	orr.w	r2, r3, #16
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	f000 f838 	bl	800aa6a <HAL_UART_ErrorCallback>
}
 800a9fa:	bf00      	nop
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}

0800aa02 <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa02:	b580      	push	{r7, lr}
 800aa04:	b084      	sub	sp, #16
 800aa06:	af00      	add	r7, sp, #0
 800aa08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2200      	movs	r2, #0
 800aa14:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f000 f822 	bl	800aa6a <HAL_UART_ErrorCallback>
}
 800aa26:	bf00      	nop
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aa2e:	b480      	push	{r7}
 800aa30:	b083      	sub	sp, #12
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 800aa36:	bf00      	nop
 800aa38:	370c      	adds	r7, #12
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr

0800aa42 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa42:	b480      	push	{r7}
 800aa44:	b083      	sub	sp, #12
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file
   */
}
 800aa4a:	bf00      	nop
 800aa4c:	370c      	adds	r7, #12
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa54:	4770      	bx	lr

0800aa56 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa56:	b480      	push	{r7}
 800aa58:	b083      	sub	sp, #12
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file
   */
}
 800aa5e:	bf00      	nop
 800aa60:	370c      	adds	r7, #12
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr

0800aa6a <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aa6a:	b480      	push	{r7}
 800aa6c:	b083      	sub	sp, #12
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 800aa72:	bf00      	nop
 800aa74:	370c      	adds	r7, #12
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr

0800aa7e <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aa7e:	b480      	push	{r7}
 800aa80:	b085      	sub	sp, #20
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800aa8c:	b2db      	uxtb	r3, r3
 800aa8e:	2b21      	cmp	r3, #33	; 0x21
 800aa90:	d144      	bne.n	800ab1c <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800aa98:	b29b      	uxth	r3, r3
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d111      	bne.n	800aac2 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	687a      	ldr	r2, [r7, #4]
 800aaa4:	6812      	ldr	r2, [r2, #0]
 800aaa6:	6812      	ldr	r2, [r2, #0]
 800aaa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aaac:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	6812      	ldr	r2, [r2, #0]
 800aab6:	6812      	ldr	r2, [r2, #0]
 800aab8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aabc:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800aabe:	2300      	movs	r3, #0
 800aac0:	e02d      	b.n	800ab1e <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aaca:	d113      	bne.n	800aaf4 <UART_Transmit_IT+0x76>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d10f      	bne.n	800aaf4 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aad8:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	8812      	ldrh	r2, [r2, #0]
 800aae2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aae6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aaec:	1c9a      	adds	r2, r3, #2
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	64da      	str	r2, [r3, #76]	; 0x4c
 800aaf2:	e008      	b.n	800ab06 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800aafc:	1c58      	adds	r0, r3, #1
 800aafe:	6879      	ldr	r1, [r7, #4]
 800ab00:	64c8      	str	r0, [r1, #76]	; 0x4c
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	3b01      	subs	r3, #1
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 800ab18:	2300      	movs	r3, #0
 800ab1a:	e000      	b.n	800ab1e <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 800ab1c:	2302      	movs	r3, #2
  }
}
 800ab1e:	4618      	mov	r0, r3
 800ab20:	3714      	adds	r7, #20
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr

0800ab2a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab2a:	b580      	push	{r7, lr}
 800ab2c:	b082      	sub	sp, #8
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	6812      	ldr	r2, [r2, #0]
 800ab3a:	6812      	ldr	r2, [r2, #0]
 800ab3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab40:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2220      	movs	r2, #32
 800ab46:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f7ff ff6f 	bl	800aa2e <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3708      	adds	r7, #8
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}

0800ab5a <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ab5a:	b580      	push	{r7, lr}
 800ab5c:	b084      	sub	sp, #16
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ab68:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	2b22      	cmp	r3, #34	; 0x22
 800ab74:	d14f      	bne.n	800ac16 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab7e:	d115      	bne.n	800abac <UART_Receive_IT+0x52>
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	691b      	ldr	r3, [r3, #16]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d111      	bne.n	800abac <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab8c:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab94:	b29a      	uxth	r2, r3
 800ab96:	89fb      	ldrh	r3, [r7, #14]
 800ab98:	4013      	ands	r3, r2
 800ab9a:	b29a      	uxth	r2, r3
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aba4:	1c9a      	adds	r2, r3, #2
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	655a      	str	r2, [r3, #84]	; 0x54
 800abaa:	e00d      	b.n	800abc8 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800abb0:	1c59      	adds	r1, r3, #1
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	6551      	str	r1, [r2, #84]	; 0x54
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	6812      	ldr	r2, [r2, #0]
 800abba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800abbc:	b2d1      	uxtb	r1, r2
 800abbe:	89fa      	ldrh	r2, [r7, #14]
 800abc0:	b2d2      	uxtb	r2, r2
 800abc2:	400a      	ands	r2, r1
 800abc4:	b2d2      	uxtb	r2, r2
 800abc6:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800abce:	b29b      	uxth	r3, r3
 800abd0:	3b01      	subs	r3, #1
 800abd2:	b29b      	uxth	r3, r3
 800abd4:	687a      	ldr	r2, [r7, #4]
 800abd6:	4619      	mov	r1, r3
 800abd8:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d118      	bne.n	800ac12 <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	6812      	ldr	r2, [r2, #0]
 800abe8:	6812      	ldr	r2, [r2, #0]
 800abea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800abee:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	6812      	ldr	r2, [r2, #0]
 800abf8:	6892      	ldr	r2, [r2, #8]
 800abfa:	f022 0201 	bic.w	r2, r2, #1
 800abfe:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2220      	movs	r2, #32
 800ac04:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f012 f94b 	bl	801cea4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	e00a      	b.n	800ac28 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 800ac12:	2300      	movs	r3, #0
 800ac14:	e008      	b.n	800ac28 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	687a      	ldr	r2, [r7, #4]
 800ac1c:	6812      	ldr	r2, [r2, #0]
 800ac1e:	6992      	ldr	r2, [r2, #24]
 800ac20:	f042 0208 	orr.w	r2, r2, #8
 800ac24:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 800ac26:	2302      	movs	r3, #2
  }
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3710      	adds	r7, #16
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}

0800ac30 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	6812      	ldr	r2, [r2, #0]
 800ac40:	6812      	ldr	r2, [r2, #0]
 800ac42:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800ac46:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2220      	movs	r2, #32
 800ac4c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
}
 800ac50:	bf00      	nop
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	6812      	ldr	r2, [r2, #0]
 800ac6c:	6812      	ldr	r2, [r2, #0]
 800ac6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ac72:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	687a      	ldr	r2, [r7, #4]
 800ac7a:	6812      	ldr	r2, [r2, #0]
 800ac7c:	6892      	ldr	r2, [r2, #8]
 800ac7e:	f022 0201 	bic.w	r2, r2, #1
 800ac82:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2220      	movs	r2, #32
 800ac88:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800ac8c:	bf00      	nop
 800ac8e:	370c      	adds	r7, #12
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac98:	b590      	push	{r4, r7, lr}
 800ac9a:	b087      	sub	sp, #28
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800aca0:	2300      	movs	r3, #0
 800aca2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800aca4:	2310      	movs	r3, #16
 800aca6:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 800aca8:	2300      	movs	r3, #0
 800acaa:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800acac:	2300      	movs	r3, #0
 800acae:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800acb0:	2300      	movs	r3, #0
 800acb2:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	689a      	ldr	r2, [r3, #8]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	431a      	orrs	r2, r3
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	695b      	ldr	r3, [r3, #20]
 800acc2:	431a      	orrs	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	69db      	ldr	r3, [r3, #28]
 800acc8:	4313      	orrs	r3, r2
 800acca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681a      	ldr	r2, [r3, #0]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	6819      	ldr	r1, [r3, #0]
 800acd6:	4baa      	ldr	r3, [pc, #680]	; (800af80 <UART_SetConfig+0x2e8>)
 800acd8:	400b      	ands	r3, r1
 800acda:	68f9      	ldr	r1, [r7, #12]
 800acdc:	430b      	orrs	r3, r1
 800acde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	687a      	ldr	r2, [r7, #4]
 800ace6:	6812      	ldr	r2, [r2, #0]
 800ace8:	6852      	ldr	r2, [r2, #4]
 800acea:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	68d2      	ldr	r2, [r2, #12]
 800acf2:	430a      	orrs	r2, r1
 800acf4:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	699a      	ldr	r2, [r3, #24]
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6a1b      	ldr	r3, [r3, #32]
 800acfe:	4313      	orrs	r3, r2
 800ad00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	6812      	ldr	r2, [r2, #0]
 800ad0a:	6892      	ldr	r2, [r2, #8]
 800ad0c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800ad10:	68fa      	ldr	r2, [r7, #12]
 800ad12:	430a      	orrs	r2, r1
 800ad14:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a9a      	ldr	r2, [pc, #616]	; (800af84 <UART_SetConfig+0x2ec>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d11f      	bne.n	800ad60 <UART_SetConfig+0xc8>
 800ad20:	4b99      	ldr	r3, [pc, #612]	; (800af88 <UART_SetConfig+0x2f0>)
 800ad22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad26:	f003 0303 	and.w	r3, r3, #3
 800ad2a:	2b03      	cmp	r3, #3
 800ad2c:	f200 813e 	bhi.w	800afac <UART_SetConfig+0x314>
 800ad30:	a201      	add	r2, pc, #4	; (adr r2, 800ad38 <UART_SetConfig+0xa0>)
 800ad32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad36:	bf00      	nop
 800ad38:	0800ad49 	.word	0x0800ad49
 800ad3c:	0800ad55 	.word	0x0800ad55
 800ad40:	0800ad4f 	.word	0x0800ad4f
 800ad44:	0800ad5b 	.word	0x0800ad5b
 800ad48:	2301      	movs	r3, #1
 800ad4a:	75fb      	strb	r3, [r7, #23]
 800ad4c:	e12e      	b.n	800afac <UART_SetConfig+0x314>
 800ad4e:	2302      	movs	r3, #2
 800ad50:	75fb      	strb	r3, [r7, #23]
 800ad52:	e12b      	b.n	800afac <UART_SetConfig+0x314>
 800ad54:	2304      	movs	r3, #4
 800ad56:	75fb      	strb	r3, [r7, #23]
 800ad58:	e128      	b.n	800afac <UART_SetConfig+0x314>
 800ad5a:	2308      	movs	r3, #8
 800ad5c:	75fb      	strb	r3, [r7, #23]
 800ad5e:	e125      	b.n	800afac <UART_SetConfig+0x314>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a89      	ldr	r2, [pc, #548]	; (800af8c <UART_SetConfig+0x2f4>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d130      	bne.n	800adcc <UART_SetConfig+0x134>
 800ad6a:	4b87      	ldr	r3, [pc, #540]	; (800af88 <UART_SetConfig+0x2f0>)
 800ad6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad70:	f003 030c 	and.w	r3, r3, #12
 800ad74:	2b0c      	cmp	r3, #12
 800ad76:	f200 8119 	bhi.w	800afac <UART_SetConfig+0x314>
 800ad7a:	a201      	add	r2, pc, #4	; (adr r2, 800ad80 <UART_SetConfig+0xe8>)
 800ad7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad80:	0800adb5 	.word	0x0800adb5
 800ad84:	0800afad 	.word	0x0800afad
 800ad88:	0800afad 	.word	0x0800afad
 800ad8c:	0800afad 	.word	0x0800afad
 800ad90:	0800adc1 	.word	0x0800adc1
 800ad94:	0800afad 	.word	0x0800afad
 800ad98:	0800afad 	.word	0x0800afad
 800ad9c:	0800afad 	.word	0x0800afad
 800ada0:	0800adbb 	.word	0x0800adbb
 800ada4:	0800afad 	.word	0x0800afad
 800ada8:	0800afad 	.word	0x0800afad
 800adac:	0800afad 	.word	0x0800afad
 800adb0:	0800adc7 	.word	0x0800adc7
 800adb4:	2300      	movs	r3, #0
 800adb6:	75fb      	strb	r3, [r7, #23]
 800adb8:	e0f8      	b.n	800afac <UART_SetConfig+0x314>
 800adba:	2302      	movs	r3, #2
 800adbc:	75fb      	strb	r3, [r7, #23]
 800adbe:	e0f5      	b.n	800afac <UART_SetConfig+0x314>
 800adc0:	2304      	movs	r3, #4
 800adc2:	75fb      	strb	r3, [r7, #23]
 800adc4:	e0f2      	b.n	800afac <UART_SetConfig+0x314>
 800adc6:	2308      	movs	r3, #8
 800adc8:	75fb      	strb	r3, [r7, #23]
 800adca:	e0ef      	b.n	800afac <UART_SetConfig+0x314>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a6f      	ldr	r2, [pc, #444]	; (800af90 <UART_SetConfig+0x2f8>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d11c      	bne.n	800ae10 <UART_SetConfig+0x178>
 800add6:	4b6c      	ldr	r3, [pc, #432]	; (800af88 <UART_SetConfig+0x2f0>)
 800add8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800addc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ade0:	2b10      	cmp	r3, #16
 800ade2:	d00f      	beq.n	800ae04 <UART_SetConfig+0x16c>
 800ade4:	2b10      	cmp	r3, #16
 800ade6:	d802      	bhi.n	800adee <UART_SetConfig+0x156>
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d005      	beq.n	800adf8 <UART_SetConfig+0x160>
 800adec:	e0de      	b.n	800afac <UART_SetConfig+0x314>
 800adee:	2b20      	cmp	r3, #32
 800adf0:	d005      	beq.n	800adfe <UART_SetConfig+0x166>
 800adf2:	2b30      	cmp	r3, #48	; 0x30
 800adf4:	d009      	beq.n	800ae0a <UART_SetConfig+0x172>
 800adf6:	e0d9      	b.n	800afac <UART_SetConfig+0x314>
 800adf8:	2300      	movs	r3, #0
 800adfa:	75fb      	strb	r3, [r7, #23]
 800adfc:	e0d6      	b.n	800afac <UART_SetConfig+0x314>
 800adfe:	2302      	movs	r3, #2
 800ae00:	75fb      	strb	r3, [r7, #23]
 800ae02:	e0d3      	b.n	800afac <UART_SetConfig+0x314>
 800ae04:	2304      	movs	r3, #4
 800ae06:	75fb      	strb	r3, [r7, #23]
 800ae08:	e0d0      	b.n	800afac <UART_SetConfig+0x314>
 800ae0a:	2308      	movs	r3, #8
 800ae0c:	75fb      	strb	r3, [r7, #23]
 800ae0e:	e0cd      	b.n	800afac <UART_SetConfig+0x314>
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a5f      	ldr	r2, [pc, #380]	; (800af94 <UART_SetConfig+0x2fc>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d11c      	bne.n	800ae54 <UART_SetConfig+0x1bc>
 800ae1a:	4b5b      	ldr	r3, [pc, #364]	; (800af88 <UART_SetConfig+0x2f0>)
 800ae1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae20:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ae24:	2b40      	cmp	r3, #64	; 0x40
 800ae26:	d00f      	beq.n	800ae48 <UART_SetConfig+0x1b0>
 800ae28:	2b40      	cmp	r3, #64	; 0x40
 800ae2a:	d802      	bhi.n	800ae32 <UART_SetConfig+0x19a>
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d005      	beq.n	800ae3c <UART_SetConfig+0x1a4>
 800ae30:	e0bc      	b.n	800afac <UART_SetConfig+0x314>
 800ae32:	2b80      	cmp	r3, #128	; 0x80
 800ae34:	d005      	beq.n	800ae42 <UART_SetConfig+0x1aa>
 800ae36:	2bc0      	cmp	r3, #192	; 0xc0
 800ae38:	d009      	beq.n	800ae4e <UART_SetConfig+0x1b6>
 800ae3a:	e0b7      	b.n	800afac <UART_SetConfig+0x314>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	75fb      	strb	r3, [r7, #23]
 800ae40:	e0b4      	b.n	800afac <UART_SetConfig+0x314>
 800ae42:	2302      	movs	r3, #2
 800ae44:	75fb      	strb	r3, [r7, #23]
 800ae46:	e0b1      	b.n	800afac <UART_SetConfig+0x314>
 800ae48:	2304      	movs	r3, #4
 800ae4a:	75fb      	strb	r3, [r7, #23]
 800ae4c:	e0ae      	b.n	800afac <UART_SetConfig+0x314>
 800ae4e:	2308      	movs	r3, #8
 800ae50:	75fb      	strb	r3, [r7, #23]
 800ae52:	e0ab      	b.n	800afac <UART_SetConfig+0x314>
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a4f      	ldr	r2, [pc, #316]	; (800af98 <UART_SetConfig+0x300>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d120      	bne.n	800aea0 <UART_SetConfig+0x208>
 800ae5e:	4b4a      	ldr	r3, [pc, #296]	; (800af88 <UART_SetConfig+0x2f0>)
 800ae60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae6c:	d012      	beq.n	800ae94 <UART_SetConfig+0x1fc>
 800ae6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae72:	d802      	bhi.n	800ae7a <UART_SetConfig+0x1e2>
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d007      	beq.n	800ae88 <UART_SetConfig+0x1f0>
 800ae78:	e098      	b.n	800afac <UART_SetConfig+0x314>
 800ae7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae7e:	d006      	beq.n	800ae8e <UART_SetConfig+0x1f6>
 800ae80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ae84:	d009      	beq.n	800ae9a <UART_SetConfig+0x202>
 800ae86:	e091      	b.n	800afac <UART_SetConfig+0x314>
 800ae88:	2300      	movs	r3, #0
 800ae8a:	75fb      	strb	r3, [r7, #23]
 800ae8c:	e08e      	b.n	800afac <UART_SetConfig+0x314>
 800ae8e:	2302      	movs	r3, #2
 800ae90:	75fb      	strb	r3, [r7, #23]
 800ae92:	e08b      	b.n	800afac <UART_SetConfig+0x314>
 800ae94:	2304      	movs	r3, #4
 800ae96:	75fb      	strb	r3, [r7, #23]
 800ae98:	e088      	b.n	800afac <UART_SetConfig+0x314>
 800ae9a:	2308      	movs	r3, #8
 800ae9c:	75fb      	strb	r3, [r7, #23]
 800ae9e:	e085      	b.n	800afac <UART_SetConfig+0x314>
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a3d      	ldr	r2, [pc, #244]	; (800af9c <UART_SetConfig+0x304>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d120      	bne.n	800aeec <UART_SetConfig+0x254>
 800aeaa:	4b37      	ldr	r3, [pc, #220]	; (800af88 <UART_SetConfig+0x2f0>)
 800aeac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aeb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800aeb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aeb8:	d012      	beq.n	800aee0 <UART_SetConfig+0x248>
 800aeba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aebe:	d802      	bhi.n	800aec6 <UART_SetConfig+0x22e>
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d007      	beq.n	800aed4 <UART_SetConfig+0x23c>
 800aec4:	e072      	b.n	800afac <UART_SetConfig+0x314>
 800aec6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aeca:	d006      	beq.n	800aeda <UART_SetConfig+0x242>
 800aecc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800aed0:	d009      	beq.n	800aee6 <UART_SetConfig+0x24e>
 800aed2:	e06b      	b.n	800afac <UART_SetConfig+0x314>
 800aed4:	2301      	movs	r3, #1
 800aed6:	75fb      	strb	r3, [r7, #23]
 800aed8:	e068      	b.n	800afac <UART_SetConfig+0x314>
 800aeda:	2302      	movs	r3, #2
 800aedc:	75fb      	strb	r3, [r7, #23]
 800aede:	e065      	b.n	800afac <UART_SetConfig+0x314>
 800aee0:	2304      	movs	r3, #4
 800aee2:	75fb      	strb	r3, [r7, #23]
 800aee4:	e062      	b.n	800afac <UART_SetConfig+0x314>
 800aee6:	2308      	movs	r3, #8
 800aee8:	75fb      	strb	r3, [r7, #23]
 800aeea:	e05f      	b.n	800afac <UART_SetConfig+0x314>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a2b      	ldr	r2, [pc, #172]	; (800afa0 <UART_SetConfig+0x308>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d120      	bne.n	800af38 <UART_SetConfig+0x2a0>
 800aef6:	4b24      	ldr	r3, [pc, #144]	; (800af88 <UART_SetConfig+0x2f0>)
 800aef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aefc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800af00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af04:	d012      	beq.n	800af2c <UART_SetConfig+0x294>
 800af06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af0a:	d802      	bhi.n	800af12 <UART_SetConfig+0x27a>
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d007      	beq.n	800af20 <UART_SetConfig+0x288>
 800af10:	e04c      	b.n	800afac <UART_SetConfig+0x314>
 800af12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af16:	d006      	beq.n	800af26 <UART_SetConfig+0x28e>
 800af18:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800af1c:	d009      	beq.n	800af32 <UART_SetConfig+0x29a>
 800af1e:	e045      	b.n	800afac <UART_SetConfig+0x314>
 800af20:	2300      	movs	r3, #0
 800af22:	75fb      	strb	r3, [r7, #23]
 800af24:	e042      	b.n	800afac <UART_SetConfig+0x314>
 800af26:	2302      	movs	r3, #2
 800af28:	75fb      	strb	r3, [r7, #23]
 800af2a:	e03f      	b.n	800afac <UART_SetConfig+0x314>
 800af2c:	2304      	movs	r3, #4
 800af2e:	75fb      	strb	r3, [r7, #23]
 800af30:	e03c      	b.n	800afac <UART_SetConfig+0x314>
 800af32:	2308      	movs	r3, #8
 800af34:	75fb      	strb	r3, [r7, #23]
 800af36:	e039      	b.n	800afac <UART_SetConfig+0x314>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a19      	ldr	r2, [pc, #100]	; (800afa4 <UART_SetConfig+0x30c>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d135      	bne.n	800afae <UART_SetConfig+0x316>
 800af42:	4b11      	ldr	r3, [pc, #68]	; (800af88 <UART_SetConfig+0x2f0>)
 800af44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800af48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800af4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af50:	d012      	beq.n	800af78 <UART_SetConfig+0x2e0>
 800af52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800af56:	d802      	bhi.n	800af5e <UART_SetConfig+0x2c6>
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d007      	beq.n	800af6c <UART_SetConfig+0x2d4>
 800af5c:	e026      	b.n	800afac <UART_SetConfig+0x314>
 800af5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af62:	d006      	beq.n	800af72 <UART_SetConfig+0x2da>
 800af64:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800af68:	d01e      	beq.n	800afa8 <UART_SetConfig+0x310>
 800af6a:	e01f      	b.n	800afac <UART_SetConfig+0x314>
 800af6c:	2300      	movs	r3, #0
 800af6e:	75fb      	strb	r3, [r7, #23]
 800af70:	e01c      	b.n	800afac <UART_SetConfig+0x314>
 800af72:	2302      	movs	r3, #2
 800af74:	75fb      	strb	r3, [r7, #23]
 800af76:	e019      	b.n	800afac <UART_SetConfig+0x314>
 800af78:	2304      	movs	r3, #4
 800af7a:	75fb      	strb	r3, [r7, #23]
 800af7c:	e016      	b.n	800afac <UART_SetConfig+0x314>
 800af7e:	bf00      	nop
 800af80:	efff69f3 	.word	0xefff69f3
 800af84:	40011000 	.word	0x40011000
 800af88:	40023800 	.word	0x40023800
 800af8c:	40004400 	.word	0x40004400
 800af90:	40004800 	.word	0x40004800
 800af94:	40004c00 	.word	0x40004c00
 800af98:	40005000 	.word	0x40005000
 800af9c:	40011400 	.word	0x40011400
 800afa0:	40007800 	.word	0x40007800
 800afa4:	40007c00 	.word	0x40007c00
 800afa8:	2308      	movs	r3, #8
 800afaa:	75fb      	strb	r3, [r7, #23]
 800afac:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	69db      	ldr	r3, [r3, #28]
 800afb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800afb6:	d16c      	bne.n	800b092 <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 800afb8:	7dfb      	ldrb	r3, [r7, #23]
 800afba:	2b08      	cmp	r3, #8
 800afbc:	d854      	bhi.n	800b068 <UART_SetConfig+0x3d0>
 800afbe:	a201      	add	r2, pc, #4	; (adr r2, 800afc4 <UART_SetConfig+0x32c>)
 800afc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afc4:	0800afe9 	.word	0x0800afe9
 800afc8:	0800b005 	.word	0x0800b005
 800afcc:	0800b021 	.word	0x0800b021
 800afd0:	0800b069 	.word	0x0800b069
 800afd4:	0800b037 	.word	0x0800b037
 800afd8:	0800b069 	.word	0x0800b069
 800afdc:	0800b069 	.word	0x0800b069
 800afe0:	0800b069 	.word	0x0800b069
 800afe4:	0800b053 	.word	0x0800b053
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800afe8:	f7fc fe02 	bl	8007bf0 <HAL_RCC_GetPCLK1Freq>
 800afec:	4603      	mov	r3, r0
 800afee:	005a      	lsls	r2, r3, #1
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	085b      	lsrs	r3, r3, #1
 800aff6:	441a      	add	r2, r3
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b000:	82bb      	strh	r3, [r7, #20]
      break;
 800b002:	e034      	b.n	800b06e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800b004:	f7fc fe08 	bl	8007c18 <HAL_RCC_GetPCLK2Freq>
 800b008:	4603      	mov	r3, r0
 800b00a:	005a      	lsls	r2, r3, #1
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	685b      	ldr	r3, [r3, #4]
 800b010:	085b      	lsrs	r3, r3, #1
 800b012:	441a      	add	r2, r3
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	fbb2 f3f3 	udiv	r3, r2, r3
 800b01c:	82bb      	strh	r3, [r7, #20]
      break;
 800b01e:	e026      	b.n	800b06e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	085a      	lsrs	r2, r3, #1
 800b026:	4b51      	ldr	r3, [pc, #324]	; (800b16c <UART_SetConfig+0x4d4>)
 800b028:	4413      	add	r3, r2
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	6852      	ldr	r2, [r2, #4]
 800b02e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b032:	82bb      	strh	r3, [r7, #20]
      break;
 800b034:	e01b      	b.n	800b06e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800b036:	f7fc fd19 	bl	8007a6c <HAL_RCC_GetSysClockFreq>
 800b03a:	4603      	mov	r3, r0
 800b03c:	005a      	lsls	r2, r3, #1
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	085b      	lsrs	r3, r3, #1
 800b044:	441a      	add	r2, r3
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b04e:	82bb      	strh	r3, [r7, #20]
      break;
 800b050:	e00d      	b.n	800b06e <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	085b      	lsrs	r3, r3, #1
 800b058:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	fbb2 f3f3 	udiv	r3, r2, r3
 800b064:	82bb      	strh	r3, [r7, #20]
      break;
 800b066:	e002      	b.n	800b06e <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800b068:	2301      	movs	r3, #1
 800b06a:	74fb      	strb	r3, [r7, #19]
      break;
 800b06c:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800b06e:	8abb      	ldrh	r3, [r7, #20]
 800b070:	f023 030f 	bic.w	r3, r3, #15
 800b074:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b076:	8abb      	ldrh	r3, [r7, #20]
 800b078:	105b      	asrs	r3, r3, #1
 800b07a:	b29b      	uxth	r3, r3
 800b07c:	f003 0307 	and.w	r3, r3, #7
 800b080:	b29a      	uxth	r2, r3
 800b082:	897b      	ldrh	r3, [r7, #10]
 800b084:	4313      	orrs	r3, r2
 800b086:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	897a      	ldrh	r2, [r7, #10]
 800b08e:	60da      	str	r2, [r3, #12]
 800b090:	e067      	b.n	800b162 <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 800b092:	7dfb      	ldrb	r3, [r7, #23]
 800b094:	2b08      	cmp	r3, #8
 800b096:	d861      	bhi.n	800b15c <UART_SetConfig+0x4c4>
 800b098:	a201      	add	r2, pc, #4	; (adr r2, 800b0a0 <UART_SetConfig+0x408>)
 800b09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b09e:	bf00      	nop
 800b0a0:	0800b0c5 	.word	0x0800b0c5
 800b0a4:	0800b0e5 	.word	0x0800b0e5
 800b0a8:	0800b105 	.word	0x0800b105
 800b0ac:	0800b15d 	.word	0x0800b15d
 800b0b0:	0800b121 	.word	0x0800b121
 800b0b4:	0800b15d 	.word	0x0800b15d
 800b0b8:	0800b15d 	.word	0x0800b15d
 800b0bc:	0800b15d 	.word	0x0800b15d
 800b0c0:	0800b141 	.word	0x0800b141
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681c      	ldr	r4, [r3, #0]
 800b0c8:	f7fc fd92 	bl	8007bf0 <HAL_RCC_GetPCLK1Freq>
 800b0cc:	4602      	mov	r2, r0
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	685b      	ldr	r3, [r3, #4]
 800b0d2:	085b      	lsrs	r3, r3, #1
 800b0d4:	441a      	add	r2, r3
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	60e3      	str	r3, [r4, #12]
      break;
 800b0e2:	e03e      	b.n	800b162 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681c      	ldr	r4, [r3, #0]
 800b0e8:	f7fc fd96 	bl	8007c18 <HAL_RCC_GetPCLK2Freq>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	085b      	lsrs	r3, r3, #1
 800b0f4:	441a      	add	r2, r3
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	60e3      	str	r3, [r4, #12]
      break;
 800b102:	e02e      	b.n	800b162 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681a      	ldr	r2, [r3, #0]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	685b      	ldr	r3, [r3, #4]
 800b10c:	0859      	lsrs	r1, r3, #1
 800b10e:	4b18      	ldr	r3, [pc, #96]	; (800b170 <UART_SetConfig+0x4d8>)
 800b110:	440b      	add	r3, r1
 800b112:	6879      	ldr	r1, [r7, #4]
 800b114:	6849      	ldr	r1, [r1, #4]
 800b116:	fbb3 f3f1 	udiv	r3, r3, r1
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	60d3      	str	r3, [r2, #12]
      break;
 800b11e:	e020      	b.n	800b162 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681c      	ldr	r4, [r3, #0]
 800b124:	f7fc fca2 	bl	8007a6c <HAL_RCC_GetSysClockFreq>
 800b128:	4602      	mov	r2, r0
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	085b      	lsrs	r3, r3, #1
 800b130:	441a      	add	r2, r3
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	fbb2 f3f3 	udiv	r3, r2, r3
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	60e3      	str	r3, [r4, #12]
      break;
 800b13e:	e010      	b.n	800b162 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	6852      	ldr	r2, [r2, #4]
 800b148:	0852      	lsrs	r2, r2, #1
 800b14a:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	6852      	ldr	r2, [r2, #4]
 800b152:	fbb1 f2f2 	udiv	r2, r1, r2
 800b156:	b292      	uxth	r2, r2
 800b158:	60da      	str	r2, [r3, #12]
      break;
 800b15a:	e002      	b.n	800b162 <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	74fb      	strb	r3, [r7, #19]
      break;
 800b160:	bf00      	nop
    }
  }

  return ret;
 800b162:	7cfb      	ldrb	r3, [r7, #19]

}
 800b164:	4618      	mov	r0, r3
 800b166:	371c      	adds	r7, #28
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd90      	pop	{r4, r7, pc}
 800b16c:	01e84800 	.word	0x01e84800
 800b170:	00f42400 	.word	0x00f42400

0800b174 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b174:	b480      	push	{r7}
 800b176:	b083      	sub	sp, #12
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b180:	f003 0301 	and.w	r3, r3, #1
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00a      	beq.n	800b19e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	6812      	ldr	r2, [r2, #0]
 800b190:	6852      	ldr	r2, [r2, #4]
 800b192:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800b196:	687a      	ldr	r2, [r7, #4]
 800b198:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b19a:	430a      	orrs	r2, r1
 800b19c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1a2:	f003 0302 	and.w	r3, r3, #2
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d00a      	beq.n	800b1c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	6812      	ldr	r2, [r2, #0]
 800b1b2:	6852      	ldr	r2, [r2, #4]
 800b1b4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800b1b8:	687a      	ldr	r2, [r7, #4]
 800b1ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b1bc:	430a      	orrs	r2, r1
 800b1be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1c4:	f003 0304 	and.w	r3, r3, #4
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d00a      	beq.n	800b1e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	687a      	ldr	r2, [r7, #4]
 800b1d2:	6812      	ldr	r2, [r2, #0]
 800b1d4:	6852      	ldr	r2, [r2, #4]
 800b1d6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b1de:	430a      	orrs	r2, r1
 800b1e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1e6:	f003 0308 	and.w	r3, r3, #8
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d00a      	beq.n	800b204 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	6812      	ldr	r2, [r2, #0]
 800b1f6:	6852      	ldr	r2, [r2, #4]
 800b1f8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b200:	430a      	orrs	r2, r1
 800b202:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b208:	f003 0310 	and.w	r3, r3, #16
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00a      	beq.n	800b226 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	687a      	ldr	r2, [r7, #4]
 800b216:	6812      	ldr	r2, [r2, #0]
 800b218:	6892      	ldr	r2, [r2, #8]
 800b21a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b222:	430a      	orrs	r2, r1
 800b224:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b22a:	f003 0320 	and.w	r3, r3, #32
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d00a      	beq.n	800b248 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	687a      	ldr	r2, [r7, #4]
 800b238:	6812      	ldr	r2, [r2, #0]
 800b23a:	6892      	ldr	r2, [r2, #8]
 800b23c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b244:	430a      	orrs	r2, r1
 800b246:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b24c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b250:	2b00      	cmp	r3, #0
 800b252:	d01a      	beq.n	800b28a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	687a      	ldr	r2, [r7, #4]
 800b25a:	6812      	ldr	r2, [r2, #0]
 800b25c:	6852      	ldr	r2, [r2, #4]
 800b25e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800b262:	687a      	ldr	r2, [r7, #4]
 800b264:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b266:	430a      	orrs	r2, r1
 800b268:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b26e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b272:	d10a      	bne.n	800b28a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	6812      	ldr	r2, [r2, #0]
 800b27c:	6852      	ldr	r2, [r2, #4]
 800b27e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800b282:	687a      	ldr	r2, [r7, #4]
 800b284:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b286:	430a      	orrs	r2, r1
 800b288:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b28e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b292:	2b00      	cmp	r3, #0
 800b294:	d00a      	beq.n	800b2ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	6812      	ldr	r2, [r2, #0]
 800b29e:	6852      	ldr	r2, [r2, #4]
 800b2a0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b2a8:	430a      	orrs	r2, r1
 800b2aa:	605a      	str	r2, [r3, #4]
  }
}
 800b2ac:	bf00      	nop
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr

0800b2b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b086      	sub	sp, #24
 800b2bc:	af02      	add	r7, sp, #8
 800b2be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b2ca:	f7f5 fe7b 	bl	8000fc4 <HAL_GetTick>
 800b2ce:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f003 0308 	and.w	r3, r3, #8
 800b2da:	2b08      	cmp	r3, #8
 800b2dc:	d10e      	bne.n	800b2fc <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b2ec:	6878      	ldr	r0, [r7, #4]
 800b2ee:	f7ff fa87 	bl	800a800 <UART_WaitOnFlagUntilTimeout>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d001      	beq.n	800b2fc <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e00c      	b.n	800b316 <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2220      	movs	r2, #32
 800b300:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2220      	movs	r2, #32
 800b308:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800b314:	2300      	movs	r3, #0
}
 800b316:	4618      	mov	r0, r3
 800b318:	3710      	adds	r7, #16
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
	...

0800b320 <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 800b320:	b480      	push	{r7}
 800b322:	b085      	sub	sp, #20
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 800b32a:	2300      	movs	r3, #0
 800b32c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b338:	60fb      	str	r3, [r7, #12]
  
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800b33a:	68fa      	ldr	r2, [r7, #12]
 800b33c:	4b2f      	ldr	r3, [pc, #188]	; (800b3fc <FMC_NORSRAM_Init+0xdc>)
 800b33e:	4013      	ands	r3, r2
 800b340:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b34a:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 800b350:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 800b356:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 800b35c:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 800b362:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	69db      	ldr	r3, [r3, #28]
                    Init->WaitSignalActive     |\
 800b368:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	6a1b      	ldr	r3, [r3, #32]
                    Init->WriteOperation       |\
 800b36e:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WaitSignal           |\
 800b374:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->ExtendedMode         |\
 800b37a:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->AsynchronousWait     |\
 800b380:	431a      	orrs	r2, r3
                    Init->ContinuousClock      |\
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->WriteBurst           |\
 800b386:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 800b388:	683b      	ldr	r3, [r7, #0]
 800b38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                    Init->ContinuousClock      |\
 800b38c:	431a      	orrs	r2, r3
                    Init->WriteFifo);
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->PageSize             |\
 800b392:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b394:	68fa      	ldr	r2, [r7, #12]
 800b396:	4313      	orrs	r3, r2
 800b398:	60fb      	str	r3, [r7, #12]
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	689b      	ldr	r3, [r3, #8]
 800b39e:	2b08      	cmp	r3, #8
 800b3a0:	d103      	bne.n	800b3aa <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a8:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	68f9      	ldr	r1, [r7, #12]
 800b3b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b3be:	d10a      	bne.n	800b3d6 <FMC_NORSRAM_Init+0xb6>
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d006      	beq.n	800b3d6 <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	683b      	ldr	r3, [r7, #0]
 800b3ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3d0:	431a      	orrs	r2, r3
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	601a      	str	r2, [r3, #0]
  }
  if(Init->NSBank != FMC_NORSRAM_BANK1)
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d006      	beq.n	800b3ec <FMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3e6:	431a      	orrs	r2, r3
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	601a      	str	r2, [r3, #0]
  }
  
  return HAL_OK;
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3714      	adds	r7, #20
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	ffc00480 	.word	0xffc00480

0800b400 <FMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 800b400:	b480      	push	{r7}
 800b402:	b085      	sub	sp, #20
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b414:	f023 0101 	bic.w	r1, r3, #1
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2b00      	cmp	r3, #0
 800b424:	d106      	bne.n	800b434 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DB;    
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	f243 01db 	movw	r1, #12507	; 0x30db
 800b42e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b432:	e005      	b.n	800b440 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2; 
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	687a      	ldr	r2, [r7, #4]
 800b438:	f243 01d2 	movw	r1, #12498	; 0x30d2
 800b43c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	1c5a      	adds	r2, r3, #1
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b44a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 800b45a:	2300      	movs	r3, #0
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3714      	adds	r7, #20
 800b460:	46bd      	mov	sp, r7
 800b462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b466:	4770      	bx	lr

0800b468 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b468:	b480      	push	{r7}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 800b474:	2300      	movs	r3, #0
 800b476:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	1c5a      	adds	r2, r3, #1
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b482:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800b48a:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	681a      	ldr	r2, [r3, #0]
                   ((Timing->AddressHoldTime) << 4)          |\
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	685b      	ldr	r3, [r3, #4]
 800b494:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b496:	431a      	orrs	r2, r3
                   ((Timing->DataSetupTime) << 8)            |\
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	689b      	ldr	r3, [r3, #8]
 800b49c:	021b      	lsls	r3, r3, #8
                   ((Timing->AddressHoldTime) << 4)          |\
 800b49e:	431a      	orrs	r2, r3
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	041b      	lsls	r3, r3, #16
                   ((Timing->DataSetupTime) << 8)            |\
 800b4a6:	431a      	orrs	r2, r3
                   (((Timing->CLKDivision)-1) << 20)         |\
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	691b      	ldr	r3, [r3, #16]
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	051b      	lsls	r3, r3, #20
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800b4b0:	431a      	orrs	r2, r3
                   (((Timing->DataLatency)-2) << 24)         |\
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	695b      	ldr	r3, [r3, #20]
 800b4b6:	3b02      	subs	r3, #2
 800b4b8:	061b      	lsls	r3, r3, #24
                   (((Timing->CLKDivision)-1) << 20)         |\
 800b4ba:	431a      	orrs	r2, r3
                    (Timing->AccessMode)
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b4c0:	4313      	orrs	r3, r2
 800b4c2:	697a      	ldr	r2, [r7, #20]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	617b      	str	r3, [r7, #20]
                    );
  
  Device->BTCR[Bank + 1] = tmpr;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	1c5a      	adds	r2, r3, #1
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6979      	ldr	r1, [r7, #20]
 800b4d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00e      	beq.n	800b4fe <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	685b      	ldr	r3, [r3, #4]
 800b4e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b4e8:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	691b      	ldr	r3, [r3, #16]
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	051b      	lsls	r3, r3, #20
 800b4f2:	697a      	ldr	r2, [r7, #20]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	697a      	ldr	r2, [r7, #20]
 800b4fc:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 800b4fe:	2300      	movs	r3, #0
}
 800b500:	4618      	mov	r0, r3
 800b502:	371c      	adds	r7, #28
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr

0800b50c <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800b50c:	b480      	push	{r7}
 800b50e:	b087      	sub	sp, #28
 800b510:	af00      	add	r7, sp, #0
 800b512:	60f8      	str	r0, [r7, #12]
 800b514:	60b9      	str	r1, [r7, #8]
 800b516:	607a      	str	r2, [r7, #4]
 800b518:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0;
 800b51a:	2300      	movs	r3, #0
 800b51c:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b524:	d122      	bne.n	800b56c <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b52e:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800b530:	697a      	ldr	r2, [r7, #20]
 800b532:	4b15      	ldr	r3, [pc, #84]	; (800b588 <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800b534:	4013      	ands	r3, r2
 800b536:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4)          |\
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800b542:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8)            |\
 800b544:	68bb      	ldr	r3, [r7, #8]
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4)          |\
 800b54a:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	68db      	ldr	r3, [r3, #12]
 800b550:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8)            |\
 800b552:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800b558:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800b55a:	697a      	ldr	r2, [r7, #20]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	6979      	ldr	r1, [r7, #20]
 800b566:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b56a:	e005      	b.n	800b578 <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800b578:	2300      	movs	r3, #0
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	371c      	adds	r7, #28
 800b57e:	46bd      	mov	sp, r7
 800b580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b584:	4770      	bx	lr
 800b586:	bf00      	nop
 800b588:	cff00000 	.word	0xcff00000

0800b58c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b58c:	b084      	sub	sp, #16
 800b58e:	b580      	push	{r7, lr}
 800b590:	b082      	sub	sp, #8
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
 800b596:	f107 0014 	add.w	r0, r7, #20
 800b59a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5a0:	2b01      	cmp	r3, #1
 800b5a2:	d11e      	bne.n	800b5e2 <USB_CoreInit+0x56>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	68da      	ldr	r2, [r3, #12]
 800b5b4:	4b1d      	ldr	r3, [pc, #116]	; (800b62c <USB_CoreInit+0xa0>)
 800b5b6:	4013      	ands	r3, r2
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	68db      	ldr	r3, [r3, #12]
 800b5c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800b5c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d105      	bne.n	800b5da <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f000 f93c 	bl	800b858 <USB_CoreReset>
 800b5e0:	e00c      	b.n	800b5fc <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	68db      	ldr	r3, [r3, #12]
 800b5e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 f932 	bl	800b858 <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800b5fa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == 1U)
 800b5fc:	6a3b      	ldr	r3, [r7, #32]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d10b      	bne.n	800b61a <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	689b      	ldr	r3, [r3, #8]
 800b606:	f043 0206 	orr.w	r2, r3, #6
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	f043 0220 	orr.w	r2, r3, #32
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 800b61a:	2300      	movs	r3, #0
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3708      	adds	r7, #8
 800b620:	46bd      	mov	sp, r7
 800b622:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b626:	b004      	add	sp, #16
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	ffbdffbf 	.word	0xffbdffbf

0800b630 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b630:	b480      	push	{r7}
 800b632:	b083      	sub	sp, #12
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	689b      	ldr	r3, [r3, #8]
 800b63c:	f043 0201 	orr.w	r2, r3, #1
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b644:	2300      	movs	r3, #0
}
 800b646:	4618      	mov	r0, r3
 800b648:	370c      	adds	r7, #12
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr

0800b652 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b652:	b480      	push	{r7}
 800b654:	b083      	sub	sp, #12
 800b656:	af00      	add	r7, sp, #0
 800b658:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	689b      	ldr	r3, [r3, #8]
 800b65e:	f023 0201 	bic.w	r2, r3, #1
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b666:	2300      	movs	r3, #0
}
 800b668:	4618      	mov	r0, r3
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 800b674:	b580      	push	{r7, lr}
 800b676:	b082      	sub	sp, #8
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
 800b67c:	460b      	mov	r3, r1
 800b67e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	68db      	ldr	r3, [r3, #12]
 800b684:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b68c:	78fb      	ldrb	r3, [r7, #3]
 800b68e:	2b01      	cmp	r3, #1
 800b690:	d106      	bne.n	800b6a0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	68db      	ldr	r3, [r3, #12]
 800b696:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	60da      	str	r2, [r3, #12]
 800b69e:	e00b      	b.n	800b6b8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b6a0:	78fb      	ldrb	r3, [r7, #3]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d106      	bne.n	800b6b4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	68db      	ldr	r3, [r3, #12]
 800b6aa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	60da      	str	r2, [r3, #12]
 800b6b2:	e001      	b.n	800b6b8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e003      	b.n	800b6c0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b6b8:	2032      	movs	r0, #50	; 0x32
 800b6ba:	f7f5 fc8f 	bl	8000fdc <HAL_Delay>

  return HAL_OK;
 800b6be:	2300      	movs	r3, #0
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3708      	adds	r7, #8
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}

0800b6c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b085      	sub	sp, #20
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	019b      	lsls	r3, r3, #6
 800b6da:	f043 0220 	orr.w	r2, r3, #32
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	3301      	adds	r3, #1
 800b6e6:	60fb      	str	r3, [r7, #12]
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	4a09      	ldr	r2, [pc, #36]	; (800b710 <USB_FlushTxFifo+0x48>)
 800b6ec:	4293      	cmp	r3, r2
 800b6ee:	d901      	bls.n	800b6f4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800b6f0:	2303      	movs	r3, #3
 800b6f2:	e006      	b.n	800b702 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	691b      	ldr	r3, [r3, #16]
 800b6f8:	f003 0320 	and.w	r3, r3, #32
 800b6fc:	2b20      	cmp	r3, #32
 800b6fe:	d0f0      	beq.n	800b6e2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800b700:	2300      	movs	r3, #0
}
 800b702:	4618      	mov	r0, r3
 800b704:	3714      	adds	r7, #20
 800b706:	46bd      	mov	sp, r7
 800b708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70c:	4770      	bx	lr
 800b70e:	bf00      	nop
 800b710:	00030d40 	.word	0x00030d40

0800b714 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b714:	b480      	push	{r7}
 800b716:	b085      	sub	sp, #20
 800b718:	af00      	add	r7, sp, #0
 800b71a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800b71c:	2300      	movs	r3, #0
 800b71e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	2210      	movs	r2, #16
 800b724:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	3301      	adds	r3, #1
 800b72a:	60fb      	str	r3, [r7, #12]
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	4a09      	ldr	r2, [pc, #36]	; (800b754 <USB_FlushRxFifo+0x40>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d901      	bls.n	800b738 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800b734:	2303      	movs	r3, #3
 800b736:	e006      	b.n	800b746 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	691b      	ldr	r3, [r3, #16]
 800b73c:	f003 0310 	and.w	r3, r3, #16
 800b740:	2b10      	cmp	r3, #16
 800b742:	d0f0      	beq.n	800b726 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800b744:	2300      	movs	r3, #0
}
 800b746:	4618      	mov	r0, r3
 800b748:	3714      	adds	r7, #20
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr
 800b752:	bf00      	nop
 800b754:	00030d40 	.word	0x00030d40

0800b758 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b758:	b480      	push	{r7}
 800b75a:	b089      	sub	sp, #36	; 0x24
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	60f8      	str	r0, [r7, #12]
 800b760:	60b9      	str	r1, [r7, #8]
 800b762:	4611      	mov	r1, r2
 800b764:	461a      	mov	r2, r3
 800b766:	460b      	mov	r3, r1
 800b768:	71fb      	strb	r3, [r7, #7]
 800b76a:	4613      	mov	r3, r2
 800b76c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b776:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d11a      	bne.n	800b7b4 <USB_WritePacket+0x5c>
  {
    count32b =  ((uint32_t)len + 3U) / 4U;
 800b77e:	88bb      	ldrh	r3, [r7, #4]
 800b780:	3303      	adds	r3, #3
 800b782:	089b      	lsrs	r3, r3, #2
 800b784:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b786:	2300      	movs	r3, #0
 800b788:	61bb      	str	r3, [r7, #24]
 800b78a:	e00f      	b.n	800b7ac <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800b78c:	79fb      	ldrb	r3, [r7, #7]
 800b78e:	031a      	lsls	r2, r3, #12
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	4413      	add	r3, r2
 800b794:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b798:	461a      	mov	r2, r3
 800b79a:	69fb      	ldr	r3, [r7, #28]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b7a6:	69bb      	ldr	r3, [r7, #24]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	61bb      	str	r3, [r7, #24]
 800b7ac:	69ba      	ldr	r2, [r7, #24]
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	429a      	cmp	r2, r3
 800b7b2:	d3eb      	bcc.n	800b78c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b7b4:	2300      	movs	r3, #0
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3724      	adds	r7, #36	; 0x24
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr

0800b7c2 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b7c2:	b480      	push	{r7}
 800b7c4:	b089      	sub	sp, #36	; 0x24
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	60f8      	str	r0, [r7, #12]
 800b7ca:	60b9      	str	r1, [r7, #8]
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b7d8:	88fb      	ldrh	r3, [r7, #6]
 800b7da:	3303      	adds	r3, #3
 800b7dc:	089b      	lsrs	r3, r3, #2
 800b7de:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	61bb      	str	r3, [r7, #24]
 800b7e4:	e00b      	b.n	800b7fe <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b7ec:	681a      	ldr	r2, [r3, #0]
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	601a      	str	r2, [r3, #0]
    pDest++;
 800b7f2:	69fb      	ldr	r3, [r7, #28]
 800b7f4:	3304      	adds	r3, #4
 800b7f6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b7f8:	69bb      	ldr	r3, [r7, #24]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	61bb      	str	r3, [r7, #24]
 800b7fe:	69ba      	ldr	r2, [r7, #24]
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	429a      	cmp	r2, r3
 800b804:	d3ef      	bcc.n	800b7e6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b806:	69fb      	ldr	r3, [r7, #28]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3724      	adds	r7, #36	; 0x24
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	695b      	ldr	r3, [r3, #20]
 800b820:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	68fa      	ldr	r2, [r7, #12]
 800b828:	4013      	ands	r3, r2
 800b82a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b82c:	68fb      	ldr	r3, [r7, #12]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3714      	adds	r7, #20
 800b832:	46bd      	mov	sp, r7
 800b834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b838:	4770      	bx	lr

0800b83a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b83a:	b480      	push	{r7}
 800b83c:	b083      	sub	sp, #12
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	f003 0301 	and.w	r3, r3, #1
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	370c      	adds	r7, #12
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr
	...

0800b858 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b858:	b480      	push	{r7}
 800b85a:	b085      	sub	sp, #20
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b860:	2300      	movs	r3, #0
 800b862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	3301      	adds	r3, #1
 800b868:	60fb      	str	r3, [r7, #12]
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	4a13      	ldr	r2, [pc, #76]	; (800b8bc <USB_CoreReset+0x64>)
 800b86e:	4293      	cmp	r3, r2
 800b870:	d901      	bls.n	800b876 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b872:	2303      	movs	r3, #3
 800b874:	e01b      	b.n	800b8ae <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	691b      	ldr	r3, [r3, #16]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	daf2      	bge.n	800b864 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b87e:	2300      	movs	r3, #0
 800b880:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	691b      	ldr	r3, [r3, #16]
 800b886:	f043 0201 	orr.w	r2, r3, #1
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	3301      	adds	r3, #1
 800b892:	60fb      	str	r3, [r7, #12]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	4a09      	ldr	r2, [pc, #36]	; (800b8bc <USB_CoreReset+0x64>)
 800b898:	4293      	cmp	r3, r2
 800b89a:	d901      	bls.n	800b8a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b89c:	2303      	movs	r3, #3
 800b89e:	e006      	b.n	800b8ae <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	691b      	ldr	r3, [r3, #16]
 800b8a4:	f003 0301 	and.w	r3, r3, #1
 800b8a8:	2b01      	cmp	r3, #1
 800b8aa:	d0f0      	beq.n	800b88e <USB_CoreReset+0x36>

  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3714      	adds	r7, #20
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	00030d40 	.word	0x00030d40

0800b8c0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b8c0:	b084      	sub	sp, #16
 800b8c2:	b580      	push	{r7, lr}
 800b8c4:	b084      	sub	sp, #16
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
 800b8ca:	f107 001c 	add.w	r0, r7, #28
 800b8ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b8dc:	461a      	mov	r2, r3
 800b8de:	2300      	movs	r3, #0
 800b8e0:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 800b8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f0:	2b03      	cmp	r3, #3
 800b8f2:	d10f      	bne.n	800b914 <USB_HostInit+0x54>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b8fa:	d00b      	beq.n	800b914 <USB_HostInit+0x54>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b902:	461a      	mov	r2, r3
 800b904:	68bb      	ldr	r3, [r7, #8]
 800b906:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f043 0304 	orr.w	r3, r3, #4
 800b910:	6013      	str	r3, [r2, #0]
 800b912:	e00a      	b.n	800b92a <USB_HostInit+0x6a>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b91a:	461a      	mov	r2, r3
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f023 0304 	bic.w	r3, r3, #4
 800b928:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800b92a:	2110      	movs	r1, #16
 800b92c:	6878      	ldr	r0, [r7, #4]
 800b92e:	f7ff fecb 	bl	800b6c8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f7ff feee 	bl	800b714 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b938:	2300      	movs	r3, #0
 800b93a:	60fb      	str	r3, [r7, #12]
 800b93c:	e015      	b.n	800b96a <USB_HostInit+0xaa>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	015a      	lsls	r2, r3, #5
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	4413      	add	r3, r2
 800b946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b94a:	461a      	mov	r2, r3
 800b94c:	f04f 33ff 	mov.w	r3, #4294967295
 800b950:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	015a      	lsls	r2, r3, #5
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	4413      	add	r3, r2
 800b95a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b95e:	461a      	mov	r2, r3
 800b960:	2300      	movs	r3, #0
 800b962:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	3301      	adds	r3, #1
 800b968:	60fb      	str	r3, [r7, #12]
 800b96a:	6a3a      	ldr	r2, [r7, #32]
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d8e5      	bhi.n	800b93e <USB_HostInit+0x7e>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800b972:	2101      	movs	r1, #1
 800b974:	6878      	ldr	r0, [r7, #4]
 800b976:	f000 f8ad 	bl	800bad4 <USB_DriveVbus>

  HAL_Delay(200U);
 800b97a:	20c8      	movs	r0, #200	; 0xc8
 800b97c:	f7f5 fb2e 	bl	8000fdc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2200      	movs	r2, #0
 800b984:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f04f 32ff 	mov.w	r2, #4294967295
 800b98c:	615a      	str	r2, [r3, #20]

  if(USBx == USB_OTG_FS)
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b994:	d10a      	bne.n	800b9ac <USB_HostInit+0xec>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2280      	movs	r2, #128	; 0x80
 800b99a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	4a14      	ldr	r2, [pc, #80]	; (800b9f0 <USB_HostInit+0x130>)
 800b9a0:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	4a13      	ldr	r2, [pc, #76]	; (800b9f4 <USB_HostInit+0x134>)
 800b9a6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800b9aa:	e00a      	b.n	800b9c2 <USB_HostInit+0x102>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b9b2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	4a10      	ldr	r2, [pc, #64]	; (800b9f8 <USB_HostInit+0x138>)
 800b9b8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	4a0f      	ldr	r2, [pc, #60]	; (800b9fc <USB_HostInit+0x13c>)
 800b9be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d105      	bne.n	800b9d4 <USB_HostInit+0x114>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	699b      	ldr	r3, [r3, #24]
 800b9cc:	f043 0210 	orr.w	r2, r3, #16
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	699a      	ldr	r2, [r3, #24]
 800b9d8:	4b09      	ldr	r3, [pc, #36]	; (800ba00 <USB_HostInit+0x140>)
 800b9da:	4313      	orrs	r3, r2
 800b9dc:	687a      	ldr	r2, [r7, #4]
 800b9de:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800b9e0:	2300      	movs	r3, #0
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3710      	adds	r7, #16
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b9ec:	b004      	add	sp, #16
 800b9ee:	4770      	bx	lr
 800b9f0:	00600080 	.word	0x00600080
 800b9f4:	004000e0 	.word	0x004000e0
 800b9f8:	01000200 	.word	0x01000200
 800b9fc:	00e00300 	.word	0x00e00300
 800ba00:	a3200008 	.word	0xa3200008

0800ba04 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b085      	sub	sp, #20
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f023 0303 	bic.w	r3, r3, #3
 800ba28:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba30:	4619      	mov	r1, r3
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba38:	681a      	ldr	r2, [r3, #0]
 800ba3a:	78fb      	ldrb	r3, [r7, #3]
 800ba3c:	f003 0303 	and.w	r3, r3, #3
 800ba40:	4313      	orrs	r3, r2
 800ba42:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ba44:	78fb      	ldrb	r3, [r7, #3]
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d107      	bne.n	800ba5a <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba50:	461a      	mov	r2, r3
 800ba52:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800ba56:	6053      	str	r3, [r2, #4]
 800ba58:	e009      	b.n	800ba6e <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800ba5a:	78fb      	ldrb	r3, [r7, #3]
 800ba5c:	2b02      	cmp	r3, #2
 800ba5e:	d106      	bne.n	800ba6e <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba66:	461a      	mov	r2, r3
 800ba68:	f241 7370 	movw	r3, #6000	; 0x1770
 800ba6c:	6053      	str	r3, [r2, #4]
  else
  {
     /* ... */
  }

  return HAL_OK;
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3714      	adds	r7, #20
 800ba74:	46bd      	mov	sp, r7
 800ba76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7a:	4770      	bx	lr

0800ba7c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800ba96:	68bb      	ldr	r3, [r7, #8]
 800ba98:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800ba9c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800baa4:	461a      	mov	r2, r3
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800baac:	6013      	str	r3, [r2, #0]
  HAL_Delay (100U);                                /* See Note #1 */
 800baae:	2064      	movs	r0, #100	; 0x64
 800bab0:	f7f5 fa94 	bl	8000fdc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800baba:	461a      	mov	r2, r3
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bac2:	6013      	str	r3, [r2, #0]
  HAL_Delay (10U);
 800bac4:	200a      	movs	r0, #10
 800bac6:	f7f5 fa89 	bl	8000fdc <HAL_Delay>

  return HAL_OK;
 800baca:	2300      	movs	r3, #0
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3710      	adds	r7, #16
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd80      	pop	{r7, pc}

0800bad4 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800bad4:	b480      	push	{r7}
 800bad6:	b085      	sub	sp, #20
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	460b      	mov	r3, r1
 800bade:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800bae4:	2300      	movs	r3, #0
 800bae6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800baf8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800bafa:	68bb      	ldr	r3, [r7, #8]
 800bafc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10a      	bne.n	800bb1a <USB_DriveVbus+0x46>
 800bb04:	78fb      	ldrb	r3, [r7, #3]
 800bb06:	2b01      	cmp	r3, #1
 800bb08:	d107      	bne.n	800bb1a <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bb10:	461a      	mov	r2, r3
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bb18:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bb20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb24:	d10a      	bne.n	800bb3c <USB_DriveVbus+0x68>
 800bb26:	78fb      	ldrb	r3, [r7, #3]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d107      	bne.n	800bb3c <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bb32:	461a      	mov	r2, r3
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb3a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800bb3c:	2300      	movs	r3, #0
}
 800bb3e:	4618      	mov	r0, r3
 800bb40:	3714      	adds	r7, #20
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr

0800bb4a <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 800bb4a:	b480      	push	{r7}
 800bb4c:	b085      	sub	sp, #20
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800bb56:	2300      	movs	r3, #0
 800bb58:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800bb64:	68bb      	ldr	r3, [r7, #8]
 800bb66:	0c5b      	lsrs	r3, r3, #17
 800bb68:	f003 0303 	and.w	r3, r3, #3
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3714      	adds	r7, #20
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b085      	sub	sp, #20
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bb8a:	689b      	ldr	r3, [r3, #8]
 800bb8c:	b29b      	uxth	r3, r3
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3714      	adds	r7, #20
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr
	...

0800bb9c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800bb9c:	b480      	push	{r7}
 800bb9e:	b087      	sub	sp, #28
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	6078      	str	r0, [r7, #4]
 800bba4:	4608      	mov	r0, r1
 800bba6:	4611      	mov	r1, r2
 800bba8:	461a      	mov	r2, r3
 800bbaa:	4603      	mov	r3, r0
 800bbac:	70fb      	strb	r3, [r7, #3]
 800bbae:	460b      	mov	r3, r1
 800bbb0:	70bb      	strb	r3, [r7, #2]
 800bbb2:	4613      	mov	r3, r2
 800bbb4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800bbbe:	78fb      	ldrb	r3, [r7, #3]
 800bbc0:	015a      	lsls	r2, r3, #5
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bbca:	461a      	mov	r2, r3
 800bbcc:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800bbd2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bbd6:	2b03      	cmp	r3, #3
 800bbd8:	f200 8082 	bhi.w	800bce0 <USB_HC_Init+0x144>
 800bbdc:	a201      	add	r2, pc, #4	; (adr r2, 800bbe4 <USB_HC_Init+0x48>)
 800bbde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe2:	bf00      	nop
 800bbe4:	0800bbf5 	.word	0x0800bbf5
 800bbe8:	0800bca1 	.word	0x0800bca1
 800bbec:	0800bbf5 	.word	0x0800bbf5
 800bbf0:	0800bc61 	.word	0x0800bc61
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800bbf4:	78fb      	ldrb	r3, [r7, #3]
 800bbf6:	015a      	lsls	r2, r3, #5
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	4413      	add	r3, r2
 800bbfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc00:	461a      	mov	r2, r3
 800bc02:	f240 439d 	movw	r3, #1181	; 0x49d
 800bc06:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_NAKM;

    if ((epnum & 0x80U) == 0x80U)
 800bc08:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	da11      	bge.n	800bc34 <USB_HC_Init+0x98>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800bc10:	78fb      	ldrb	r3, [r7, #3]
 800bc12:	015a      	lsls	r2, r3, #5
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	4413      	add	r3, r2
 800bc18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	78fb      	ldrb	r3, [r7, #3]
 800bc20:	015a      	lsls	r2, r3, #5
 800bc22:	68bb      	ldr	r3, [r7, #8]
 800bc24:	4413      	add	r3, r2
 800bc26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc2a:	68db      	ldr	r3, [r3, #12]
 800bc2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc30:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 800bc32:	e058      	b.n	800bce6 <USB_HC_Init+0x14a>
      if(USBx != USB_OTG_FS)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc3a:	d054      	beq.n	800bce6 <USB_HC_Init+0x14a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800bc3c:	78fb      	ldrb	r3, [r7, #3]
 800bc3e:	015a      	lsls	r2, r3, #5
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	4413      	add	r3, r2
 800bc44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc48:	4619      	mov	r1, r3
 800bc4a:	78fb      	ldrb	r3, [r7, #3]
 800bc4c:	015a      	lsls	r2, r3, #5
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	4413      	add	r3, r2
 800bc52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc56:	68db      	ldr	r3, [r3, #12]
 800bc58:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800bc5c:	60cb      	str	r3, [r1, #12]
    break;
 800bc5e:	e042      	b.n	800bce6 <USB_HC_Init+0x14a>

  case EP_TYPE_INTR:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800bc60:	78fb      	ldrb	r3, [r7, #3]
 800bc62:	015a      	lsls	r2, r3, #5
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	4413      	add	r3, r2
 800bc68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	f240 639d 	movw	r3, #1693	; 0x69d
 800bc72:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_NAKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800bc74:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	da36      	bge.n	800bcea <USB_HC_Init+0x14e>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800bc7c:	78fb      	ldrb	r3, [r7, #3]
 800bc7e:	015a      	lsls	r2, r3, #5
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	4413      	add	r3, r2
 800bc84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc88:	4619      	mov	r1, r3
 800bc8a:	78fb      	ldrb	r3, [r7, #3]
 800bc8c:	015a      	lsls	r2, r3, #5
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	4413      	add	r3, r2
 800bc92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bc96:	68db      	ldr	r3, [r3, #12]
 800bc98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc9c:	60cb      	str	r3, [r1, #12]
    }

    break;
 800bc9e:	e024      	b.n	800bcea <USB_HC_Init+0x14e>

  case EP_TYPE_ISOC:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800bca0:	78fb      	ldrb	r3, [r7, #3]
 800bca2:	015a      	lsls	r2, r3, #5
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	4413      	add	r3, r2
 800bca8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bcac:	461a      	mov	r2, r3
 800bcae:	f240 2325 	movw	r3, #549	; 0x225
 800bcb2:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800bcb4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	da18      	bge.n	800bcee <USB_HC_Init+0x152>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800bcbc:	78fb      	ldrb	r3, [r7, #3]
 800bcbe:	015a      	lsls	r2, r3, #5
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	4413      	add	r3, r2
 800bcc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bcc8:	4619      	mov	r1, r3
 800bcca:	78fb      	ldrb	r3, [r7, #3]
 800bccc:	015a      	lsls	r2, r3, #5
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	4413      	add	r3, r2
 800bcd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bcd6:	68db      	ldr	r3, [r3, #12]
 800bcd8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800bcdc:	60cb      	str	r3, [r1, #12]
    }
    break;
 800bcde:	e006      	b.n	800bcee <USB_HC_Init+0x152>

  default:
    ret = HAL_ERROR;
 800bce0:	2301      	movs	r3, #1
 800bce2:	75fb      	strb	r3, [r7, #23]
    break;
 800bce4:	e004      	b.n	800bcf0 <USB_HC_Init+0x154>
    break;
 800bce6:	bf00      	nop
 800bce8:	e002      	b.n	800bcf0 <USB_HC_Init+0x154>
    break;
 800bcea:	bf00      	nop
 800bcec:	e000      	b.n	800bcf0 <USB_HC_Init+0x154>
    break;
 800bcee:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bcfe:	699a      	ldr	r2, [r3, #24]
 800bd00:	78fb      	ldrb	r3, [r7, #3]
 800bd02:	f003 030f 	and.w	r3, r3, #15
 800bd06:	2101      	movs	r1, #1
 800bd08:	fa01 f303 	lsl.w	r3, r1, r3
 800bd0c:	4313      	orrs	r3, r2
 800bd0e:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	699b      	ldr	r3, [r3, #24]
 800bd14:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if((epnum & 0x80U) == 0x80U)
 800bd1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	da03      	bge.n	800bd2c <USB_HC_Init+0x190>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800bd24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bd28:	613b      	str	r3, [r7, #16]
 800bd2a:	e001      	b.n	800bd30 <USB_HC_Init+0x194>
  }
  else
  {
    HCcharEpDir = 0U;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	613b      	str	r3, [r7, #16]
  }

  if(speed == HPRT0_PRTSPD_LOW_SPEED)
 800bd30:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bd34:	2b02      	cmp	r3, #2
 800bd36:	d103      	bne.n	800bd40 <USB_HC_Init+0x1a4>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800bd38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bd3c:	60fb      	str	r3, [r7, #12]
 800bd3e:	e001      	b.n	800bd44 <USB_HC_Init+0x1a8>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800bd40:	2300      	movs	r3, #0
 800bd42:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800bd44:	78fb      	ldrb	r3, [r7, #3]
 800bd46:	015a      	lsls	r2, r3, #5
 800bd48:	68bb      	ldr	r3, [r7, #8]
 800bd4a:	4413      	add	r3, r2
 800bd4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bd50:	4619      	mov	r1, r3
 800bd52:	787b      	ldrb	r3, [r7, #1]
 800bd54:	059b      	lsls	r3, r3, #22
 800bd56:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800bd5a:	78bb      	ldrb	r3, [r7, #2]
 800bd5c:	02db      	lsls	r3, r3, #11
 800bd5e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800bd62:	431a      	orrs	r2, r3
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800bd64:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd68:	049b      	lsls	r3, r3, #18
 800bd6a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800bd6e:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800bd70:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bd72:	f3c3 030a 	ubfx	r3, r3, #0, #11
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800bd76:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	431a      	orrs	r2, r3
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800bd80:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800bd82:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd86:	2b03      	cmp	r3, #3
 800bd88:	d110      	bne.n	800bdac <USB_HC_Init+0x210>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800bd8a:	78fb      	ldrb	r3, [r7, #3]
 800bd8c:	015a      	lsls	r2, r3, #5
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	4413      	add	r3, r2
 800bd92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bd96:	4619      	mov	r1, r3
 800bd98:	78fb      	ldrb	r3, [r7, #3]
 800bd9a:	015a      	lsls	r2, r3, #5
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	4413      	add	r3, r2
 800bda0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bdaa:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800bdac:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdae:	4618      	mov	r0, r3
 800bdb0:	371c      	adds	r7, #28
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb8:	4770      	bx	lr
 800bdba:	bf00      	nop

0800bdbc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b08c      	sub	sp, #48	; 0x30
 800bdc0:	af02      	add	r7, sp, #8
 800bdc2:	60f8      	str	r0, [r7, #12]
 800bdc4:	60b9      	str	r1, [r7, #8]
 800bdc6:	4613      	mov	r3, r2
 800bdc8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800bdce:	68bb      	ldr	r3, [r7, #8]
 800bdd0:	785b      	ldrb	r3, [r3, #1]
 800bdd2:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800bdd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bdd8:	837b      	strh	r3, [r7, #26]

  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bde0:	d029      	beq.n	800be36 <USB_HC_StartXfer+0x7a>
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	791b      	ldrb	r3, [r3, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d125      	bne.n	800be36 <USB_HC_StartXfer+0x7a>
  {
    if((dma == 0U) && (hc->do_ping == 1U))
 800bdea:	79fb      	ldrb	r3, [r7, #7]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d10b      	bne.n	800be08 <USB_HC_StartXfer+0x4c>
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	795b      	ldrb	r3, [r3, #5]
 800bdf4:	2b01      	cmp	r3, #1
 800bdf6:	d107      	bne.n	800be08 <USB_HC_StartXfer+0x4c>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	785b      	ldrb	r3, [r3, #1]
 800bdfc:	4619      	mov	r1, r3
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	f000 fa3c 	bl	800c27c <USB_DoPing>
      return HAL_OK;
 800be04:	2300      	movs	r3, #0
 800be06:	e116      	b.n	800c036 <USB_HC_StartXfer+0x27a>
    }
    else if(dma == 1U)
 800be08:	79fb      	ldrb	r3, [r7, #7]
 800be0a:	2b01      	cmp	r3, #1
 800be0c:	d113      	bne.n	800be36 <USB_HC_StartXfer+0x7a>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	015a      	lsls	r2, r3, #5
 800be12:	6a3b      	ldr	r3, [r7, #32]
 800be14:	4413      	add	r3, r2
 800be16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800be1a:	4619      	mov	r1, r3
 800be1c:	69fb      	ldr	r3, [r7, #28]
 800be1e:	015a      	lsls	r2, r3, #5
 800be20:	6a3b      	ldr	r3, [r7, #32]
 800be22:	4413      	add	r3, r2
 800be24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800be28:	68db      	ldr	r3, [r3, #12]
 800be2a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800be2e:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	2200      	movs	r2, #0
 800be34:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d018      	beq.n	800be70 <USB_HC_StartXfer+0xb4>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	691b      	ldr	r3, [r3, #16]
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	8912      	ldrh	r2, [r2, #8]
 800be46:	4413      	add	r3, r2
 800be48:	3b01      	subs	r3, #1
 800be4a:	68ba      	ldr	r2, [r7, #8]
 800be4c:	8912      	ldrh	r2, [r2, #8]
 800be4e:	fbb3 f3f2 	udiv	r3, r3, r2
 800be52:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800be54:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800be56:	8b7b      	ldrh	r3, [r7, #26]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d90b      	bls.n	800be74 <USB_HC_StartXfer+0xb8>
    {
      num_packets = max_hc_pkt_count;
 800be5c:	8b7b      	ldrh	r3, [r7, #26]
 800be5e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800be60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800be62:	68ba      	ldr	r2, [r7, #8]
 800be64:	8912      	ldrh	r2, [r2, #8]
 800be66:	fb02 f203 	mul.w	r2, r2, r3
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	611a      	str	r2, [r3, #16]
 800be6e:	e001      	b.n	800be74 <USB_HC_StartXfer+0xb8>
    }
  }
  else
  {
    num_packets = 1U;
 800be70:	2301      	movs	r3, #1
 800be72:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800be74:	68bb      	ldr	r3, [r7, #8]
 800be76:	78db      	ldrb	r3, [r3, #3]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d006      	beq.n	800be8a <USB_HC_StartXfer+0xce>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800be7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	8912      	ldrh	r2, [r2, #8]
 800be82:	fb02 f203 	mul.w	r2, r2, r3
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	015a      	lsls	r2, r3, #5
 800be8e:	6a3b      	ldr	r3, [r7, #32]
 800be90:	4413      	add	r3, r2
 800be92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800be96:	4618      	mov	r0, r3
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	691b      	ldr	r3, [r3, #16]
 800be9c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800bea0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bea2:	04d9      	lsls	r1, r3, #19
 800bea4:	4b66      	ldr	r3, [pc, #408]	; (800c040 <USB_HC_StartXfer+0x284>)
 800bea6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800bea8:	431a      	orrs	r2, r3
                                (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	7a9b      	ldrb	r3, [r3, #10]
 800beae:	075b      	lsls	r3, r3, #29
 800beb0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800beb4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800beb6:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800beb8:	79fb      	ldrb	r3, [r7, #7]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d009      	beq.n	800bed2 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800bebe:	69fb      	ldr	r3, [r7, #28]
 800bec0:	015a      	lsls	r2, r3, #5
 800bec2:	6a3b      	ldr	r3, [r7, #32]
 800bec4:	4413      	add	r3, r2
 800bec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800beca:	461a      	mov	r2, r3
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	68db      	ldr	r3, [r3, #12]
 800bed0:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800bed2:	6a3b      	ldr	r3, [r7, #32]
 800bed4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bed8:	689b      	ldr	r3, [r3, #8]
 800beda:	f003 0301 	and.w	r3, r3, #1
 800bede:	2b00      	cmp	r3, #0
 800bee0:	bf0c      	ite	eq
 800bee2:	2301      	moveq	r3, #1
 800bee4:	2300      	movne	r3, #0
 800bee6:	b2db      	uxtb	r3, r3
 800bee8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800beea:	69fb      	ldr	r3, [r7, #28]
 800beec:	015a      	lsls	r2, r3, #5
 800beee:	6a3b      	ldr	r3, [r7, #32]
 800bef0:	4413      	add	r3, r2
 800bef2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bef6:	4619      	mov	r1, r3
 800bef8:	69fb      	ldr	r3, [r7, #28]
 800befa:	015a      	lsls	r2, r3, #5
 800befc:	6a3b      	ldr	r3, [r7, #32]
 800befe:	4413      	add	r3, r2
 800bf00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bf0a:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	015a      	lsls	r2, r3, #5
 800bf10:	6a3b      	ldr	r3, [r7, #32]
 800bf12:	4413      	add	r3, r2
 800bf14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bf18:	4619      	mov	r1, r3
 800bf1a:	69fb      	ldr	r3, [r7, #28]
 800bf1c:	015a      	lsls	r2, r3, #5
 800bf1e:	6a3b      	ldr	r3, [r7, #32]
 800bf20:	4413      	add	r3, r2
 800bf22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bf26:	681a      	ldr	r2, [r3, #0]
 800bf28:	7e7b      	ldrb	r3, [r7, #25]
 800bf2a:	075b      	lsls	r3, r3, #29
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	015a      	lsls	r2, r3, #5
 800bf34:	6a3b      	ldr	r3, [r7, #32]
 800bf36:	4413      	add	r3, r2
 800bf38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a41      	ldr	r2, [pc, #260]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf40:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800bf42:	4b40      	ldr	r3, [pc, #256]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800bf4a:	4a3e      	ldr	r2, [pc, #248]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf4c:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	78db      	ldrb	r3, [r3, #3]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d006      	beq.n	800bf64 <USB_HC_StartXfer+0x1a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800bf56:	4b3b      	ldr	r3, [pc, #236]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bf5e:	4a39      	ldr	r2, [pc, #228]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf60:	6013      	str	r3, [r2, #0]
 800bf62:	e005      	b.n	800bf70 <USB_HC_StartXfer+0x1b4>
  }
  else
  {
     tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800bf64:	4b37      	ldr	r3, [pc, #220]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800bf6c:	4a35      	ldr	r2, [pc, #212]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf6e:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800bf70:	4b34      	ldr	r3, [pc, #208]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800bf78:	4a32      	ldr	r2, [pc, #200]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf7a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	015a      	lsls	r2, r3, #5
 800bf80:	6a3b      	ldr	r3, [r7, #32]
 800bf82:	4413      	add	r3, r2
 800bf84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800bf88:	461a      	mov	r2, r3
 800bf8a:	4b2e      	ldr	r3, [pc, #184]	; (800c044 <USB_HC_StartXfer+0x288>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800bf90:	79fb      	ldrb	r3, [r7, #7]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d14e      	bne.n	800c034 <USB_HC_StartXfer+0x278>
  {
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	78db      	ldrb	r3, [r3, #3]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d14a      	bne.n	800c034 <USB_HC_StartXfer+0x278>
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	691b      	ldr	r3, [r3, #16]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d046      	beq.n	800c034 <USB_HC_StartXfer+0x278>
    {
      switch(hc->ep_type)
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	79db      	ldrb	r3, [r3, #7]
 800bfaa:	2b03      	cmp	r3, #3
 800bfac:	d830      	bhi.n	800c010 <USB_HC_StartXfer+0x254>
 800bfae:	a201      	add	r2, pc, #4	; (adr r2, 800bfb4 <USB_HC_StartXfer+0x1f8>)
 800bfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfb4:	0800bfc5 	.word	0x0800bfc5
 800bfb8:	0800bfe9 	.word	0x0800bfe9
 800bfbc:	0800bfc5 	.word	0x0800bfc5
 800bfc0:	0800bfe9 	.word	0x0800bfe9
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	691b      	ldr	r3, [r3, #16]
 800bfc8:	3303      	adds	r3, #3
 800bfca:	089b      	lsrs	r3, r3, #2
 800bfcc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800bfce:	8afa      	ldrh	r2, [r7, #22]
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	429a      	cmp	r2, r3
 800bfd8:	d91c      	bls.n	800c014 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	699b      	ldr	r3, [r3, #24]
 800bfde:	f043 0220 	orr.w	r2, r3, #32
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	619a      	str	r2, [r3, #24]
        }
        break;
 800bfe6:	e015      	b.n	800c014 <USB_HC_StartXfer+0x258>

        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800bfe8:	68bb      	ldr	r3, [r7, #8]
 800bfea:	691b      	ldr	r3, [r3, #16]
 800bfec:	3303      	adds	r3, #3
 800bfee:	089b      	lsrs	r3, r3, #2
 800bff0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800bff2:	8afa      	ldrh	r2, [r7, #22]
 800bff4:	6a3b      	ldr	r3, [r7, #32]
 800bff6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800bffa:	691b      	ldr	r3, [r3, #16]
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	429a      	cmp	r2, r3
 800c000:	d90a      	bls.n	800c018 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	699b      	ldr	r3, [r3, #24]
 800c006:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	619a      	str	r2, [r3, #24]
        }
        break;
 800c00e:	e003      	b.n	800c018 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800c010:	bf00      	nop
 800c012:	e002      	b.n	800c01a <USB_HC_StartXfer+0x25e>
        break;
 800c014:	bf00      	nop
 800c016:	e000      	b.n	800c01a <USB_HC_StartXfer+0x25e>
        break;
 800c018:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	68d9      	ldr	r1, [r3, #12]
 800c01e:	68bb      	ldr	r3, [r7, #8]
 800c020:	785a      	ldrb	r2, [r3, #1]
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	691b      	ldr	r3, [r3, #16]
 800c026:	b298      	uxth	r0, r3
 800c028:	2300      	movs	r3, #0
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	4603      	mov	r3, r0
 800c02e:	68f8      	ldr	r0, [r7, #12]
 800c030:	f7ff fb92 	bl	800b758 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	3728      	adds	r7, #40	; 0x28
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	1ff80000 	.word	0x1ff80000
 800c044:	200207d0 	.word	0x200207d0

0800c048 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800c048:	b480      	push	{r7}
 800c04a:	b085      	sub	sp, #20
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c05a:	695b      	ldr	r3, [r3, #20]
 800c05c:	b29b      	uxth	r3, r3
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3714      	adds	r7, #20
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr

0800c06a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800c06a:	b480      	push	{r7}
 800c06c:	b087      	sub	sp, #28
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
 800c072:	460b      	mov	r3, r1
 800c074:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800c07a:	78fb      	ldrb	r3, [r7, #3]
 800c07c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800c07e:	2300      	movs	r3, #0
 800c080:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	015a      	lsls	r2, r3, #5
 800c086:	693b      	ldr	r3, [r7, #16]
 800c088:	4413      	add	r3, r2
 800c08a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	0c9b      	lsrs	r3, r3, #18
 800c092:	f003 0303 	and.w	r3, r3, #3
 800c096:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d002      	beq.n	800c0a4 <USB_HC_Halt+0x3a>
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	2b02      	cmp	r3, #2
 800c0a2:	d171      	bne.n	800c188 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	015a      	lsls	r2, r3, #5
 800c0a8:	693b      	ldr	r3, [r7, #16]
 800c0aa:	4413      	add	r3, r2
 800c0ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0b0:	4619      	mov	r1, r3
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	015a      	lsls	r2, r3, #5
 800c0b6:	693b      	ldr	r3, [r7, #16]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c0c4:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d146      	bne.n	800c160 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	015a      	lsls	r2, r3, #5
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	4413      	add	r3, r2
 800c0da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0de:	4619      	mov	r1, r3
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	015a      	lsls	r2, r3, #5
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	4413      	add	r3, r2
 800c0e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c0f2:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	015a      	lsls	r2, r3, #5
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	4413      	add	r3, r2
 800c0fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c100:	4619      	mov	r1, r3
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	015a      	lsls	r2, r3, #5
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	4413      	add	r3, r2
 800c10a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c114:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	015a      	lsls	r2, r3, #5
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	4413      	add	r3, r2
 800c11e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c122:	4619      	mov	r1, r3
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	015a      	lsls	r2, r3, #5
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	4413      	add	r3, r2
 800c12c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c136:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	3301      	adds	r3, #1
 800c13c:	617b      	str	r3, [r7, #20]
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c144:	d81e      	bhi.n	800c184 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	015a      	lsls	r2, r3, #5
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	4413      	add	r3, r2
 800c14e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c158:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c15c:	d0ec      	beq.n	800c138 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c15e:	e086      	b.n	800c26e <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	015a      	lsls	r2, r3, #5
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	4413      	add	r3, r2
 800c168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c16c:	4619      	mov	r1, r3
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	015a      	lsls	r2, r3, #5
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	4413      	add	r3, r2
 800c176:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c180:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c182:	e074      	b.n	800c26e <USB_HC_Halt+0x204>
          break;
 800c184:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c186:	e072      	b.n	800c26e <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	015a      	lsls	r2, r3, #5
 800c18c:	693b      	ldr	r3, [r7, #16]
 800c18e:	4413      	add	r3, r2
 800c190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c194:	4619      	mov	r1, r3
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	015a      	lsls	r2, r3, #5
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	4413      	add	r3, r2
 800c19e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1a2:	681b      	ldr	r3, [r3, #0]
 800c1a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c1a8:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c1b0:	691b      	ldr	r3, [r3, #16]
 800c1b2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d146      	bne.n	800c248 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	015a      	lsls	r2, r3, #5
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1c6:	4619      	mov	r1, r3
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	015a      	lsls	r2, r3, #5
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	4413      	add	r3, r2
 800c1d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1da:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	015a      	lsls	r2, r3, #5
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	4413      	add	r3, r2
 800c1e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	015a      	lsls	r2, r3, #5
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	4413      	add	r3, r2
 800c1f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c1fc:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	015a      	lsls	r2, r3, #5
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	4413      	add	r3, r2
 800c206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c20a:	4619      	mov	r1, r3
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	015a      	lsls	r2, r3, #5
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	4413      	add	r3, r2
 800c214:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c21e:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	3301      	adds	r3, #1
 800c224:	617b      	str	r3, [r7, #20]
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c22c:	d81e      	bhi.n	800c26c <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	015a      	lsls	r2, r3, #5
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	4413      	add	r3, r2
 800c236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c240:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c244:	d0ec      	beq.n	800c220 <USB_HC_Halt+0x1b6>
 800c246:	e012      	b.n	800c26e <USB_HC_Halt+0x204>
    }
    else
    {
       USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	015a      	lsls	r2, r3, #5
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	4413      	add	r3, r2
 800c250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c254:	4619      	mov	r1, r3
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	015a      	lsls	r2, r3, #5
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	4413      	add	r3, r2
 800c25e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c268:	600b      	str	r3, [r1, #0]
 800c26a:	e000      	b.n	800c26e <USB_HC_Halt+0x204>
          break;
 800c26c:	bf00      	nop
    }
  }

  return HAL_OK;
 800c26e:	2300      	movs	r3, #0
}
 800c270:	4618      	mov	r0, r3
 800c272:	371c      	adds	r7, #28
 800c274:	46bd      	mov	sp, r7
 800c276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c27a:	4770      	bx	lr

0800c27c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b087      	sub	sp, #28
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	460b      	mov	r3, r1
 800c286:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800c28c:	78fb      	ldrb	r3, [r7, #3]
 800c28e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800c290:	2301      	movs	r3, #1
 800c292:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800c294:	693b      	ldr	r3, [r7, #16]
 800c296:	015a      	lsls	r2, r3, #5
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	4413      	add	r3, r2
 800c29c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	04da      	lsls	r2, r3, #19
 800c2a6:	4b12      	ldr	r3, [pc, #72]	; (800c2f0 <USB_DoPing+0x74>)
 800c2a8:	4013      	ands	r3, r2
 800c2aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c2ae:	610b      	str	r3, [r1, #16]
                            USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	015a      	lsls	r2, r3, #5
 800c2b4:	697b      	ldr	r3, [r7, #20]
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c2c6:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800c2c8:	68bb      	ldr	r3, [r7, #8]
 800c2ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c2ce:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800c2d0:	693b      	ldr	r3, [r7, #16]
 800c2d2:	015a      	lsls	r2, r3, #5
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	4413      	add	r3, r2
 800c2d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c2dc:	461a      	mov	r2, r3
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800c2e2:	2300      	movs	r3, #0
}
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	371c      	adds	r7, #28
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ee:	4770      	bx	lr
 800c2f0:	1ff80000 	.word	0x1ff80000

0800c2f4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b086      	sub	sp, #24
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800c300:	2300      	movs	r3, #0
 800c302:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f7ff f9a4 	bl	800b652 <USB_DisableGlobalInt>

    /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800c30a:	2110      	movs	r1, #16
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f7ff f9db 	bl	800b6c8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f7ff f9fe 	bl	800b714 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800c318:	2300      	movs	r3, #0
 800c31a:	613b      	str	r3, [r7, #16]
 800c31c:	e01f      	b.n	800c35e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	015a      	lsls	r2, r3, #5
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	4413      	add	r3, r2
 800c326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c334:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c33c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c344:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	015a      	lsls	r2, r3, #5
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	4413      	add	r3, r2
 800c34e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c352:	461a      	mov	r2, r3
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	3301      	adds	r3, #1
 800c35c:	613b      	str	r3, [r7, #16]
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	2b0f      	cmp	r3, #15
 800c362:	d9dc      	bls.n	800c31e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800c364:	2300      	movs	r3, #0
 800c366:	613b      	str	r3, [r7, #16]
 800c368:	e034      	b.n	800c3d4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	015a      	lsls	r2, r3, #5
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	4413      	add	r3, r2
 800c372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c380:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c388:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c390:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	015a      	lsls	r2, r3, #5
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	4413      	add	r3, r2
 800c39a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c39e:	461a      	mov	r2, r3
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800c3a4:	697b      	ldr	r3, [r7, #20]
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	617b      	str	r3, [r7, #20]
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c3b0:	d80c      	bhi.n	800c3cc <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	015a      	lsls	r2, r3, #5
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	4413      	add	r3, r2
 800c3ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c3c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c3c8:	d0ec      	beq.n	800c3a4 <USB_StopHost+0xb0>
 800c3ca:	e000      	b.n	800c3ce <USB_StopHost+0xda>
        break;
 800c3cc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	613b      	str	r3, [r7, #16]
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	2b0f      	cmp	r3, #15
 800c3d8:	d9c7      	bls.n	800c36a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3e6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	f04f 32ff 	mov.w	r2, #4294967295
 800c3ee:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7ff f91d 	bl	800b630 <USB_EnableGlobalInt>

  return HAL_OK;
 800c3f6:	2300      	movs	r3, #0
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3718      	adds	r7, #24
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}

0800c400 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800c400:	b590      	push	{r4, r7, lr}
 800c402:	b089      	sub	sp, #36	; 0x24
 800c404:	af04      	add	r7, sp, #16
 800c406:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0U;
 800c408:	2300      	movs	r3, #0
 800c40a:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL;
 800c40c:	2302      	movs	r3, #2
 800c40e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c416:	7919      	ldrb	r1, [r3, #4]
 800c418:	2350      	movs	r3, #80	; 0x50
 800c41a:	2206      	movs	r2, #6
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f001 fc4f 	bl	800dcc0 <USBH_FindInterface>
 800c422:	4603      	mov	r3, r0
 800c424:	73bb      	strb	r3, [r7, #14]

  if(interface == 0xFFU) /* Not Valid Interface */
 800c426:	7bbb      	ldrb	r3, [r7, #14]
 800c428:	2bff      	cmp	r3, #255	; 0xff
 800c42a:	d102      	bne.n	800c432 <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;
 800c42c:	2302      	movs	r3, #2
 800c42e:	73fb      	strb	r3, [r7, #15]
 800c430:	e10b      	b.n	800c64a <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800c432:	7bbb      	ldrb	r3, [r7, #14]
 800c434:	4619      	mov	r1, r3
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f001 fc26 	bl	800dc88 <USBH_SelectInterface>

    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800c442:	f44f 7080 	mov.w	r0, #256	; 0x100
 800c446:	f011 fcdb 	bl	801de00 <malloc>
 800c44a:	4603      	mov	r3, r0
 800c44c:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c454:	69db      	ldr	r3, [r3, #28]
 800c456:	60bb      	str	r3, [r7, #8]

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c45e:	4619      	mov	r1, r3
 800c460:	687a      	ldr	r2, [r7, #4]
 800c462:	231a      	movs	r3, #26
 800c464:	fb03 f301 	mul.w	r3, r3, r1
 800c468:	4413      	add	r3, r2
 800c46a:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	b25b      	sxtb	r3, r3
 800c472:	2b00      	cmp	r3, #0
 800c474:	da1c      	bge.n	800c4b0 <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c47c:	4619      	mov	r1, r3
 800c47e:	687a      	ldr	r2, [r7, #4]
 800c480:	231a      	movs	r3, #26
 800c482:	fb03 f301 	mul.w	r3, r3, r1
 800c486:	4413      	add	r3, r2
 800c488:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800c48c:	781a      	ldrb	r2, [r3, #0]
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c498:	4619      	mov	r1, r3
 800c49a:	687a      	ldr	r2, [r7, #4]
 800c49c:	231a      	movs	r3, #26
 800c49e:	fb03 f301 	mul.w	r3, r3, r1
 800c4a2:	4413      	add	r3, r2
 800c4a4:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800c4a8:	881a      	ldrh	r2, [r3, #0]
 800c4aa:	68bb      	ldr	r3, [r7, #8]
 800c4ac:	815a      	strh	r2, [r3, #10]
 800c4ae:	e01b      	b.n	800c4e8 <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	231a      	movs	r3, #26
 800c4bc:	fb03 f301 	mul.w	r3, r3, r1
 800c4c0:	4413      	add	r3, r2
 800c4c2:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800c4c6:	781a      	ldrb	r2, [r3, #0]
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	687a      	ldr	r2, [r7, #4]
 800c4d6:	231a      	movs	r3, #26
 800c4d8:	fb03 f301 	mul.w	r3, r3, r1
 800c4dc:	4413      	add	r3, r2
 800c4de:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800c4e2:	881a      	ldrh	r2, [r3, #0]
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	811a      	strh	r2, [r3, #8]
    }

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	687a      	ldr	r2, [r7, #4]
 800c4f2:	231a      	movs	r3, #26
 800c4f4:	fb03 f301 	mul.w	r3, r3, r1
 800c4f8:	4413      	add	r3, r2
 800c4fa:	f203 3352 	addw	r3, r3, #850	; 0x352
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	b25b      	sxtb	r3, r3
 800c502:	2b00      	cmp	r3, #0
 800c504:	da1c      	bge.n	800c540 <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c50c:	4619      	mov	r1, r3
 800c50e:	687a      	ldr	r2, [r7, #4]
 800c510:	231a      	movs	r3, #26
 800c512:	fb03 f301 	mul.w	r3, r3, r1
 800c516:	4413      	add	r3, r2
 800c518:	f203 3352 	addw	r3, r3, #850	; 0x352
 800c51c:	781a      	ldrb	r2, [r3, #0]
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c528:	4619      	mov	r1, r3
 800c52a:	687a      	ldr	r2, [r7, #4]
 800c52c:	231a      	movs	r3, #26
 800c52e:	fb03 f301 	mul.w	r3, r3, r1
 800c532:	4413      	add	r3, r2
 800c534:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800c538:	881a      	ldrh	r2, [r3, #0]
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	815a      	strh	r2, [r3, #10]
 800c53e:	e01b      	b.n	800c578 <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c546:	4619      	mov	r1, r3
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	231a      	movs	r3, #26
 800c54c:	fb03 f301 	mul.w	r3, r3, r1
 800c550:	4413      	add	r3, r2
 800c552:	f203 3352 	addw	r3, r3, #850	; 0x352
 800c556:	781a      	ldrb	r2, [r3, #0]
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800c562:	4619      	mov	r1, r3
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	231a      	movs	r3, #26
 800c568:	fb03 f301 	mul.w	r3, r3, r1
 800c56c:	4413      	add	r3, r2
 800c56e:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800c572:	881a      	ldrh	r2, [r3, #0]
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	811a      	strh	r2, [r3, #8]
    }

    MSC_Handle->current_lun = 0U;
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	2200      	movs	r2, #0
 800c57c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0U;
 800c580:	68bb      	ldr	r3, [r7, #8]
 800c582:	2200      	movs	r2, #0
 800c584:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	2200      	movs	r2, #0
 800c58c:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	2200      	movs	r2, #0
 800c592:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	2200      	movs	r2, #0
 800c598:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	799b      	ldrb	r3, [r3, #6]
 800c59e:	4619      	mov	r1, r3
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f002 fcb4 	bl	800ef0e <USBH_AllocPipe>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	68bb      	ldr	r3, [r7, #8]
 800c5ac:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	79db      	ldrb	r3, [r3, #7]
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f002 fcaa 	bl	800ef0e <USBH_AllocPipe>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	461a      	mov	r2, r3
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 800c5c2:	6878      	ldr	r0, [r7, #4]
 800c5c4:	f000 fdac 	bl	800d120 <USBH_MSC_BOT_Init>

    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	3390      	adds	r3, #144	; 0x90
 800c5cc:	2268      	movs	r2, #104	; 0x68
 800c5ce:	2100      	movs	r1, #0
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	f011 fe3e 	bl	801e252 <memset>

    /* Open the new channels */
    USBH_OpenPipe  (phost,
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	7959      	ldrb	r1, [r3, #5]
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	7998      	ldrb	r0, [r3, #6]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	8912      	ldrh	r2, [r2, #8]
 800c5ee:	9202      	str	r2, [sp, #8]
 800c5f0:	2202      	movs	r2, #2
 800c5f2:	9201      	str	r2, [sp, #4]
 800c5f4:	9300      	str	r3, [sp, #0]
 800c5f6:	4623      	mov	r3, r4
 800c5f8:	4602      	mov	r2, r0
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f002 fc58 	bl	800eeb0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);

    USBH_OpenPipe  (phost,
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	7919      	ldrb	r1, [r3, #4]
 800c604:	68bb      	ldr	r3, [r7, #8]
 800c606:	79d8      	ldrb	r0, [r3, #7]
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c614:	68ba      	ldr	r2, [r7, #8]
 800c616:	8952      	ldrh	r2, [r2, #10]
 800c618:	9202      	str	r2, [sp, #8]
 800c61a:	2202      	movs	r2, #2
 800c61c:	9201      	str	r2, [sp, #4]
 800c61e:	9300      	str	r3, [sp, #0]
 800c620:	4623      	mov	r3, r4
 800c622:	4602      	mov	r2, r0
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f002 fc43 	bl	800eeb0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);

    USBH_LL_SetToggle (phost, MSC_Handle->InPipe, 0U);
 800c62a:	68bb      	ldr	r3, [r7, #8]
 800c62c:	791b      	ldrb	r3, [r3, #4]
 800c62e:	2200      	movs	r2, #0
 800c630:	4619      	mov	r1, r3
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	f009 fc5c 	bl	8015ef0 <USBH_LL_SetToggle>
    USBH_LL_SetToggle (phost, MSC_Handle->OutPipe, 0U);
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	795b      	ldrb	r3, [r3, #5]
 800c63c:	2200      	movs	r2, #0
 800c63e:	4619      	mov	r1, r3
 800c640:	6878      	ldr	r0, [r7, #4]
 800c642:	f009 fc55 	bl	8015ef0 <USBH_LL_SetToggle>
    status = USBH_OK;
 800c646:	2300      	movs	r3, #0
 800c648:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800c64a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3714      	adds	r7, #20
 800c650:	46bd      	mov	sp, r7
 800c652:	bd90      	pop	{r4, r7, pc}

0800c654 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800c654:	b580      	push	{r7, lr}
 800c656:	b084      	sub	sp, #16
 800c658:	af00      	add	r7, sp, #0
 800c65a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c662:	69db      	ldr	r3, [r3, #28]
 800c664:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	795b      	ldrb	r3, [r3, #5]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d00e      	beq.n	800c68c <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	795b      	ldrb	r3, [r3, #5]
 800c672:	4619      	mov	r1, r3
 800c674:	6878      	ldr	r0, [r7, #4]
 800c676:	f002 fc3a 	bl	800eeee <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	795b      	ldrb	r3, [r3, #5]
 800c67e:	4619      	mov	r1, r3
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f002 fc62 	bl	800ef4a <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2200      	movs	r2, #0
 800c68a:	715a      	strb	r2, [r3, #5]
  }

  if ( MSC_Handle->InPipe)
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	791b      	ldrb	r3, [r3, #4]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d00e      	beq.n	800c6b2 <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	791b      	ldrb	r3, [r3, #4]
 800c698:	4619      	mov	r1, r3
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f002 fc27 	bl	800eeee <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	791b      	ldrb	r3, [r3, #4]
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	6878      	ldr	r0, [r7, #4]
 800c6a8:	f002 fc4f 	bl	800ef4a <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	711a      	strb	r2, [r3, #4]
  }

  if(phost->pActiveClass->pData)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c6b8:	69db      	ldr	r3, [r3, #28]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d00b      	beq.n	800c6d6 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c6c4:	69db      	ldr	r3, [r3, #28]
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f011 fba2 	bl	801de10 <free>
    phost->pActiveClass->pData = 0;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c6d2:	2200      	movs	r2, #0
 800c6d4:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800c6d6:	2300      	movs	r3, #0
}
 800c6d8:	4618      	mov	r0, r3
 800c6da:	3710      	adds	r7, #16
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	bd80      	pop	{r7, pc}

0800c6e0 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b084      	sub	sp, #16
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c6ee:	69db      	ldr	r3, [r3, #28]
 800c6f0:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800c6f6:	68bb      	ldr	r3, [r7, #8]
 800c6f8:	7b9b      	ldrb	r3, [r3, #14]
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	d004      	beq.n	800c708 <USBH_MSC_ClassRequest+0x28>
 800c6fe:	2b03      	cmp	r3, #3
 800c700:	d03e      	beq.n	800c780 <USBH_MSC_ClassRequest+0xa0>
 800c702:	2b00      	cmp	r3, #0
 800c704:	d000      	beq.n	800c708 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
    }
    break;

  default:
    break;
 800c706:	e04a      	b.n	800c79e <USBH_MSC_ClassRequest+0xbe>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)(void *)&MSC_Handle->max_lun);
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	4619      	mov	r1, r3
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f000 fce9 	bl	800d0e4 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800c712:	4603      	mov	r3, r0
 800c714:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800c716:	7bfb      	ldrb	r3, [r7, #15]
 800c718:	2b03      	cmp	r3, #3
 800c71a:	d104      	bne.n	800c726 <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0U;
 800c71c:	68bb      	ldr	r3, [r7, #8]
 800c71e:	2200      	movs	r2, #0
 800c720:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800c722:	2300      	movs	r3, #0
 800c724:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800c726:	7bfb      	ldrb	r3, [r7, #15]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d135      	bne.n	800c798 <USBH_MSC_ClassRequest+0xb8>
      MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN)? MAX_SUPPORTED_LUN : (uint8_t )(MSC_Handle->max_lun) + 1U;
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	2b02      	cmp	r3, #2
 800c732:	d804      	bhi.n	800c73e <USBH_MSC_ClassRequest+0x5e>
 800c734:	68bb      	ldr	r3, [r7, #8]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	3301      	adds	r3, #1
 800c73c:	e000      	b.n	800c740 <USBH_MSC_ClassRequest+0x60>
 800c73e:	2302      	movs	r3, #2
 800c740:	68ba      	ldr	r2, [r7, #8]
 800c742:	6013      	str	r3, [r2, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800c744:	2300      	movs	r3, #0
 800c746:	73bb      	strb	r3, [r7, #14]
 800c748:	e014      	b.n	800c774 <USBH_MSC_ClassRequest+0x94>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800c74a:	7bbb      	ldrb	r3, [r7, #14]
 800c74c:	68ba      	ldr	r2, [r7, #8]
 800c74e:	2134      	movs	r1, #52	; 0x34
 800c750:	fb01 f303 	mul.w	r3, r1, r3
 800c754:	4413      	add	r3, r2
 800c756:	3392      	adds	r3, #146	; 0x92
 800c758:	2202      	movs	r2, #2
 800c75a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0U;
 800c75c:	7bbb      	ldrb	r3, [r7, #14]
 800c75e:	68ba      	ldr	r2, [r7, #8]
 800c760:	2134      	movs	r1, #52	; 0x34
 800c762:	fb01 f303 	mul.w	r3, r1, r3
 800c766:	4413      	add	r3, r2
 800c768:	33c1      	adds	r3, #193	; 0xc1
 800c76a:	2200      	movs	r2, #0
 800c76c:	701a      	strb	r2, [r3, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800c76e:	7bbb      	ldrb	r3, [r7, #14]
 800c770:	3301      	adds	r3, #1
 800c772:	73bb      	strb	r3, [r7, #14]
 800c774:	7bba      	ldrb	r2, [r7, #14]
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	429a      	cmp	r2, r3
 800c77c:	d3e5      	bcc.n	800c74a <USBH_MSC_ClassRequest+0x6a>
    break;
 800c77e:	e00b      	b.n	800c798 <USBH_MSC_ClassRequest+0xb8>
    if(USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800c780:	2100      	movs	r1, #0
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f001 ff60 	bl	800e648 <USBH_ClrFeature>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d106      	bne.n	800c79c <USBH_MSC_ClassRequest+0xbc>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	7bda      	ldrb	r2, [r3, #15]
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	739a      	strb	r2, [r3, #14]
    break;
 800c796:	e001      	b.n	800c79c <USBH_MSC_ClassRequest+0xbc>
    break;
 800c798:	bf00      	nop
 800c79a:	e000      	b.n	800c79e <USBH_MSC_ClassRequest+0xbe>
    break;
 800c79c:	bf00      	nop
  }

  return status;
 800c79e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3710      	adds	r7, #16
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}

0800c7a8 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b086      	sub	sp, #24
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c7b6:	69db      	ldr	r3, [r3, #28]
 800c7b8:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c7be:	2301      	movs	r3, #1
 800c7c0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	7b1b      	ldrb	r3, [r3, #12]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d003      	beq.n	800c7d6 <USBH_MSC_Process+0x2e>
 800c7ce:	2b01      	cmp	r3, #1
 800c7d0:	f000 8271 	beq.w	800ccb6 <USBH_MSC_Process+0x50e>
  case MSC_IDLE:
    error = USBH_OK;
    break;

  default:
    break;
 800c7d4:	e272      	b.n	800ccbc <USBH_MSC_Process+0x514>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 800c7d6:	693b      	ldr	r3, [r7, #16]
 800c7d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c7dc:	461a      	mov	r2, r3
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	f080 824f 	bcs.w	800cc86 <USBH_MSC_Process+0x4de>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	693a      	ldr	r2, [r7, #16]
 800c7f2:	2334      	movs	r3, #52	; 0x34
 800c7f4:	fb03 f301 	mul.w	r3, r3, r1
 800c7f8:	4413      	add	r3, r2
 800c7fa:	3391      	adds	r3, #145	; 0x91
 800c7fc:	2201      	movs	r2, #1
 800c7fe:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c806:	4619      	mov	r1, r3
 800c808:	693a      	ldr	r2, [r7, #16]
 800c80a:	2334      	movs	r3, #52	; 0x34
 800c80c:	fb03 f301 	mul.w	r3, r3, r1
 800c810:	4413      	add	r3, r2
 800c812:	3390      	adds	r3, #144	; 0x90
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	2b08      	cmp	r3, #8
 800c818:	f200 8243 	bhi.w	800cca2 <USBH_MSC_Process+0x4fa>
 800c81c:	a201      	add	r2, pc, #4	; (adr r2, 800c824 <USBH_MSC_Process+0x7c>)
 800c81e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c822:	bf00      	nop
 800c824:	0800c849 	.word	0x0800c849
 800c828:	0800cca3 	.word	0x0800cca3
 800c82c:	0800c911 	.word	0x0800c911
 800c830:	0800ca95 	.word	0x0800ca95
 800c834:	0800c86f 	.word	0x0800c86f
 800c838:	0800cb61 	.word	0x0800cb61
 800c83c:	0800cca3 	.word	0x0800cca3
 800c840:	0800cca3 	.word	0x0800cca3
 800c844:	0800cc75 	.word	0x0800cc75
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c84e:	4619      	mov	r1, r3
 800c850:	693a      	ldr	r2, [r7, #16]
 800c852:	2334      	movs	r3, #52	; 0x34
 800c854:	fb03 f301 	mul.w	r3, r3, r1
 800c858:	4413      	add	r3, r2
 800c85a:	3390      	adds	r3, #144	; 0x90
 800c85c:	2204      	movs	r2, #4
 800c85e:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        break;
 800c86c:	e222      	b.n	800ccb4 <USBH_MSC_Process+0x50c>
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c874:	b2d9      	uxtb	r1, r3
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c87c:	461a      	mov	r2, r3
 800c87e:	2334      	movs	r3, #52	; 0x34
 800c880:	fb03 f302 	mul.w	r3, r3, r2
 800c884:	3398      	adds	r3, #152	; 0x98
 800c886:	693a      	ldr	r2, [r7, #16]
 800c888:	4413      	add	r3, r2
 800c88a:	3307      	adds	r3, #7
 800c88c:	461a      	mov	r2, r3
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f000 ff68 	bl	800d764 <USBH_MSC_SCSI_Inquiry>
 800c894:	4603      	mov	r3, r0
 800c896:	73fb      	strb	r3, [r7, #15]
        if (scsi_status == USBH_OK)
 800c898:	7bfb      	ldrb	r3, [r7, #15]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d10b      	bne.n	800c8b6 <USBH_MSC_Process+0x10e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c8a4:	4619      	mov	r1, r3
 800c8a6:	693a      	ldr	r2, [r7, #16]
 800c8a8:	2334      	movs	r3, #52	; 0x34
 800c8aa:	fb03 f301 	mul.w	r3, r3, r1
 800c8ae:	4413      	add	r3, r2
 800c8b0:	3390      	adds	r3, #144	; 0x90
 800c8b2:	2202      	movs	r2, #2
 800c8b4:	701a      	strb	r2, [r3, #0]
        if (scsi_status == USBH_FAIL)
 800c8b6:	7bfb      	ldrb	r3, [r7, #15]
 800c8b8:	2b02      	cmp	r3, #2
 800c8ba:	d10c      	bne.n	800c8d6 <USBH_MSC_Process+0x12e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	693a      	ldr	r2, [r7, #16]
 800c8c6:	2334      	movs	r3, #52	; 0x34
 800c8c8:	fb03 f301 	mul.w	r3, r3, r1
 800c8cc:	4413      	add	r3, r2
 800c8ce:	3390      	adds	r3, #144	; 0x90
 800c8d0:	2205      	movs	r2, #5
 800c8d2:	701a      	strb	r2, [r3, #0]
        break;
 800c8d4:	e1e7      	b.n	800cca6 <USBH_MSC_Process+0x4fe>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c8d6:	7bfb      	ldrb	r3, [r7, #15]
 800c8d8:	2b04      	cmp	r3, #4
 800c8da:	f040 81e4 	bne.w	800cca6 <USBH_MSC_Process+0x4fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	693a      	ldr	r2, [r7, #16]
 800c8e8:	2334      	movs	r3, #52	; 0x34
 800c8ea:	fb03 f301 	mul.w	r3, r3, r1
 800c8ee:	4413      	add	r3, r2
 800c8f0:	3390      	adds	r3, #144	; 0x90
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c8fc:	4619      	mov	r1, r3
 800c8fe:	693a      	ldr	r2, [r7, #16]
 800c900:	2334      	movs	r3, #52	; 0x34
 800c902:	fb03 f301 	mul.w	r3, r3, r1
 800c906:	4413      	add	r3, r2
 800c908:	3391      	adds	r3, #145	; 0x91
 800c90a:	2202      	movs	r2, #2
 800c90c:	701a      	strb	r2, [r3, #0]
        break;
 800c90e:	e1ca      	b.n	800cca6 <USBH_MSC_Process+0x4fe>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c916:	b2db      	uxtb	r3, r3
 800c918:	4619      	mov	r1, r3
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 fe64 	bl	800d5e8 <USBH_MSC_SCSI_TestUnitReady>
 800c920:	4603      	mov	r3, r0
 800c922:	73bb      	strb	r3, [r7, #14]
        if (ready_status == USBH_OK)
 800c924:	7bbb      	ldrb	r3, [r7, #14]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d149      	bne.n	800c9be <USBH_MSC_Process+0x216>
          if(MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c930:	4619      	mov	r1, r3
 800c932:	693a      	ldr	r2, [r7, #16]
 800c934:	2334      	movs	r3, #52	; 0x34
 800c936:	fb03 f301 	mul.w	r3, r3, r1
 800c93a:	4413      	add	r3, r2
 800c93c:	3392      	adds	r3, #146	; 0x92
 800c93e:	781b      	ldrb	r3, [r3, #0]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d00c      	beq.n	800c95e <USBH_MSC_Process+0x1b6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c94a:	4619      	mov	r1, r3
 800c94c:	693a      	ldr	r2, [r7, #16]
 800c94e:	2334      	movs	r3, #52	; 0x34
 800c950:	fb03 f301 	mul.w	r3, r3, r1
 800c954:	4413      	add	r3, r2
 800c956:	33c1      	adds	r3, #193	; 0xc1
 800c958:	2201      	movs	r2, #1
 800c95a:	701a      	strb	r2, [r3, #0]
 800c95c:	e00b      	b.n	800c976 <USBH_MSC_Process+0x1ce>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c95e:	693b      	ldr	r3, [r7, #16]
 800c960:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c964:	4619      	mov	r1, r3
 800c966:	693a      	ldr	r2, [r7, #16]
 800c968:	2334      	movs	r3, #52	; 0x34
 800c96a:	fb03 f301 	mul.w	r3, r3, r1
 800c96e:	4413      	add	r3, r2
 800c970:	33c1      	adds	r3, #193	; 0xc1
 800c972:	2200      	movs	r2, #0
 800c974:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c97c:	4619      	mov	r1, r3
 800c97e:	693a      	ldr	r2, [r7, #16]
 800c980:	2334      	movs	r3, #52	; 0x34
 800c982:	fb03 f301 	mul.w	r3, r3, r1
 800c986:	4413      	add	r3, r2
 800c988:	3390      	adds	r3, #144	; 0x90
 800c98a:	2203      	movs	r2, #3
 800c98c:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c994:	4619      	mov	r1, r3
 800c996:	693a      	ldr	r2, [r7, #16]
 800c998:	2334      	movs	r3, #52	; 0x34
 800c99a:	fb03 f301 	mul.w	r3, r3, r1
 800c99e:	4413      	add	r3, r2
 800c9a0:	3391      	adds	r3, #145	; 0x91
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	693a      	ldr	r2, [r7, #16]
 800c9b0:	2334      	movs	r3, #52	; 0x34
 800c9b2:	fb03 f301 	mul.w	r3, r3, r1
 800c9b6:	4413      	add	r3, r2
 800c9b8:	3392      	adds	r3, #146	; 0x92
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	701a      	strb	r2, [r3, #0]
        if (ready_status == USBH_FAIL)
 800c9be:	7bbb      	ldrb	r3, [r7, #14]
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	d14a      	bne.n	800ca5a <USBH_MSC_Process+0x2b2>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c9ca:	4619      	mov	r1, r3
 800c9cc:	693a      	ldr	r2, [r7, #16]
 800c9ce:	2334      	movs	r3, #52	; 0x34
 800c9d0:	fb03 f301 	mul.w	r3, r3, r1
 800c9d4:	4413      	add	r3, r2
 800c9d6:	3392      	adds	r3, #146	; 0x92
 800c9d8:	781b      	ldrb	r3, [r3, #0]
 800c9da:	2b02      	cmp	r3, #2
 800c9dc:	d00c      	beq.n	800c9f8 <USBH_MSC_Process+0x250>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c9de:	693b      	ldr	r3, [r7, #16]
 800c9e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	693a      	ldr	r2, [r7, #16]
 800c9e8:	2334      	movs	r3, #52	; 0x34
 800c9ea:	fb03 f301 	mul.w	r3, r3, r1
 800c9ee:	4413      	add	r3, r2
 800c9f0:	33c1      	adds	r3, #193	; 0xc1
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	701a      	strb	r2, [r3, #0]
 800c9f6:	e00b      	b.n	800ca10 <USBH_MSC_Process+0x268>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c9fe:	4619      	mov	r1, r3
 800ca00:	693a      	ldr	r2, [r7, #16]
 800ca02:	2334      	movs	r3, #52	; 0x34
 800ca04:	fb03 f301 	mul.w	r3, r3, r1
 800ca08:	4413      	add	r3, r2
 800ca0a:	33c1      	adds	r3, #193	; 0xc1
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800ca10:	693b      	ldr	r3, [r7, #16]
 800ca12:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca16:	4619      	mov	r1, r3
 800ca18:	693a      	ldr	r2, [r7, #16]
 800ca1a:	2334      	movs	r3, #52	; 0x34
 800ca1c:	fb03 f301 	mul.w	r3, r3, r1
 800ca20:	4413      	add	r3, r2
 800ca22:	3390      	adds	r3, #144	; 0x90
 800ca24:	2205      	movs	r2, #5
 800ca26:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800ca28:	693b      	ldr	r3, [r7, #16]
 800ca2a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca2e:	4619      	mov	r1, r3
 800ca30:	693a      	ldr	r2, [r7, #16]
 800ca32:	2334      	movs	r3, #52	; 0x34
 800ca34:	fb03 f301 	mul.w	r3, r3, r1
 800ca38:	4413      	add	r3, r2
 800ca3a:	3391      	adds	r3, #145	; 0x91
 800ca3c:	2201      	movs	r2, #1
 800ca3e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca46:	4619      	mov	r1, r3
 800ca48:	693a      	ldr	r2, [r7, #16]
 800ca4a:	2334      	movs	r3, #52	; 0x34
 800ca4c:	fb03 f301 	mul.w	r3, r3, r1
 800ca50:	4413      	add	r3, r2
 800ca52:	3392      	adds	r3, #146	; 0x92
 800ca54:	2202      	movs	r2, #2
 800ca56:	701a      	strb	r2, [r3, #0]
        break;
 800ca58:	e127      	b.n	800ccaa <USBH_MSC_Process+0x502>
          if (ready_status == USBH_UNRECOVERED_ERROR)
 800ca5a:	7bbb      	ldrb	r3, [r7, #14]
 800ca5c:	2b04      	cmp	r3, #4
 800ca5e:	f040 8124 	bne.w	800ccaa <USBH_MSC_Process+0x502>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca68:	4619      	mov	r1, r3
 800ca6a:	693a      	ldr	r2, [r7, #16]
 800ca6c:	2334      	movs	r3, #52	; 0x34
 800ca6e:	fb03 f301 	mul.w	r3, r3, r1
 800ca72:	4413      	add	r3, r2
 800ca74:	3390      	adds	r3, #144	; 0x90
 800ca76:	2201      	movs	r2, #1
 800ca78:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca80:	4619      	mov	r1, r3
 800ca82:	693a      	ldr	r2, [r7, #16]
 800ca84:	2334      	movs	r3, #52	; 0x34
 800ca86:	fb03 f301 	mul.w	r3, r3, r1
 800ca8a:	4413      	add	r3, r2
 800ca8c:	3391      	adds	r3, #145	; 0x91
 800ca8e:	2202      	movs	r2, #2
 800ca90:	701a      	strb	r2, [r3, #0]
        break;
 800ca92:	e10a      	b.n	800ccaa <USBH_MSC_Process+0x502>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800ca9a:	b2d9      	uxtb	r1, r3
 800ca9c:	693b      	ldr	r3, [r7, #16]
 800ca9e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800caa2:	461a      	mov	r2, r3
 800caa4:	2334      	movs	r3, #52	; 0x34
 800caa6:	fb03 f302 	mul.w	r3, r3, r2
 800caaa:	3390      	adds	r3, #144	; 0x90
 800caac:	693a      	ldr	r2, [r7, #16]
 800caae:	4413      	add	r3, r2
 800cab0:	3304      	adds	r3, #4
 800cab2:	461a      	mov	r2, r3
 800cab4:	6878      	ldr	r0, [r7, #4]
 800cab6:	f000 fdda 	bl	800d66e <USBH_MSC_SCSI_ReadCapacity>
 800caba:	4603      	mov	r3, r0
 800cabc:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800cabe:	7bfb      	ldrb	r3, [r7, #15]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d120      	bne.n	800cb06 <USBH_MSC_Process+0x35e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cac4:	693b      	ldr	r3, [r7, #16]
 800cac6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800caca:	4619      	mov	r1, r3
 800cacc:	693a      	ldr	r2, [r7, #16]
 800cace:	2334      	movs	r3, #52	; 0x34
 800cad0:	fb03 f301 	mul.w	r3, r3, r1
 800cad4:	4413      	add	r3, r2
 800cad6:	3390      	adds	r3, #144	; 0x90
 800cad8:	2201      	movs	r2, #1
 800cada:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cae2:	4619      	mov	r1, r3
 800cae4:	693a      	ldr	r2, [r7, #16]
 800cae6:	2334      	movs	r3, #52	; 0x34
 800cae8:	fb03 f301 	mul.w	r3, r3, r1
 800caec:	4413      	add	r3, r2
 800caee:	3391      	adds	r3, #145	; 0x91
 800caf0:	2200      	movs	r2, #0
 800caf2:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800caf4:	693b      	ldr	r3, [r7, #16]
 800caf6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cafa:	3301      	adds	r3, #1
 800cafc:	b29a      	uxth	r2, r3
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800cb04:	e0d3      	b.n	800ccae <USBH_MSC_Process+0x506>
        else if(scsi_status == USBH_FAIL)
 800cb06:	7bfb      	ldrb	r3, [r7, #15]
 800cb08:	2b02      	cmp	r3, #2
 800cb0a:	d10c      	bne.n	800cb26 <USBH_MSC_Process+0x37e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800cb0c:	693b      	ldr	r3, [r7, #16]
 800cb0e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb12:	4619      	mov	r1, r3
 800cb14:	693a      	ldr	r2, [r7, #16]
 800cb16:	2334      	movs	r3, #52	; 0x34
 800cb18:	fb03 f301 	mul.w	r3, r3, r1
 800cb1c:	4413      	add	r3, r2
 800cb1e:	3390      	adds	r3, #144	; 0x90
 800cb20:	2205      	movs	r2, #5
 800cb22:	701a      	strb	r2, [r3, #0]
        break;
 800cb24:	e0c3      	b.n	800ccae <USBH_MSC_Process+0x506>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800cb26:	7bfb      	ldrb	r3, [r7, #15]
 800cb28:	2b04      	cmp	r3, #4
 800cb2a:	f040 80c0 	bne.w	800ccae <USBH_MSC_Process+0x506>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb34:	4619      	mov	r1, r3
 800cb36:	693a      	ldr	r2, [r7, #16]
 800cb38:	2334      	movs	r3, #52	; 0x34
 800cb3a:	fb03 f301 	mul.w	r3, r3, r1
 800cb3e:	4413      	add	r3, r2
 800cb40:	3390      	adds	r3, #144	; 0x90
 800cb42:	2201      	movs	r2, #1
 800cb44:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	693a      	ldr	r2, [r7, #16]
 800cb50:	2334      	movs	r3, #52	; 0x34
 800cb52:	fb03 f301 	mul.w	r3, r3, r1
 800cb56:	4413      	add	r3, r2
 800cb58:	3391      	adds	r3, #145	; 0x91
 800cb5a:	2202      	movs	r2, #2
 800cb5c:	701a      	strb	r2, [r3, #0]
        break;
 800cb5e:	e0a6      	b.n	800ccae <USBH_MSC_Process+0x506>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb66:	b2d9      	uxtb	r1, r3
 800cb68:	693b      	ldr	r3, [r7, #16]
 800cb6a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb6e:	461a      	mov	r2, r3
 800cb70:	2334      	movs	r3, #52	; 0x34
 800cb72:	fb03 f302 	mul.w	r3, r3, r2
 800cb76:	3398      	adds	r3, #152	; 0x98
 800cb78:	693a      	ldr	r2, [r7, #16]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	3304      	adds	r3, #4
 800cb7e:	461a      	mov	r2, r3
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f000 fe94 	bl	800d8ae <USBH_MSC_SCSI_RequestSense>
 800cb86:	4603      	mov	r3, r0
 800cb88:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 800cb8a:	7bfb      	ldrb	r3, [r7, #15]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d145      	bne.n	800cc1c <USBH_MSC_Process+0x474>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cb96:	4619      	mov	r1, r3
 800cb98:	693a      	ldr	r2, [r7, #16]
 800cb9a:	2334      	movs	r3, #52	; 0x34
 800cb9c:	fb03 f301 	mul.w	r3, r3, r1
 800cba0:	4413      	add	r3, r2
 800cba2:	339c      	adds	r3, #156	; 0x9c
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	2b06      	cmp	r3, #6
 800cba8:	d00c      	beq.n	800cbc4 <USBH_MSC_Process+0x41c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	693a      	ldr	r2, [r7, #16]
 800cbb4:	2334      	movs	r3, #52	; 0x34
 800cbb6:	fb03 f301 	mul.w	r3, r3, r1
 800cbba:	4413      	add	r3, r2
 800cbbc:	339c      	adds	r3, #156	; 0x9c
 800cbbe:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800cbc0:	2b02      	cmp	r3, #2
 800cbc2:	d117      	bne.n	800cbf4 <USBH_MSC_Process+0x44c>
            if((phost->Timer - MSC_Handle->timer) < 10000U)
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cbd0:	1ad3      	subs	r3, r2, r3
 800cbd2:	f242 720f 	movw	r2, #9999	; 0x270f
 800cbd6:	4293      	cmp	r3, r2
 800cbd8:	d80c      	bhi.n	800cbf4 <USBH_MSC_Process+0x44c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800cbda:	693b      	ldr	r3, [r7, #16]
 800cbdc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	693a      	ldr	r2, [r7, #16]
 800cbe4:	2334      	movs	r3, #52	; 0x34
 800cbe6:	fb03 f301 	mul.w	r3, r3, r1
 800cbea:	4413      	add	r3, r2
 800cbec:	3390      	adds	r3, #144	; 0x90
 800cbee:	2202      	movs	r2, #2
 800cbf0:	701a      	strb	r2, [r3, #0]
              break;
 800cbf2:	e05f      	b.n	800ccb4 <USBH_MSC_Process+0x50c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	693a      	ldr	r2, [r7, #16]
 800cbfe:	2334      	movs	r3, #52	; 0x34
 800cc00:	fb03 f301 	mul.w	r3, r3, r1
 800cc04:	4413      	add	r3, r2
 800cc06:	3390      	adds	r3, #144	; 0x90
 800cc08:	2201      	movs	r2, #1
 800cc0a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc12:	3301      	adds	r3, #1
 800cc14:	b29a      	uxth	r2, r3
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if(scsi_status == USBH_FAIL)
 800cc1c:	7bfb      	ldrb	r3, [r7, #15]
 800cc1e:	2b02      	cmp	r3, #2
 800cc20:	d10c      	bne.n	800cc3c <USBH_MSC_Process+0x494>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800cc22:	693b      	ldr	r3, [r7, #16]
 800cc24:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc28:	4619      	mov	r1, r3
 800cc2a:	693a      	ldr	r2, [r7, #16]
 800cc2c:	2334      	movs	r3, #52	; 0x34
 800cc2e:	fb03 f301 	mul.w	r3, r3, r1
 800cc32:	4413      	add	r3, r2
 800cc34:	3390      	adds	r3, #144	; 0x90
 800cc36:	2208      	movs	r2, #8
 800cc38:	701a      	strb	r2, [r3, #0]
        break;
 800cc3a:	e03a      	b.n	800ccb2 <USBH_MSC_Process+0x50a>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800cc3c:	7bfb      	ldrb	r3, [r7, #15]
 800cc3e:	2b04      	cmp	r3, #4
 800cc40:	d137      	bne.n	800ccb2 <USBH_MSC_Process+0x50a>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800cc42:	693b      	ldr	r3, [r7, #16]
 800cc44:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc48:	4619      	mov	r1, r3
 800cc4a:	693a      	ldr	r2, [r7, #16]
 800cc4c:	2334      	movs	r3, #52	; 0x34
 800cc4e:	fb03 f301 	mul.w	r3, r3, r1
 800cc52:	4413      	add	r3, r2
 800cc54:	3390      	adds	r3, #144	; 0x90
 800cc56:	2201      	movs	r2, #1
 800cc58:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc60:	4619      	mov	r1, r3
 800cc62:	693a      	ldr	r2, [r7, #16]
 800cc64:	2334      	movs	r3, #52	; 0x34
 800cc66:	fb03 f301 	mul.w	r3, r3, r1
 800cc6a:	4413      	add	r3, r2
 800cc6c:	3391      	adds	r3, #145	; 0x91
 800cc6e:	2202      	movs	r2, #2
 800cc70:	701a      	strb	r2, [r3, #0]
        break;
 800cc72:	e01e      	b.n	800ccb2 <USBH_MSC_Process+0x50a>
        MSC_Handle->current_lun++;
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	b29a      	uxth	r2, r3
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800cc84:	e016      	b.n	800ccb4 <USBH_MSC_Process+0x50c>
      MSC_Handle->current_lun = 0U;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	2200      	movs	r2, #0
 800cc8a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 800cc8e:	693b      	ldr	r3, [r7, #16]
 800cc90:	2201      	movs	r2, #1
 800cc92:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800cc9a:	2102      	movs	r1, #2
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	4798      	blx	r3
    break;
 800cca0:	e00c      	b.n	800ccbc <USBH_MSC_Process+0x514>
        break;
 800cca2:	bf00      	nop
 800cca4:	e00a      	b.n	800ccbc <USBH_MSC_Process+0x514>
        break;
 800cca6:	bf00      	nop
 800cca8:	e008      	b.n	800ccbc <USBH_MSC_Process+0x514>
        break;
 800ccaa:	bf00      	nop
 800ccac:	e006      	b.n	800ccbc <USBH_MSC_Process+0x514>
        break;
 800ccae:	bf00      	nop
 800ccb0:	e004      	b.n	800ccbc <USBH_MSC_Process+0x514>
        break;
 800ccb2:	bf00      	nop
    break;
 800ccb4:	e002      	b.n	800ccbc <USBH_MSC_Process+0x514>
    error = USBH_OK;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	75fb      	strb	r3, [r7, #23]
    break;
 800ccba:	bf00      	nop
  }
  return error;
 800ccbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3718      	adds	r7, #24
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}
 800ccc6:	bf00      	nop

0800ccc8 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800ccc8:	b480      	push	{r7}
 800ccca:	b083      	sub	sp, #12
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 800ccd0:	2300      	movs	r3, #0
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	370c      	adds	r7, #12
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccdc:	4770      	bx	lr

0800ccde <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ccde:	b580      	push	{r7, lr}
 800cce0:	b088      	sub	sp, #32
 800cce2:	af02      	add	r7, sp, #8
 800cce4:	6078      	str	r0, [r7, #4]
 800cce6:	460b      	mov	r3, r1
 800cce8:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ccf0:	69db      	ldr	r3, [r3, #28]
 800ccf2:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800ccf8:	2301      	movs	r3, #1
 800ccfa:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800ccfc:	78fb      	ldrb	r3, [r7, #3]
 800ccfe:	693a      	ldr	r2, [r7, #16]
 800cd00:	2134      	movs	r1, #52	; 0x34
 800cd02:	fb01 f303 	mul.w	r3, r1, r3
 800cd06:	4413      	add	r3, r2
 800cd08:	3390      	adds	r3, #144	; 0x90
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	2b06      	cmp	r3, #6
 800cd0e:	d004      	beq.n	800cd1a <USBH_MSC_RdWrProcess+0x3c>
 800cd10:	2b07      	cmp	r3, #7
 800cd12:	d037      	beq.n	800cd84 <USBH_MSC_RdWrProcess+0xa6>
 800cd14:	2b05      	cmp	r3, #5
 800cd16:	d06a      	beq.n	800cdee <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0U);
#endif
    break;

  default:
    break;
 800cd18:	e0a6      	b.n	800ce68 <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0U, NULL, 0U);
 800cd1a:	78f9      	ldrb	r1, [r7, #3]
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	9300      	str	r3, [sp, #0]
 800cd20:	2300      	movs	r3, #0
 800cd22:	2200      	movs	r2, #0
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f000 fea6 	bl	800da76 <USBH_MSC_SCSI_Read>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800cd2e:	7bfb      	ldrb	r3, [r7, #15]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d10b      	bne.n	800cd4c <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800cd34:	78fb      	ldrb	r3, [r7, #3]
 800cd36:	693a      	ldr	r2, [r7, #16]
 800cd38:	2134      	movs	r1, #52	; 0x34
 800cd3a:	fb01 f303 	mul.w	r3, r1, r3
 800cd3e:	4413      	add	r3, r2
 800cd40:	3390      	adds	r3, #144	; 0x90
 800cd42:	2201      	movs	r2, #1
 800cd44:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;
 800cd46:	2300      	movs	r3, #0
 800cd48:	75fb      	strb	r3, [r7, #23]
    break;
 800cd4a:	e088      	b.n	800ce5e <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 800cd4c:	7bfb      	ldrb	r3, [r7, #15]
 800cd4e:	2b02      	cmp	r3, #2
 800cd50:	d109      	bne.n	800cd66 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800cd52:	78fb      	ldrb	r3, [r7, #3]
 800cd54:	693a      	ldr	r2, [r7, #16]
 800cd56:	2134      	movs	r1, #52	; 0x34
 800cd58:	fb01 f303 	mul.w	r3, r1, r3
 800cd5c:	4413      	add	r3, r2
 800cd5e:	3390      	adds	r3, #144	; 0x90
 800cd60:	2205      	movs	r2, #5
 800cd62:	701a      	strb	r2, [r3, #0]
    break;
 800cd64:	e07b      	b.n	800ce5e <USBH_MSC_RdWrProcess+0x180>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800cd66:	7bfb      	ldrb	r3, [r7, #15]
 800cd68:	2b04      	cmp	r3, #4
 800cd6a:	d178      	bne.n	800ce5e <USBH_MSC_RdWrProcess+0x180>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800cd6c:	78fb      	ldrb	r3, [r7, #3]
 800cd6e:	693a      	ldr	r2, [r7, #16]
 800cd70:	2134      	movs	r1, #52	; 0x34
 800cd72:	fb01 f303 	mul.w	r3, r1, r3
 800cd76:	4413      	add	r3, r2
 800cd78:	3390      	adds	r3, #144	; 0x90
 800cd7a:	2208      	movs	r2, #8
 800cd7c:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800cd7e:	2302      	movs	r3, #2
 800cd80:	75fb      	strb	r3, [r7, #23]
    break;
 800cd82:	e06c      	b.n	800ce5e <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0U, NULL, 0U);
 800cd84:	78f9      	ldrb	r1, [r7, #3]
 800cd86:	2300      	movs	r3, #0
 800cd88:	9300      	str	r3, [sp, #0]
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	2200      	movs	r2, #0
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f000 fe06 	bl	800d9a0 <USBH_MSC_SCSI_Write>
 800cd94:	4603      	mov	r3, r0
 800cd96:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800cd98:	7bfb      	ldrb	r3, [r7, #15]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d10b      	bne.n	800cdb6 <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800cd9e:	78fb      	ldrb	r3, [r7, #3]
 800cda0:	693a      	ldr	r2, [r7, #16]
 800cda2:	2134      	movs	r1, #52	; 0x34
 800cda4:	fb01 f303 	mul.w	r3, r1, r3
 800cda8:	4413      	add	r3, r2
 800cdaa:	3390      	adds	r3, #144	; 0x90
 800cdac:	2201      	movs	r2, #1
 800cdae:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	75fb      	strb	r3, [r7, #23]
    break;
 800cdb4:	e055      	b.n	800ce62 <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 800cdb6:	7bfb      	ldrb	r3, [r7, #15]
 800cdb8:	2b02      	cmp	r3, #2
 800cdba:	d109      	bne.n	800cdd0 <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800cdbc:	78fb      	ldrb	r3, [r7, #3]
 800cdbe:	693a      	ldr	r2, [r7, #16]
 800cdc0:	2134      	movs	r1, #52	; 0x34
 800cdc2:	fb01 f303 	mul.w	r3, r1, r3
 800cdc6:	4413      	add	r3, r2
 800cdc8:	3390      	adds	r3, #144	; 0x90
 800cdca:	2205      	movs	r2, #5
 800cdcc:	701a      	strb	r2, [r3, #0]
    break;
 800cdce:	e048      	b.n	800ce62 <USBH_MSC_RdWrProcess+0x184>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800cdd0:	7bfb      	ldrb	r3, [r7, #15]
 800cdd2:	2b04      	cmp	r3, #4
 800cdd4:	d145      	bne.n	800ce62 <USBH_MSC_RdWrProcess+0x184>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800cdd6:	78fb      	ldrb	r3, [r7, #3]
 800cdd8:	693a      	ldr	r2, [r7, #16]
 800cdda:	2134      	movs	r1, #52	; 0x34
 800cddc:	fb01 f303 	mul.w	r3, r1, r3
 800cde0:	4413      	add	r3, r2
 800cde2:	3390      	adds	r3, #144	; 0x90
 800cde4:	2208      	movs	r2, #8
 800cde6:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800cde8:	2302      	movs	r3, #2
 800cdea:	75fb      	strb	r3, [r7, #23]
    break;
 800cdec:	e039      	b.n	800ce62 <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800cdee:	78fb      	ldrb	r3, [r7, #3]
 800cdf0:	2234      	movs	r2, #52	; 0x34
 800cdf2:	fb02 f303 	mul.w	r3, r2, r3
 800cdf6:	3398      	adds	r3, #152	; 0x98
 800cdf8:	693a      	ldr	r2, [r7, #16]
 800cdfa:	4413      	add	r3, r2
 800cdfc:	1d1a      	adds	r2, r3, #4
 800cdfe:	78fb      	ldrb	r3, [r7, #3]
 800ce00:	4619      	mov	r1, r3
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f000 fd53 	bl	800d8ae <USBH_MSC_SCSI_RequestSense>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800ce0c:	7bfb      	ldrb	r3, [r7, #15]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d113      	bne.n	800ce3a <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800ce12:	78fb      	ldrb	r3, [r7, #3]
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	2134      	movs	r1, #52	; 0x34
 800ce18:	fb01 f303 	mul.w	r3, r1, r3
 800ce1c:	4413      	add	r3, r2
 800ce1e:	3390      	adds	r3, #144	; 0x90
 800ce20:	2201      	movs	r2, #1
 800ce22:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 800ce24:	78fb      	ldrb	r3, [r7, #3]
 800ce26:	693a      	ldr	r2, [r7, #16]
 800ce28:	2134      	movs	r1, #52	; 0x34
 800ce2a:	fb01 f303 	mul.w	r3, r1, r3
 800ce2e:	4413      	add	r3, r2
 800ce30:	3391      	adds	r3, #145	; 0x91
 800ce32:	2202      	movs	r2, #2
 800ce34:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 800ce36:	2302      	movs	r3, #2
 800ce38:	75fb      	strb	r3, [r7, #23]
    if(scsi_status == USBH_FAIL)
 800ce3a:	7bfb      	ldrb	r3, [r7, #15]
 800ce3c:	2b02      	cmp	r3, #2
 800ce3e:	d012      	beq.n	800ce66 <USBH_MSC_RdWrProcess+0x188>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800ce40:	7bfb      	ldrb	r3, [r7, #15]
 800ce42:	2b04      	cmp	r3, #4
 800ce44:	d10f      	bne.n	800ce66 <USBH_MSC_RdWrProcess+0x188>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800ce46:	78fb      	ldrb	r3, [r7, #3]
 800ce48:	693a      	ldr	r2, [r7, #16]
 800ce4a:	2134      	movs	r1, #52	; 0x34
 800ce4c:	fb01 f303 	mul.w	r3, r1, r3
 800ce50:	4413      	add	r3, r2
 800ce52:	3390      	adds	r3, #144	; 0x90
 800ce54:	2208      	movs	r2, #8
 800ce56:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800ce58:	2302      	movs	r3, #2
 800ce5a:	75fb      	strb	r3, [r7, #23]
    break;
 800ce5c:	e003      	b.n	800ce66 <USBH_MSC_RdWrProcess+0x188>
    break;
 800ce5e:	bf00      	nop
 800ce60:	e002      	b.n	800ce68 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800ce62:	bf00      	nop
 800ce64:	e000      	b.n	800ce68 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800ce66:	bf00      	nop

  }
  return error;
 800ce68:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	3718      	adds	r7, #24
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}

0800ce72 <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ce72:	b480      	push	{r7}
 800ce74:	b085      	sub	sp, #20
 800ce76:	af00      	add	r7, sp, #0
 800ce78:	6078      	str	r0, [r7, #4]
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ce84:	69db      	ldr	r3, [r3, #28]
 800ce86:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	b2db      	uxtb	r3, r3
 800ce8e:	2b0b      	cmp	r3, #11
 800ce90:	d10c      	bne.n	800ceac <USBH_MSC_UnitIsReady+0x3a>
 800ce92:	78fb      	ldrb	r3, [r7, #3]
 800ce94:	68ba      	ldr	r2, [r7, #8]
 800ce96:	2134      	movs	r1, #52	; 0x34
 800ce98:	fb01 f303 	mul.w	r3, r1, r3
 800ce9c:	4413      	add	r3, r2
 800ce9e:	3391      	adds	r3, #145	; 0x91
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d102      	bne.n	800ceac <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800cea6:	2301      	movs	r3, #1
 800cea8:	73fb      	strb	r3, [r7, #15]
 800ceaa:	e001      	b.n	800ceb0 <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800ceac:	2300      	movs	r3, #0
 800ceae:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800ceb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	3714      	adds	r7, #20
 800ceb6:	46bd      	mov	sp, r7
 800ceb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cebc:	4770      	bx	lr

0800cebe <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800cebe:	b580      	push	{r7, lr}
 800cec0:	b086      	sub	sp, #24
 800cec2:	af00      	add	r7, sp, #0
 800cec4:	60f8      	str	r0, [r7, #12]
 800cec6:	460b      	mov	r3, r1
 800cec8:	607a      	str	r2, [r7, #4]
 800ceca:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ced2:	69db      	ldr	r3, [r3, #28]
 800ced4:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	781b      	ldrb	r3, [r3, #0]
 800ceda:	b2db      	uxtb	r3, r3
 800cedc:	2b0b      	cmp	r3, #11
 800cede:	d10d      	bne.n	800cefc <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800cee0:	7afb      	ldrb	r3, [r7, #11]
 800cee2:	2234      	movs	r2, #52	; 0x34
 800cee4:	fb02 f303 	mul.w	r3, r2, r3
 800cee8:	3390      	adds	r3, #144	; 0x90
 800ceea:	697a      	ldr	r2, [r7, #20]
 800ceec:	4413      	add	r3, r2
 800ceee:	2234      	movs	r2, #52	; 0x34
 800cef0:	4619      	mov	r1, r3
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f011 f9a2 	bl	801e23c <memcpy>
    return USBH_OK;
 800cef8:	2300      	movs	r3, #0
 800cefa:	e000      	b.n	800cefe <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800cefc:	2302      	movs	r3, #2
  }
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3718      	adds	r7, #24
 800cf02:	46bd      	mov	sp, r7
 800cf04:	bd80      	pop	{r7, pc}

0800cf06 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800cf06:	b580      	push	{r7, lr}
 800cf08:	b088      	sub	sp, #32
 800cf0a:	af02      	add	r7, sp, #8
 800cf0c:	60f8      	str	r0, [r7, #12]
 800cf0e:	607a      	str	r2, [r7, #4]
 800cf10:	603b      	str	r3, [r7, #0]
 800cf12:	460b      	mov	r3, r1
 800cf14:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cf1c:	69db      	ldr	r3, [r3, #28]
 800cf1e:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cf20:	68fb      	ldr	r3, [r7, #12]
 800cf22:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cf26:	b2db      	uxtb	r3, r3
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d00e      	beq.n	800cf4a <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800cf32:	2b0b      	cmp	r3, #11
 800cf34:	d109      	bne.n	800cf4a <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800cf36:	7afb      	ldrb	r3, [r7, #11]
 800cf38:	697a      	ldr	r2, [r7, #20]
 800cf3a:	2134      	movs	r1, #52	; 0x34
 800cf3c:	fb01 f303 	mul.w	r3, r1, r3
 800cf40:	4413      	add	r3, r2
 800cf42:	3390      	adds	r3, #144	; 0x90
 800cf44:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d001      	beq.n	800cf4e <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800cf4a:	2302      	movs	r3, #2
 800cf4c:	e040      	b.n	800cfd0 <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	2206      	movs	r2, #6
 800cf52:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800cf54:	7afb      	ldrb	r3, [r7, #11]
 800cf56:	697a      	ldr	r2, [r7, #20]
 800cf58:	2134      	movs	r1, #52	; 0x34
 800cf5a:	fb01 f303 	mul.w	r3, r1, r3
 800cf5e:	4413      	add	r3, r2
 800cf60:	3390      	adds	r3, #144	; 0x90
 800cf62:	2206      	movs	r2, #6
 800cf64:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800cf66:	7afb      	ldrb	r3, [r7, #11]
 800cf68:	b29a      	uxth	r2, r3
 800cf6a:	697b      	ldr	r3, [r7, #20]
 800cf6c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800cf70:	7af9      	ldrb	r1, [r7, #11]
 800cf72:	6a3b      	ldr	r3, [r7, #32]
 800cf74:	9300      	str	r3, [sp, #0]
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	687a      	ldr	r2, [r7, #4]
 800cf7a:	68f8      	ldr	r0, [r7, #12]
 800cf7c:	f000 fd7b 	bl	800da76 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800cf86:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cf88:	e016      	b.n	800cfb8 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800cf90:	693b      	ldr	r3, [r7, #16]
 800cf92:	1ad2      	subs	r2, r2, r3
 800cf94:	6a3b      	ldr	r3, [r7, #32]
 800cf96:	f242 7110 	movw	r1, #10000	; 0x2710
 800cf9a:	fb01 f303 	mul.w	r3, r1, r3
 800cf9e:	429a      	cmp	r2, r3
 800cfa0:	d805      	bhi.n	800cfae <USBH_MSC_Read+0xa8>
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cfa8:	b2db      	uxtb	r3, r3
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d104      	bne.n	800cfb8 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800cfb4:	2302      	movs	r3, #2
 800cfb6:	e00b      	b.n	800cfd0 <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800cfb8:	7afb      	ldrb	r3, [r7, #11]
 800cfba:	4619      	mov	r1, r3
 800cfbc:	68f8      	ldr	r0, [r7, #12]
 800cfbe:	f7ff fe8e 	bl	800ccde <USBH_MSC_RdWrProcess>
 800cfc2:	4603      	mov	r3, r0
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d0e0      	beq.n	800cf8a <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	2201      	movs	r2, #1
 800cfcc:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800cfce:	2300      	movs	r3, #0
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3718      	adds	r7, #24
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}

0800cfd8 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b088      	sub	sp, #32
 800cfdc:	af02      	add	r7, sp, #8
 800cfde:	60f8      	str	r0, [r7, #12]
 800cfe0:	607a      	str	r2, [r7, #4]
 800cfe2:	603b      	str	r3, [r7, #0]
 800cfe4:	460b      	mov	r3, r1
 800cfe6:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cfee:	69db      	ldr	r3, [r3, #28]
 800cff0:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800cff8:	b2db      	uxtb	r3, r3
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d00e      	beq.n	800d01c <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	781b      	ldrb	r3, [r3, #0]
 800d002:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800d004:	2b0b      	cmp	r3, #11
 800d006:	d109      	bne.n	800d01c <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800d008:	7afb      	ldrb	r3, [r7, #11]
 800d00a:	697a      	ldr	r2, [r7, #20]
 800d00c:	2134      	movs	r1, #52	; 0x34
 800d00e:	fb01 f303 	mul.w	r3, r1, r3
 800d012:	4413      	add	r3, r2
 800d014:	3390      	adds	r3, #144	; 0x90
 800d016:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d001      	beq.n	800d020 <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800d01c:	2302      	movs	r3, #2
 800d01e:	e040      	b.n	800d0a2 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800d020:	697b      	ldr	r3, [r7, #20]
 800d022:	2207      	movs	r2, #7
 800d024:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800d026:	7afb      	ldrb	r3, [r7, #11]
 800d028:	697a      	ldr	r2, [r7, #20]
 800d02a:	2134      	movs	r1, #52	; 0x34
 800d02c:	fb01 f303 	mul.w	r3, r1, r3
 800d030:	4413      	add	r3, r2
 800d032:	3390      	adds	r3, #144	; 0x90
 800d034:	2207      	movs	r2, #7
 800d036:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800d038:	7afb      	ldrb	r3, [r7, #11]
 800d03a:	b29a      	uxth	r2, r3
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800d042:	7af9      	ldrb	r1, [r7, #11]
 800d044:	6a3b      	ldr	r3, [r7, #32]
 800d046:	9300      	str	r3, [sp, #0]
 800d048:	683b      	ldr	r3, [r7, #0]
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	68f8      	ldr	r0, [r7, #12]
 800d04e:	f000 fca7 	bl	800d9a0 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d058:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d05a:	e016      	b.n	800d08a <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000U * length)) || (phost->device.is_connected == 0U))
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	1ad2      	subs	r2, r2, r3
 800d066:	6a3b      	ldr	r3, [r7, #32]
 800d068:	f242 7110 	movw	r1, #10000	; 0x2710
 800d06c:	fb01 f303 	mul.w	r3, r1, r3
 800d070:	429a      	cmp	r2, r3
 800d072:	d805      	bhi.n	800d080 <USBH_MSC_Write+0xa8>
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d07a:	b2db      	uxtb	r3, r3
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d104      	bne.n	800d08a <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	2201      	movs	r2, #1
 800d084:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800d086:	2302      	movs	r3, #2
 800d088:	e00b      	b.n	800d0a2 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800d08a:	7afb      	ldrb	r3, [r7, #11]
 800d08c:	4619      	mov	r1, r3
 800d08e:	68f8      	ldr	r0, [r7, #12]
 800d090:	f7ff fe25 	bl	800ccde <USBH_MSC_RdWrProcess>
 800d094:	4603      	mov	r3, r0
 800d096:	2b01      	cmp	r3, #1
 800d098:	d0e0      	beq.n	800d05c <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	2201      	movs	r2, #1
 800d09e:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800d0a0:	2300      	movs	r3, #0
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	3718      	adds	r7, #24
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}

0800d0aa <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800d0aa:	b580      	push	{r7, lr}
 800d0ac:	b082      	sub	sp, #8
 800d0ae:	af00      	add	r7, sp, #0
 800d0b0:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2221      	movs	r2, #33	; 0x21
 800d0b6:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	22ff      	movs	r2, #255	; 0xff
 800d0bc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	2100      	movs	r1, #0
 800d0d4:	6878      	ldr	r0, [r7, #4]
 800d0d6:	f001 fc97 	bl	800ea08 <USBH_CtlReq>
 800d0da:	4603      	mov	r3, r0
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3708      	adds	r7, #8
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	22a1      	movs	r2, #161	; 0xa1
 800d0f2:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	22fe      	movs	r2, #254	; 0xfe
 800d0f8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2200      	movs	r2, #0
 800d104:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	2201      	movs	r2, #1
 800d10a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800d10c:	2201      	movs	r2, #1
 800d10e:	6839      	ldr	r1, [r7, #0]
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f001 fc79 	bl	800ea08 <USBH_CtlReq>
 800d116:	4603      	mov	r3, r0
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3708      	adds	r7, #8
 800d11c:	46bd      	mov	sp, r7
 800d11e:	bd80      	pop	{r7, pc}

0800d120 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800d120:	b480      	push	{r7}
 800d122:	b085      	sub	sp, #20
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d12e:	69db      	ldr	r3, [r3, #28]
 800d130:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	4a09      	ldr	r2, [pc, #36]	; (800d15c <USBH_MSC_BOT_Init+0x3c>)
 800d136:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	4a09      	ldr	r2, [pc, #36]	; (800d160 <USBH_MSC_BOT_Init+0x40>)
 800d13c:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2201      	movs	r2, #1
 800d142:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2201      	movs	r2, #1
 800d14a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800d14e:	2300      	movs	r3, #0
}
 800d150:	4618      	mov	r0, r3
 800d152:	3714      	adds	r7, #20
 800d154:	46bd      	mov	sp, r7
 800d156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15a:	4770      	bx	lr
 800d15c:	43425355 	.word	0x43425355
 800d160:	20304050 	.word	0x20304050

0800d164 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b088      	sub	sp, #32
 800d168:	af02      	add	r7, sp, #8
 800d16a:	6078      	str	r0, [r7, #4]
 800d16c:	460b      	mov	r3, r1
 800d16e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800d170:	2301      	movs	r3, #1
 800d172:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800d174:	2301      	movs	r3, #1
 800d176:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800d178:	2301      	movs	r3, #1
 800d17a:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d17c:	2300      	movs	r3, #0
 800d17e:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d186:	69db      	ldr	r3, [r3, #28]
 800d188:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800d18a:	2300      	movs	r3, #0
 800d18c:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800d18e:	693b      	ldr	r3, [r7, #16]
 800d190:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d194:	3b01      	subs	r3, #1
 800d196:	2b0a      	cmp	r3, #10
 800d198:	f200 81a1 	bhi.w	800d4de <USBH_MSC_BOT_Process+0x37a>
 800d19c:	a201      	add	r2, pc, #4	; (adr r2, 800d1a4 <USBH_MSC_BOT_Process+0x40>)
 800d19e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a2:	bf00      	nop
 800d1a4:	0800d1d1 	.word	0x0800d1d1
 800d1a8:	0800d1fb 	.word	0x0800d1fb
 800d1ac:	0800d265 	.word	0x0800d265
 800d1b0:	0800d283 	.word	0x0800d283
 800d1b4:	0800d307 	.word	0x0800d307
 800d1b8:	0800d32b 	.word	0x0800d32b
 800d1bc:	0800d3c5 	.word	0x0800d3c5
 800d1c0:	0800d3e1 	.word	0x0800d3e1
 800d1c4:	0800d433 	.word	0x0800d433
 800d1c8:	0800d463 	.word	0x0800d463
 800d1cc:	0800d4c5 	.word	0x0800d4c5
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	78fa      	ldrb	r2, [r7, #3]
 800d1d4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	2202      	movs	r2, #2
 800d1dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost, MSC_Handle->hbot.cbw.data,
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	795a      	ldrb	r2, [r3, #5]
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	221f      	movs	r2, #31
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f001 fe19 	bl	800ee2a <USBH_BulkSendData>
                       BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

    break;
 800d1f8:	e180      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>

  case BOT_SEND_CBW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	795b      	ldrb	r3, [r3, #5]
 800d1fe:	4619      	mov	r1, r3
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f008 fe4b 	bl	8015e9c <USBH_LL_GetURBState>
 800d206:	4603      	mov	r3, r0
 800d208:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800d20a:	7d3b      	ldrb	r3, [r7, #20]
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d118      	bne.n	800d242 <USBH_MSC_BOT_Process+0xde>
    {
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d214:	2b00      	cmp	r3, #0
 800d216:	d00f      	beq.n	800d238 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800d218:	693b      	ldr	r3, [r7, #16]
 800d21a:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800d21e:	b25b      	sxtb	r3, r3
 800d220:	2b00      	cmp	r3, #0
 800d222:	da04      	bge.n	800d22e <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 800d224:	693b      	ldr	r3, [r7, #16]
 800d226:	2203      	movs	r2, #3
 800d228:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0U);
#endif
      }
    }
    break;
 800d22c:	e159      	b.n	800d4e2 <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	2205      	movs	r2, #5
 800d232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d236:	e154      	b.n	800d4e2 <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800d238:	693b      	ldr	r3, [r7, #16]
 800d23a:	2207      	movs	r2, #7
 800d23c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d240:	e14f      	b.n	800d4e2 <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800d242:	7d3b      	ldrb	r3, [r7, #20]
 800d244:	2b02      	cmp	r3, #2
 800d246:	d104      	bne.n	800d252 <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d248:	693b      	ldr	r3, [r7, #16]
 800d24a:	2201      	movs	r2, #1
 800d24c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d250:	e147      	b.n	800d4e2 <USBH_MSC_BOT_Process+0x37e>
      if(URB_Status == USBH_URB_STALL)
 800d252:	7d3b      	ldrb	r3, [r7, #20]
 800d254:	2b05      	cmp	r3, #5
 800d256:	f040 8144 	bne.w	800d4e2 <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800d25a:	693b      	ldr	r3, [r7, #16]
 800d25c:	220a      	movs	r2, #10
 800d25e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d262:	e13e      	b.n	800d4e2 <USBH_MSC_BOT_Process+0x37e>

  case BOT_DATA_IN:
    /* Send first packet */
    USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	895a      	ldrh	r2, [r3, #10]
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	791b      	ldrb	r3, [r3, #4]
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f001 fdfe 	bl	800ee74 <USBH_BulkReceiveData>
                          MSC_Handle->InEpSize, MSC_Handle->InPipe);

    MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800d278:	693b      	ldr	r3, [r7, #16]
 800d27a:	2204      	movs	r2, #4
 800d27c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    break;
 800d280:	e13c      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	791b      	ldrb	r3, [r3, #4]
 800d286:	4619      	mov	r1, r3
 800d288:	6878      	ldr	r0, [r7, #4]
 800d28a:	f008 fe07 	bl	8015e9c <USBH_LL_GetURBState>
 800d28e:	4603      	mov	r3, r0
 800d290:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800d292:	7d3b      	ldrb	r3, [r7, #20]
 800d294:	2b01      	cmp	r3, #1
 800d296:	d12d      	bne.n	800d2f4 <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d29c:	693a      	ldr	r2, [r7, #16]
 800d29e:	8952      	ldrh	r2, [r2, #10]
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d910      	bls.n	800d2c6 <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d2aa:	693a      	ldr	r2, [r7, #16]
 800d2ac:	8952      	ldrh	r2, [r2, #10]
 800d2ae:	441a      	add	r2, r3
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800d2b6:	693b      	ldr	r3, [r7, #16]
 800d2b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2ba:	693a      	ldr	r2, [r7, #16]
 800d2bc:	8952      	ldrh	r2, [r2, #10]
 800d2be:	1a9a      	subs	r2, r3, r2
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	65da      	str	r2, [r3, #92]	; 0x5c
 800d2c4:	e002      	b.n	800d2cc <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800d2c6:	693b      	ldr	r3, [r7, #16]
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d00a      	beq.n	800d2ea <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */
        USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d2da:	693b      	ldr	r3, [r7, #16]
 800d2dc:	895a      	ldrh	r2, [r3, #10]
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	791b      	ldrb	r3, [r3, #4]
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f001 fdc6 	bl	800ee74 <USBH_BulkReceiveData>
#endif
    }
    else
    {
    }
    break;
 800d2e8:	e0fd      	b.n	800d4e6 <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800d2ea:	693b      	ldr	r3, [r7, #16]
 800d2ec:	2207      	movs	r2, #7
 800d2ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d2f2:	e0f8      	b.n	800d4e6 <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 800d2f4:	7d3b      	ldrb	r3, [r7, #20]
 800d2f6:	2b05      	cmp	r3, #5
 800d2f8:	f040 80f5 	bne.w	800d4e6 <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800d2fc:	693b      	ldr	r3, [r7, #16]
 800d2fe:	2209      	movs	r2, #9
 800d300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d304:	e0ef      	b.n	800d4e6 <USBH_MSC_BOT_Process+0x382>

  case BOT_DATA_OUT:

    USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	891a      	ldrh	r2, [r3, #8]
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	7958      	ldrb	r0, [r3, #5]
 800d314:	2301      	movs	r3, #1
 800d316:	9300      	str	r3, [sp, #0]
 800d318:	4603      	mov	r3, r0
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f001 fd85 	bl	800ee2a <USBH_BulkSendData>
                       MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	2206      	movs	r2, #6
 800d324:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d328:	e0e8      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	795b      	ldrb	r3, [r3, #5]
 800d32e:	4619      	mov	r1, r3
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f008 fdb3 	bl	8015e9c <USBH_LL_GetURBState>
 800d336:	4603      	mov	r3, r0
 800d338:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800d33a:	7d3b      	ldrb	r3, [r7, #20]
 800d33c:	2b01      	cmp	r3, #1
 800d33e:	d130      	bne.n	800d3a2 <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d344:	693a      	ldr	r2, [r7, #16]
 800d346:	8912      	ldrh	r2, [r2, #8]
 800d348:	4293      	cmp	r3, r2
 800d34a:	d910      	bls.n	800d36e <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d352:	693a      	ldr	r2, [r7, #16]
 800d354:	8912      	ldrh	r2, [r2, #8]
 800d356:	441a      	add	r2, r3
 800d358:	693b      	ldr	r3, [r7, #16]
 800d35a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800d35e:	693b      	ldr	r3, [r7, #16]
 800d360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d362:	693a      	ldr	r2, [r7, #16]
 800d364:	8912      	ldrh	r2, [r2, #8]
 800d366:	1a9a      	subs	r2, r3, r2
 800d368:	693b      	ldr	r3, [r7, #16]
 800d36a:	65da      	str	r2, [r3, #92]	; 0x5c
 800d36c:	e002      	b.n	800d374 <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	2200      	movs	r2, #0
 800d372:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d00d      	beq.n	800d398 <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800d382:	693b      	ldr	r3, [r7, #16]
 800d384:	891a      	ldrh	r2, [r3, #8]
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	7958      	ldrb	r0, [r3, #5]
 800d38a:	2301      	movs	r3, #1
 800d38c:	9300      	str	r3, [sp, #0]
 800d38e:	4603      	mov	r3, r0
 800d390:	6878      	ldr	r0, [r7, #4]
 800d392:	f001 fd4a 	bl	800ee2a <USBH_BulkSendData>
#endif
    }
    else
    {
    }
    break;
 800d396:	e0a8      	b.n	800d4ea <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800d398:	693b      	ldr	r3, [r7, #16]
 800d39a:	2207      	movs	r2, #7
 800d39c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d3a0:	e0a3      	b.n	800d4ea <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 800d3a2:	7d3b      	ldrb	r3, [r7, #20]
 800d3a4:	2b02      	cmp	r3, #2
 800d3a6:	d104      	bne.n	800d3b2 <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	2205      	movs	r2, #5
 800d3ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d3b0:	e09b      	b.n	800d4ea <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 800d3b2:	7d3b      	ldrb	r3, [r7, #20]
 800d3b4:	2b05      	cmp	r3, #5
 800d3b6:	f040 8098 	bne.w	800d4ea <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	220a      	movs	r2, #10
 800d3be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d3c2:	e092      	b.n	800d4ea <USBH_MSC_BOT_Process+0x386>

  case BOT_RECEIVE_CSW:

    USBH_BulkReceiveData (phost, MSC_Handle->hbot.csw.data,
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800d3ca:	693b      	ldr	r3, [r7, #16]
 800d3cc:	791b      	ldrb	r3, [r3, #4]
 800d3ce:	220d      	movs	r2, #13
 800d3d0:	6878      	ldr	r0, [r7, #4]
 800d3d2:	f001 fd4f 	bl	800ee74 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH, MSC_Handle->InPipe);

    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800d3d6:	693b      	ldr	r3, [r7, #16]
 800d3d8:	2208      	movs	r2, #8
 800d3da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d3de:	e08d      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>

  case BOT_RECEIVE_CSW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	791b      	ldrb	r3, [r3, #4]
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f008 fd58 	bl	8015e9c <USBH_LL_GetURBState>
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	753b      	strb	r3, [r7, #20]

    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800d3f0:	7d3b      	ldrb	r3, [r7, #20]
 800d3f2:	2b01      	cmp	r3, #1
 800d3f4:	d115      	bne.n	800d422 <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	2201      	movs	r2, #1
 800d402:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800d406:	6878      	ldr	r0, [r7, #4]
 800d408:	f000 f8aa 	bl	800d560 <USBH_MSC_DecodeCSW>
 800d40c:	4603      	mov	r3, r0
 800d40e:	757b      	strb	r3, [r7, #21]

      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800d410:	7d7b      	ldrb	r3, [r7, #21]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d102      	bne.n	800d41c <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 800d416:	2300      	movs	r3, #0
 800d418:	75fb      	strb	r3, [r7, #23]
#endif
    }
    else
    {
    }
    break;
 800d41a:	e068      	b.n	800d4ee <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 800d41c:	2302      	movs	r3, #2
 800d41e:	75fb      	strb	r3, [r7, #23]
    break;
 800d420:	e065      	b.n	800d4ee <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)
 800d422:	7d3b      	ldrb	r3, [r7, #20]
 800d424:	2b05      	cmp	r3, #5
 800d426:	d162      	bne.n	800d4ee <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	2209      	movs	r2, #9
 800d42c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d430:	e05d      	b.n	800d4ee <USBH_MSC_BOT_Process+0x38a>

  case BOT_ERROR_IN:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800d432:	78fb      	ldrb	r3, [r7, #3]
 800d434:	2200      	movs	r2, #0
 800d436:	4619      	mov	r1, r3
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f000 f865 	bl	800d508 <USBH_MSC_BOT_Abort>
 800d43e:	4603      	mov	r3, r0
 800d440:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800d442:	7dbb      	ldrb	r3, [r7, #22]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d104      	bne.n	800d452 <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	2207      	movs	r2, #7
 800d44c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    else
    {
    }
    break;
 800d450:	e04f      	b.n	800d4f2 <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800d452:	7dbb      	ldrb	r3, [r7, #22]
 800d454:	2b04      	cmp	r3, #4
 800d456:	d14c      	bne.n	800d4f2 <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800d458:	693b      	ldr	r3, [r7, #16]
 800d45a:	220b      	movs	r2, #11
 800d45c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d460:	e047      	b.n	800d4f2 <USBH_MSC_BOT_Process+0x38e>

  case BOT_ERROR_OUT:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800d462:	78fb      	ldrb	r3, [r7, #3]
 800d464:	2201      	movs	r2, #1
 800d466:	4619      	mov	r1, r3
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 f84d 	bl	800d508 <USBH_MSC_BOT_Abort>
 800d46e:	4603      	mov	r3, r0
 800d470:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800d472:	7dbb      	ldrb	r3, [r7, #22]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d11d      	bne.n	800d4b4 <USBH_MSC_BOT_Process+0x350>
    {

      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800d478:	693b      	ldr	r3, [r7, #16]
 800d47a:	795b      	ldrb	r3, [r3, #5]
 800d47c:	4619      	mov	r1, r3
 800d47e:	6878      	ldr	r0, [r7, #4]
 800d480:	f008 fd69 	bl	8015f56 <USBH_LL_GetToggle>
 800d484:	4603      	mov	r3, r0
 800d486:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800d488:	693b      	ldr	r3, [r7, #16]
 800d48a:	7959      	ldrb	r1, [r3, #5]
 800d48c:	7bfb      	ldrb	r3, [r7, #15]
 800d48e:	f1c3 0301 	rsb	r3, r3, #1
 800d492:	b2db      	uxtb	r3, r3
 800d494:	461a      	mov	r2, r3
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f008 fd2a 	bl	8015ef0 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	791b      	ldrb	r3, [r3, #4]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	6878      	ldr	r0, [r7, #4]
 800d4a6:	f008 fd23 	bl	8015ef0 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;
 800d4aa:	693b      	ldr	r3, [r7, #16]
 800d4ac:	2209      	movs	r2, #9
 800d4ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (error == USBH_UNRECOVERED_ERROR)
      {
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
    }
    break;
 800d4b2:	e020      	b.n	800d4f6 <USBH_MSC_BOT_Process+0x392>
      if (error == USBH_UNRECOVERED_ERROR)
 800d4b4:	7dbb      	ldrb	r3, [r7, #22]
 800d4b6:	2b04      	cmp	r3, #4
 800d4b8:	d11d      	bne.n	800d4f6 <USBH_MSC_BOT_Process+0x392>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	220b      	movs	r2, #11
 800d4be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800d4c2:	e018      	b.n	800d4f6 <USBH_MSC_BOT_Process+0x392>


  case BOT_UNRECOVERED_ERROR:
    status = USBH_MSC_BOT_REQ_Reset(phost);
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f7ff fdf0 	bl	800d0aa <USBH_MSC_BOT_REQ_Reset>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800d4ce:	7dfb      	ldrb	r3, [r7, #23]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d112      	bne.n	800d4fa <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	2201      	movs	r2, #1
 800d4d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800d4dc:	e00d      	b.n	800d4fa <USBH_MSC_BOT_Process+0x396>

  default:
    break;
 800d4de:	bf00      	nop
 800d4e0:	e00c      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4e2:	bf00      	nop
 800d4e4:	e00a      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4e6:	bf00      	nop
 800d4e8:	e008      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4ea:	bf00      	nop
 800d4ec:	e006      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4ee:	bf00      	nop
 800d4f0:	e004      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4f2:	bf00      	nop
 800d4f4:	e002      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4f6:	bf00      	nop
 800d4f8:	e000      	b.n	800d4fc <USBH_MSC_BOT_Process+0x398>
    break;
 800d4fa:	bf00      	nop
  }
  return status;
 800d4fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4fe:	4618      	mov	r0, r3
 800d500:	3718      	adds	r7, #24
 800d502:	46bd      	mov	sp, r7
 800d504:	bd80      	pop	{r7, pc}
 800d506:	bf00      	nop

0800d508 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b084      	sub	sp, #16
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	6078      	str	r0, [r7, #4]
 800d510:	460b      	mov	r3, r1
 800d512:	70fb      	strb	r3, [r7, #3]
 800d514:	4613      	mov	r3, r2
 800d516:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 800d518:	2302      	movs	r3, #2
 800d51a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d522:	69db      	ldr	r3, [r3, #28]
 800d524:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800d526:	78bb      	ldrb	r3, [r7, #2]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d002      	beq.n	800d532 <USBH_MSC_BOT_Abort+0x2a>
 800d52c:	2b01      	cmp	r3, #1
 800d52e:	d009      	beq.n	800d544 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;

  default:
    break;
 800d530:	e011      	b.n	800d556 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	79db      	ldrb	r3, [r3, #7]
 800d536:	4619      	mov	r1, r3
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f001 f885 	bl	800e648 <USBH_ClrFeature>
 800d53e:	4603      	mov	r3, r0
 800d540:	73fb      	strb	r3, [r7, #15]
    break;
 800d542:	e008      	b.n	800d556 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	799b      	ldrb	r3, [r3, #6]
 800d548:	4619      	mov	r1, r3
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f001 f87c 	bl	800e648 <USBH_ClrFeature>
 800d550:	4603      	mov	r3, r0
 800d552:	73fb      	strb	r3, [r7, #15]
    break;
 800d554:	bf00      	nop
  }
  return status;
 800d556:	7bfb      	ldrb	r3, [r7, #15]
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3710      	adds	r7, #16
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}

0800d560 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b084      	sub	sp, #16
 800d564:	af00      	add	r7, sp, #0
 800d566:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d56e:	69db      	ldr	r3, [r3, #28]
 800d570:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800d572:	2301      	movs	r3, #1
 800d574:	73fb      	strb	r3, [r7, #15]

    /*Checking if the transfer length is different than 13*/
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	791b      	ldrb	r3, [r3, #4]
 800d57a:	4619      	mov	r1, r3
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f008 fbb5 	bl	8015cec <USBH_LL_GetLastXferSize>
 800d582:	4603      	mov	r3, r0
 800d584:	2b0d      	cmp	r3, #13
 800d586:	d002      	beq.n	800d58e <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/


      status = BOT_CSW_PHASE_ERROR;
 800d588:	2302      	movs	r3, #2
 800d58a:	73fb      	strb	r3, [r7, #15]
 800d58c:	e024      	b.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */

      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800d58e:	68bb      	ldr	r3, [r7, #8]
 800d590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d592:	4a14      	ldr	r2, [pc, #80]	; (800d5e4 <USBH_MSC_DecodeCSW+0x84>)
 800d594:	4293      	cmp	r3, r2
 800d596:	d11d      	bne.n	800d5d4 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */

        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800d598:	68bb      	ldr	r3, [r7, #8]
 800d59a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d119      	bne.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0U)
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d102      	bne.n	800d5b4 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device,
            Device intends to receive data from the host)

            */

            status = BOT_CSW_CMD_PASSED;
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	73fb      	strb	r3, [r7, #15]
 800d5b2:	e011      	b.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1U)
 800d5b4:	68bb      	ldr	r3, [r7, #8]
 800d5b6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d5ba:	2b01      	cmp	r3, #1
 800d5bc:	d102      	bne.n	800d5c4 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800d5be:	2301      	movs	r3, #1
 800d5c0:	73fb      	strb	r3, [r7, #15]
 800d5c2:	e009      	b.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
          }

          else if(MSC_Handle->hbot.csw.field.Status == 2U)
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800d5ca:	2b02      	cmp	r3, #2
 800d5cc:	d104      	bne.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device,
            Device intends to receive data from the host)
            */

            status = BOT_CSW_PHASE_ERROR;
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	73fb      	strb	r3, [r7, #15]
 800d5d2:	e001      	b.n	800d5d8 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */

        status = BOT_CSW_PHASE_ERROR;
 800d5d4:	2302      	movs	r3, #2
 800d5d6:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/

  return status;
 800d5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3710      	adds	r7, #16
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bd80      	pop	{r7, pc}
 800d5e2:	bf00      	nop
 800d5e4:	53425355 	.word	0x53425355

0800d5e8 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost,
                                                uint8_t lun)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b084      	sub	sp, #16
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d5f4:	2302      	movs	r3, #2
 800d5f6:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d5fe:	69db      	ldr	r3, [r3, #28]
 800d600:	60bb      	str	r3, [r7, #8]

  switch(MSC_Handle->hbot.cmd_state)
 800d602:	68bb      	ldr	r3, [r7, #8]
 800d604:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d608:	2b01      	cmp	r3, #1
 800d60a:	d002      	beq.n	800d612 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800d60c:	2b02      	cmp	r3, #2
 800d60e:	d021      	beq.n	800d654 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800d610:	e028      	b.n	800d664 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	2200      	movs	r2, #0
 800d616:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d618:	68bb      	ldr	r3, [r7, #8]
 800d61a:	2200      	movs	r2, #0
 800d61c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	220a      	movs	r2, #10
 800d624:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d628:	68bb      	ldr	r3, [r7, #8]
 800d62a:	3363      	adds	r3, #99	; 0x63
 800d62c:	2210      	movs	r2, #16
 800d62e:	2100      	movs	r1, #0
 800d630:	4618      	mov	r0, r3
 800d632:	f010 fe0e 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2200      	movs	r2, #0
 800d63a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	2201      	movs	r2, #1
 800d642:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d646:	68bb      	ldr	r3, [r7, #8]
 800d648:	2202      	movs	r2, #2
 800d64a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY;
 800d64e:	2301      	movs	r3, #1
 800d650:	73fb      	strb	r3, [r7, #15]
    break;
 800d652:	e007      	b.n	800d664 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d654:	78fb      	ldrb	r3, [r7, #3]
 800d656:	4619      	mov	r1, r3
 800d658:	6878      	ldr	r0, [r7, #4]
 800d65a:	f7ff fd83 	bl	800d164 <USBH_MSC_BOT_Process>
 800d65e:	4603      	mov	r3, r0
 800d660:	73fb      	strb	r3, [r7, #15]
    break;
 800d662:	bf00      	nop
  }

  return error;
 800d664:	7bfb      	ldrb	r3, [r7, #15]
}
 800d666:	4618      	mov	r0, r3
 800d668:	3710      	adds	r7, #16
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800d66e:	b580      	push	{r7, lr}
 800d670:	b086      	sub	sp, #24
 800d672:	af00      	add	r7, sp, #0
 800d674:	60f8      	str	r0, [r7, #12]
 800d676:	460b      	mov	r3, r1
 800d678:	607a      	str	r2, [r7, #4]
 800d67a:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800d67c:	2301      	movs	r3, #1
 800d67e:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d686:	69db      	ldr	r3, [r3, #28]
 800d688:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d68a:	693b      	ldr	r3, [r7, #16]
 800d68c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d690:	2b01      	cmp	r3, #1
 800d692:	d002      	beq.n	800d69a <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800d694:	2b02      	cmp	r3, #2
 800d696:	d027      	beq.n	800d6e8 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
    }
    break;

  default:
    break;
 800d698:	e05f      	b.n	800d75a <USBH_MSC_SCSI_ReadCapacity+0xec>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	2208      	movs	r2, #8
 800d69e:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d6a0:	693b      	ldr	r3, [r7, #16]
 800d6a2:	2280      	movs	r2, #128	; 0x80
 800d6a4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	220a      	movs	r2, #10
 800d6ac:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d6b0:	693b      	ldr	r3, [r7, #16]
 800d6b2:	3363      	adds	r3, #99	; 0x63
 800d6b4:	2210      	movs	r2, #16
 800d6b6:	2100      	movs	r1, #0
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	f010 fdca 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800d6be:	693b      	ldr	r3, [r7, #16]
 800d6c0:	2225      	movs	r2, #37	; 0x25
 800d6c2:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	2201      	movs	r2, #1
 800d6ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d6ce:	693b      	ldr	r3, [r7, #16]
 800d6d0:	2202      	movs	r2, #2
 800d6d2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	f103 0210 	add.w	r2, r3, #16
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	75fb      	strb	r3, [r7, #23]
    break;
 800d6e6:	e038      	b.n	800d75a <USBH_MSC_SCSI_ReadCapacity+0xec>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d6e8:	7afb      	ldrb	r3, [r7, #11]
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	68f8      	ldr	r0, [r7, #12]
 800d6ee:	f7ff fd39 	bl	800d164 <USBH_MSC_BOT_Process>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800d6f6:	7dfb      	ldrb	r3, [r7, #23]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d12d      	bne.n	800d758 <USBH_MSC_SCSI_ReadCapacity+0xea>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d702:	3303      	adds	r3, #3
 800d704:	781b      	ldrb	r3, [r3, #0]
 800d706:	461a      	mov	r2, r3
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d70e:	3302      	adds	r3, #2
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	021b      	lsls	r3, r3, #8
 800d714:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d71c:	3301      	adds	r3, #1
 800d71e:	781b      	ldrb	r3, [r3, #0]
 800d720:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800d722:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d72a:	781b      	ldrb	r3, [r3, #0]
 800d72c:	061b      	lsls	r3, r3, #24
 800d72e:	431a      	orrs	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	601a      	str	r2, [r3, #0]
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d73a:	3307      	adds	r3, #7
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	b29a      	uxth	r2, r3
 800d740:	693b      	ldr	r3, [r7, #16]
 800d742:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d746:	3306      	adds	r3, #6
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	b29b      	uxth	r3, r3
 800d74c:	021b      	lsls	r3, r3, #8
 800d74e:	b29b      	uxth	r3, r3
 800d750:	4313      	orrs	r3, r2
 800d752:	b29a      	uxth	r2, r3
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	809a      	strh	r2, [r3, #4]
    break;
 800d758:	bf00      	nop
  }

  return error;
 800d75a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3718      	adds	r7, #24
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, uint8_t lun,
                                          SCSI_StdInquiryDataTypeDef *inquiry)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b086      	sub	sp, #24
 800d768:	af00      	add	r7, sp, #0
 800d76a:	60f8      	str	r0, [r7, #12]
 800d76c:	460b      	mov	r3, r1
 800d76e:	607a      	str	r2, [r7, #4]
 800d770:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800d772:	2302      	movs	r3, #2
 800d774:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d77c:	69db      	ldr	r3, [r3, #28]
 800d77e:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d786:	2b01      	cmp	r3, #1
 800d788:	d002      	beq.n	800d790 <USBH_MSC_SCSI_Inquiry+0x2c>
 800d78a:	2b02      	cmp	r3, #2
 800d78c:	d03d      	beq.n	800d80a <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
    }
    break;

  default:
    break;
 800d78e:	e089      	b.n	800d8a4 <USBH_MSC_SCSI_Inquiry+0x140>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800d790:	693b      	ldr	r3, [r7, #16]
 800d792:	2224      	movs	r2, #36	; 0x24
 800d794:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d796:	693b      	ldr	r3, [r7, #16]
 800d798:	2280      	movs	r2, #128	; 0x80
 800d79a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	220a      	movs	r2, #10
 800d7a2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800d7a6:	693b      	ldr	r3, [r7, #16]
 800d7a8:	3363      	adds	r3, #99	; 0x63
 800d7aa:	220a      	movs	r2, #10
 800d7ac:	2100      	movs	r1, #0
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f010 fd4f 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	2212      	movs	r2, #18
 800d7b8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d7bc:	7afb      	ldrb	r3, [r7, #11]
 800d7be:	015b      	lsls	r3, r3, #5
 800d7c0:	b2da      	uxtb	r2, r3
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	2224      	movs	r2, #36	; 0x24
 800d7dc:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d7e0:	693b      	ldr	r3, [r7, #16]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d7e8:	693b      	ldr	r3, [r7, #16]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	2202      	movs	r2, #2
 800d7f4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d7f8:	693b      	ldr	r3, [r7, #16]
 800d7fa:	f103 0210 	add.w	r2, r3, #16
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d804:	2301      	movs	r3, #1
 800d806:	75fb      	strb	r3, [r7, #23]
    break;
 800d808:	e04c      	b.n	800d8a4 <USBH_MSC_SCSI_Inquiry+0x140>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d80a:	7afb      	ldrb	r3, [r7, #11]
 800d80c:	4619      	mov	r1, r3
 800d80e:	68f8      	ldr	r0, [r7, #12]
 800d810:	f7ff fca8 	bl	800d164 <USBH_MSC_BOT_Process>
 800d814:	4603      	mov	r3, r0
 800d816:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800d818:	7dfb      	ldrb	r3, [r7, #23]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d141      	bne.n	800d8a2 <USBH_MSC_SCSI_Inquiry+0x13e>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800d81e:	2222      	movs	r2, #34	; 0x22
 800d820:	2100      	movs	r1, #0
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f010 fd15 	bl	801e252 <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800d828:	693b      	ldr	r3, [r7, #16]
 800d82a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	f003 031f 	and.w	r3, r3, #31
 800d834:	b2da      	uxtb	r2, r3
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d840:	781b      	ldrb	r3, [r3, #0]
 800d842:	095b      	lsrs	r3, r3, #5
 800d844:	b2da      	uxtb	r2, r3
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	701a      	strb	r2, [r3, #0]
      if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d850:	3301      	adds	r3, #1
 800d852:	781b      	ldrb	r3, [r3, #0]
 800d854:	b25b      	sxtb	r3, r3
 800d856:	2b00      	cmp	r3, #0
 800d858:	da03      	bge.n	800d862 <USBH_MSC_SCSI_Inquiry+0xfe>
        inquiry->RemovableMedia = 1U;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	2201      	movs	r2, #1
 800d85e:	709a      	strb	r2, [r3, #2]
 800d860:	e002      	b.n	800d868 <USBH_MSC_SCSI_Inquiry+0x104>
        inquiry->RemovableMedia = 0U;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2200      	movs	r2, #0
 800d866:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	1cd8      	adds	r0, r3, #3
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d872:	3308      	adds	r3, #8
 800d874:	2208      	movs	r2, #8
 800d876:	4619      	mov	r1, r3
 800d878:	f010 fce0 	bl	801e23c <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f103 000c 	add.w	r0, r3, #12
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d888:	3310      	adds	r3, #16
 800d88a:	2210      	movs	r2, #16
 800d88c:	4619      	mov	r1, r3
 800d88e:	f010 fcd5 	bl	801e23c <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	331d      	adds	r3, #29
 800d896:	693a      	ldr	r2, [r7, #16]
 800d898:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800d89c:	3220      	adds	r2, #32
 800d89e:	6812      	ldr	r2, [r2, #0]
 800d8a0:	601a      	str	r2, [r3, #0]
    break;
 800d8a2:	bf00      	nop
  }

  return error;
 800d8a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	3718      	adds	r7, #24
 800d8aa:	46bd      	mov	sp, r7
 800d8ac:	bd80      	pop	{r7, pc}

0800d8ae <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_SenseTypeDef *sense_data)
{
 800d8ae:	b580      	push	{r7, lr}
 800d8b0:	b086      	sub	sp, #24
 800d8b2:	af00      	add	r7, sp, #0
 800d8b4:	60f8      	str	r0, [r7, #12]
 800d8b6:	460b      	mov	r3, r1
 800d8b8:	607a      	str	r2, [r7, #4]
 800d8ba:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d8bc:	2302      	movs	r3, #2
 800d8be:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d8c6:	69db      	ldr	r3, [r3, #28]
 800d8c8:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d002      	beq.n	800d8da <USBH_MSC_SCSI_RequestSense+0x2c>
 800d8d4:	2b02      	cmp	r3, #2
 800d8d6:	d03d      	beq.n	800d954 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;

  default:
    break;
 800d8d8:	e05d      	b.n	800d996 <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800d8da:	693b      	ldr	r3, [r7, #16]
 800d8dc:	220e      	movs	r2, #14
 800d8de:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d8e0:	693b      	ldr	r3, [r7, #16]
 800d8e2:	2280      	movs	r2, #128	; 0x80
 800d8e4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	220a      	movs	r2, #10
 800d8ec:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	3363      	adds	r3, #99	; 0x63
 800d8f4:	2210      	movs	r2, #16
 800d8f6:	2100      	movs	r1, #0
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f010 fcaa 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800d8fe:	693b      	ldr	r3, [r7, #16]
 800d900:	2203      	movs	r2, #3
 800d902:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d906:	7afb      	ldrb	r3, [r7, #11]
 800d908:	015b      	lsls	r3, r3, #5
 800d90a:	b2da      	uxtb	r2, r3
 800d90c:	693b      	ldr	r3, [r7, #16]
 800d90e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d912:	693b      	ldr	r3, [r7, #16]
 800d914:	2200      	movs	r2, #0
 800d916:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d91a:	693b      	ldr	r3, [r7, #16]
 800d91c:	2200      	movs	r2, #0
 800d91e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800d922:	693b      	ldr	r3, [r7, #16]
 800d924:	220e      	movs	r2, #14
 800d926:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d92a:	693b      	ldr	r3, [r7, #16]
 800d92c:	2200      	movs	r2, #0
 800d92e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	2201      	movs	r2, #1
 800d936:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	2202      	movs	r2, #2
 800d93e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	f103 0210 	add.w	r2, r3, #16
 800d948:	693b      	ldr	r3, [r7, #16]
 800d94a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d94e:	2301      	movs	r3, #1
 800d950:	75fb      	strb	r3, [r7, #23]
    break;
 800d952:	e020      	b.n	800d996 <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d954:	7afb      	ldrb	r3, [r7, #11]
 800d956:	4619      	mov	r1, r3
 800d958:	68f8      	ldr	r0, [r7, #12]
 800d95a:	f7ff fc03 	bl	800d164 <USBH_MSC_BOT_Process>
 800d95e:	4603      	mov	r3, r0
 800d960:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800d962:	7dfb      	ldrb	r3, [r7, #23]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d115      	bne.n	800d994 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d96e:	3302      	adds	r3, #2
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	f003 030f 	and.w	r3, r3, #15
 800d976:	b2da      	uxtb	r2, r3
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d982:	7b1a      	ldrb	r2, [r3, #12]
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d98e:	7b5a      	ldrb	r2, [r3, #13]
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	709a      	strb	r2, [r3, #2]
    break;
 800d994:	bf00      	nop
  }

  return error;
 800d996:	7dfb      	ldrb	r3, [r7, #23]
}
 800d998:	4618      	mov	r0, r3
 800d99a:	3718      	adds	r7, #24
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bd80      	pop	{r7, pc}

0800d9a0 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800d9a0:	b580      	push	{r7, lr}
 800d9a2:	b086      	sub	sp, #24
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	60f8      	str	r0, [r7, #12]
 800d9a8:	607a      	str	r2, [r7, #4]
 800d9aa:	603b      	str	r3, [r7, #0]
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d9b0:	2302      	movs	r3, #2
 800d9b2:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d9ba:	69db      	ldr	r3, [r3, #28]
 800d9bc:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d9be:	693b      	ldr	r3, [r7, #16]
 800d9c0:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d9c4:	2b01      	cmp	r3, #1
 800d9c6:	d002      	beq.n	800d9ce <USBH_MSC_SCSI_Write+0x2e>
 800d9c8:	2b02      	cmp	r3, #2
 800d9ca:	d047      	beq.n	800da5c <USBH_MSC_SCSI_Write+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800d9cc:	e04e      	b.n	800da6c <USBH_MSC_SCSI_Write+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d9ce:	693b      	ldr	r3, [r7, #16]
 800d9d0:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d9d4:	461a      	mov	r2, r3
 800d9d6:	6a3b      	ldr	r3, [r7, #32]
 800d9d8:	fb03 f202 	mul.w	r2, r3, r2
 800d9dc:	693b      	ldr	r3, [r7, #16]
 800d9de:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d9e8:	693b      	ldr	r3, [r7, #16]
 800d9ea:	220a      	movs	r2, #10
 800d9ec:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d9f0:	693b      	ldr	r3, [r7, #16]
 800d9f2:	3363      	adds	r3, #99	; 0x63
 800d9f4:	2210      	movs	r2, #16
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	f010 fc2a 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800d9fe:	693b      	ldr	r3, [r7, #16]
 800da00:	222a      	movs	r2, #42	; 0x2a
 800da02:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800da06:	79fa      	ldrb	r2, [r7, #7]
 800da08:	693b      	ldr	r3, [r7, #16]
 800da0a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800da0e:	79ba      	ldrb	r2, [r7, #6]
 800da10:	693b      	ldr	r3, [r7, #16]
 800da12:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800da16:	797a      	ldrb	r2, [r7, #5]
 800da18:	693b      	ldr	r3, [r7, #16]
 800da1a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800da1e:	1d3b      	adds	r3, r7, #4
 800da20:	781a      	ldrb	r2, [r3, #0]
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800da28:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800da2c:	693b      	ldr	r3, [r7, #16]
 800da2e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800da32:	f107 0320 	add.w	r3, r7, #32
 800da36:	781a      	ldrb	r2, [r3, #0]
 800da38:	693b      	ldr	r3, [r7, #16]
 800da3a:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800da3e:	693b      	ldr	r3, [r7, #16]
 800da40:	2201      	movs	r2, #1
 800da42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800da46:	693b      	ldr	r3, [r7, #16]
 800da48:	2202      	movs	r2, #2
 800da4a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800da4e:	693b      	ldr	r3, [r7, #16]
 800da50:	683a      	ldr	r2, [r7, #0]
 800da52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800da56:	2301      	movs	r3, #1
 800da58:	75fb      	strb	r3, [r7, #23]
    break;
 800da5a:	e007      	b.n	800da6c <USBH_MSC_SCSI_Write+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800da5c:	7afb      	ldrb	r3, [r7, #11]
 800da5e:	4619      	mov	r1, r3
 800da60:	68f8      	ldr	r0, [r7, #12]
 800da62:	f7ff fb7f 	bl	800d164 <USBH_MSC_BOT_Process>
 800da66:	4603      	mov	r3, r0
 800da68:	75fb      	strb	r3, [r7, #23]
    break;
 800da6a:	bf00      	nop
  }

  return error;
 800da6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3718      	adds	r7, #24
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}

0800da76 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800da76:	b580      	push	{r7, lr}
 800da78:	b086      	sub	sp, #24
 800da7a:	af00      	add	r7, sp, #0
 800da7c:	60f8      	str	r0, [r7, #12]
 800da7e:	607a      	str	r2, [r7, #4]
 800da80:	603b      	str	r3, [r7, #0]
 800da82:	460b      	mov	r3, r1
 800da84:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800da86:	2302      	movs	r3, #2
 800da88:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800da90:	69db      	ldr	r3, [r3, #28]
 800da92:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800da94:	693b      	ldr	r3, [r7, #16]
 800da96:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800da9a:	2b01      	cmp	r3, #1
 800da9c:	d002      	beq.n	800daa4 <USBH_MSC_SCSI_Read+0x2e>
 800da9e:	2b02      	cmp	r3, #2
 800daa0:	d047      	beq.n	800db32 <USBH_MSC_SCSI_Read+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800daa2:	e04e      	b.n	800db42 <USBH_MSC_SCSI_Read+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800daaa:	461a      	mov	r2, r3
 800daac:	6a3b      	ldr	r3, [r7, #32]
 800daae:	fb03 f202 	mul.w	r2, r3, r2
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800dab6:	693b      	ldr	r3, [r7, #16]
 800dab8:	2280      	movs	r2, #128	; 0x80
 800daba:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800dabe:	693b      	ldr	r3, [r7, #16]
 800dac0:	220a      	movs	r2, #10
 800dac2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800dac6:	693b      	ldr	r3, [r7, #16]
 800dac8:	3363      	adds	r3, #99	; 0x63
 800daca:	2210      	movs	r2, #16
 800dacc:	2100      	movs	r1, #0
 800dace:	4618      	mov	r0, r3
 800dad0:	f010 fbbf 	bl	801e252 <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	2228      	movs	r2, #40	; 0x28
 800dad8:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800dadc:	79fa      	ldrb	r2, [r7, #7]
 800dade:	693b      	ldr	r3, [r7, #16]
 800dae0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800dae4:	79ba      	ldrb	r2, [r7, #6]
 800dae6:	693b      	ldr	r3, [r7, #16]
 800dae8:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800daec:	797a      	ldrb	r2, [r7, #5]
 800daee:	693b      	ldr	r3, [r7, #16]
 800daf0:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800daf4:	1d3b      	adds	r3, r7, #4
 800daf6:	781a      	ldrb	r2, [r3, #0]
 800daf8:	693b      	ldr	r3, [r7, #16]
 800dafa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800dafe:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800db02:	693b      	ldr	r3, [r7, #16]
 800db04:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800db08:	f107 0320 	add.w	r3, r7, #32
 800db0c:	781a      	ldrb	r2, [r3, #0]
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800db14:	693b      	ldr	r3, [r7, #16]
 800db16:	2201      	movs	r2, #1
 800db18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800db1c:	693b      	ldr	r3, [r7, #16]
 800db1e:	2202      	movs	r2, #2
 800db20:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800db24:	693b      	ldr	r3, [r7, #16]
 800db26:	683a      	ldr	r2, [r7, #0]
 800db28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800db2c:	2301      	movs	r3, #1
 800db2e:	75fb      	strb	r3, [r7, #23]
    break;
 800db30:	e007      	b.n	800db42 <USBH_MSC_SCSI_Read+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800db32:	7afb      	ldrb	r3, [r7, #11]
 800db34:	4619      	mov	r1, r3
 800db36:	68f8      	ldr	r0, [r7, #12]
 800db38:	f7ff fb14 	bl	800d164 <USBH_MSC_BOT_Process>
 800db3c:	4603      	mov	r3, r0
 800db3e:	75fb      	strb	r3, [r7, #23]
    break;
 800db40:	bf00      	nop
  }

  return error;
 800db42:	7dfb      	ldrb	r3, [r7, #23]
}
 800db44:	4618      	mov	r0, r3
 800db46:	3718      	adds	r7, #24
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}

0800db4c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b084      	sub	sp, #16
 800db50:	af00      	add	r7, sp, #0
 800db52:	60f8      	str	r0, [r7, #12]
 800db54:	60b9      	str	r1, [r7, #8]
 800db56:	4613      	mov	r3, r2
 800db58:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d101      	bne.n	800db64 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800db60:	2302      	movs	r3, #2
 800db62:	e019      	b.n	800db98 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	79fa      	ldrb	r2, [r7, #7]
 800db68:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	2200      	movs	r2, #0
 800db70:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	2200      	movs	r2, #0
 800db78:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800db7c:	68f8      	ldr	r0, [r7, #12]
 800db7e:	f000 f80f 	bl	800dba0 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d003      	beq.n	800db90 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	68ba      	ldr	r2, [r7, #8]
 800db8c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#endif
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800db90:	68f8      	ldr	r0, [r7, #12]
 800db92:	f007 ffaf 	bl	8015af4 <USBH_LL_Init>
  return USBH_OK;
 800db96:	2300      	movs	r3, #0
}
 800db98:	4618      	mov	r0, r3
 800db9a:	3710      	adds	r7, #16
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}

0800dba0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800dba0:	b480      	push	{r7}
 800dba2:	b085      	sub	sp, #20
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800dbac:	e008      	b.n	800dbc0 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	68fa      	ldr	r2, [r7, #12]
 800dbb2:	32e0      	adds	r2, #224	; 0xe0
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	3301      	adds	r3, #1
 800dbbe:	60fb      	str	r3, [r7, #12]
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	2b0e      	cmp	r3, #14
 800dbc4:	d9f3      	bls.n	800dbae <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	60fb      	str	r3, [r7, #12]
 800dbca:	e009      	b.n	800dbe0 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800dbcc:	687a      	ldr	r2, [r7, #4]
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	4413      	add	r3, r2
 800dbd2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	3301      	adds	r3, #1
 800dbde:	60fb      	str	r3, [r7, #12]
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dbe6:	d3f1      	bcc.n	800dbcc <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2200      	movs	r2, #0
 800dbec:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2201      	movs	r2, #1
 800dbf8:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2201      	movs	r2, #1
 800dc06:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2240      	movs	r2, #64	; 0x40
 800dc0c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2200      	movs	r2, #0
 800dc12:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	2200      	movs	r2, #0
 800dc18:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2201      	movs	r2, #1
 800dc20:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800dc24:	2300      	movs	r3, #0
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3714      	adds	r7, #20
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc30:	4770      	bx	lr

0800dc32 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800dc32:	b480      	push	{r7}
 800dc34:	b085      	sub	sp, #20
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	6078      	str	r0, [r7, #4]
 800dc3a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d017      	beq.n	800dc76 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d10f      	bne.n	800dc70 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800dc56:	1c59      	adds	r1, r3, #1
 800dc58:	687a      	ldr	r2, [r7, #4]
 800dc5a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800dc5e:	687a      	ldr	r2, [r7, #4]
 800dc60:	33dc      	adds	r3, #220	; 0xdc
 800dc62:	009b      	lsls	r3, r3, #2
 800dc64:	4413      	add	r3, r2
 800dc66:	683a      	ldr	r2, [r7, #0]
 800dc68:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	73fb      	strb	r3, [r7, #15]
 800dc6e:	e004      	b.n	800dc7a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800dc70:	2302      	movs	r3, #2
 800dc72:	73fb      	strb	r3, [r7, #15]
 800dc74:	e001      	b.n	800dc7a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800dc76:	2302      	movs	r3, #2
 800dc78:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800dc7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3714      	adds	r7, #20
 800dc80:	46bd      	mov	sp, r7
 800dc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc86:	4770      	bx	lr

0800dc88 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b085      	sub	sp, #20
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
 800dc90:	460b      	mov	r3, r1
 800dc92:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800dc94:	2300      	movs	r3, #0
 800dc96:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800dc9e:	78fa      	ldrb	r2, [r7, #3]
 800dca0:	429a      	cmp	r2, r3
 800dca2:	d204      	bcs.n	800dcae <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	78fa      	ldrb	r2, [r7, #3]
 800dca8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800dcac:	e001      	b.n	800dcb2 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800dcae:	2302      	movs	r3, #2
 800dcb0:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800dcb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	3714      	adds	r7, #20
 800dcb8:	46bd      	mov	sp, r7
 800dcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcbe:	4770      	bx	lr

0800dcc0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b087      	sub	sp, #28
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	4608      	mov	r0, r1
 800dcca:	4611      	mov	r1, r2
 800dccc:	461a      	mov	r2, r3
 800dcce:	4603      	mov	r3, r0
 800dcd0:	70fb      	strb	r3, [r7, #3]
 800dcd2:	460b      	mov	r3, r1
 800dcd4:	70bb      	strb	r3, [r7, #2]
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800dcde:	2300      	movs	r3, #0
 800dce0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800dce8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dcea:	e025      	b.n	800dd38 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800dcec:	7dfb      	ldrb	r3, [r7, #23]
 800dcee:	221a      	movs	r2, #26
 800dcf0:	fb02 f303 	mul.w	r3, r2, r3
 800dcf4:	3308      	adds	r3, #8
 800dcf6:	68fa      	ldr	r2, [r7, #12]
 800dcf8:	4413      	add	r3, r2
 800dcfa:	3302      	adds	r3, #2
 800dcfc:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800dcfe:	693b      	ldr	r3, [r7, #16]
 800dd00:	795b      	ldrb	r3, [r3, #5]
 800dd02:	78fa      	ldrb	r2, [r7, #3]
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d002      	beq.n	800dd0e <USBH_FindInterface+0x4e>
 800dd08:	78fb      	ldrb	r3, [r7, #3]
 800dd0a:	2bff      	cmp	r3, #255	; 0xff
 800dd0c:	d111      	bne.n	800dd32 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800dd0e:	693b      	ldr	r3, [r7, #16]
 800dd10:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800dd12:	78ba      	ldrb	r2, [r7, #2]
 800dd14:	429a      	cmp	r2, r3
 800dd16:	d002      	beq.n	800dd1e <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800dd18:	78bb      	ldrb	r3, [r7, #2]
 800dd1a:	2bff      	cmp	r3, #255	; 0xff
 800dd1c:	d109      	bne.n	800dd32 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800dd1e:	693b      	ldr	r3, [r7, #16]
 800dd20:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800dd22:	787a      	ldrb	r2, [r7, #1]
 800dd24:	429a      	cmp	r2, r3
 800dd26:	d002      	beq.n	800dd2e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800dd28:	787b      	ldrb	r3, [r7, #1]
 800dd2a:	2bff      	cmp	r3, #255	; 0xff
 800dd2c:	d101      	bne.n	800dd32 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800dd2e:	7dfb      	ldrb	r3, [r7, #23]
 800dd30:	e006      	b.n	800dd40 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800dd32:	7dfb      	ldrb	r3, [r7, #23]
 800dd34:	3301      	adds	r3, #1
 800dd36:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800dd38:	7dfb      	ldrb	r3, [r7, #23]
 800dd3a:	2b01      	cmp	r3, #1
 800dd3c:	d9d6      	bls.n	800dcec <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800dd3e:	23ff      	movs	r3, #255	; 0xff
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	371c      	adds	r7, #28
 800dd44:	46bd      	mov	sp, r7
 800dd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4a:	4770      	bx	lr

0800dd4c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b082      	sub	sp, #8
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f007 ff0d 	bl	8015b74 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800dd5a:	2101      	movs	r1, #1
 800dd5c:	6878      	ldr	r0, [r7, #4]
 800dd5e:	f008 f8b0 	bl	8015ec2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800dd62:	2300      	movs	r3, #0
}
 800dd64:	4618      	mov	r0, r3
 800dd66:	3708      	adds	r7, #8
 800dd68:	46bd      	mov	sp, r7
 800dd6a:	bd80      	pop	{r7, pc}

0800dd6c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b088      	sub	sp, #32
 800dd70:	af04      	add	r7, sp, #16
 800dd72:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800dd74:	2302      	movs	r3, #2
 800dd76:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 faec 	bl	800e35a <USBH_IsPortEnabled>
 800dd82:	4603      	mov	r3, r0
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d10c      	bne.n	800dda2 <USBH_Process+0x36>
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	b2db      	uxtb	r3, r3
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d007      	beq.n	800dda2 <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	781b      	ldrb	r3, [r3, #0]
 800dd96:	b2db      	uxtb	r3, r3
 800dd98:	2b03      	cmp	r3, #3
 800dd9a:	d002      	beq.n	800dda2 <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2203      	movs	r2, #3
 800dda0:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	b2db      	uxtb	r3, r3
 800dda8:	2b0b      	cmp	r3, #11
 800ddaa:	f200 814c 	bhi.w	800e046 <USBH_Process+0x2da>
 800ddae:	a201      	add	r2, pc, #4	; (adr r2, 800ddb4 <USBH_Process+0x48>)
 800ddb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddb4:	0800dde5 	.word	0x0800dde5
 800ddb8:	0800de07 	.word	0x0800de07
 800ddbc:	0800de1b 	.word	0x0800de1b
 800ddc0:	0800e021 	.word	0x0800e021
 800ddc4:	0800e047 	.word	0x0800e047
 800ddc8:	0800dea9 	.word	0x0800dea9
 800ddcc:	0800dfd7 	.word	0x0800dfd7
 800ddd0:	0800ded9 	.word	0x0800ded9
 800ddd4:	0800def9 	.word	0x0800def9
 800ddd8:	0800df19 	.word	0x0800df19
 800dddc:	0800df47 	.word	0x0800df47
 800dde0:	0800e009 	.word	0x0800e009
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ddea:	b2db      	uxtb	r3, r3
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	f000 812c 	beq.w	800e04a <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800ddf8:	20c8      	movs	r0, #200	; 0xc8
 800ddfa:	f008 f8df 	bl	8015fbc <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f007 ff42 	bl	8015c88 <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1U)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif
    }
    break;
 800de04:	e121      	b.n	800e04a <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	f040 811e 	bne.w	800e04e <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2202      	movs	r2, #2
 800de16:	701a      	strb	r2, [r3, #0]
    }
    break;
 800de18:	e119      	b.n	800e04e <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800de1a:	2064      	movs	r0, #100	; 0x64
 800de1c:	f008 f8ce 	bl	8015fbc <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f007 ff0b 	bl	8015c3c <USBH_LL_GetSpeed>
 800de26:	4603      	mov	r3, r0
 800de28:	461a      	mov	r2, r3
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	2205      	movs	r2, #5
 800de34:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800de36:	2100      	movs	r1, #0
 800de38:	6878      	ldr	r0, [r7, #4]
 800de3a:	f001 f868 	bl	800ef0e <USBH_AllocPipe>
 800de3e:	4603      	mov	r3, r0
 800de40:	461a      	mov	r2, r3
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800de46:	2180      	movs	r1, #128	; 0x80
 800de48:	6878      	ldr	r0, [r7, #4]
 800de4a:	f001 f860 	bl	800ef0e <USBH_AllocPipe>
 800de4e:	4603      	mov	r3, r0
 800de50:	461a      	mov	r2, r3
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	7919      	ldrb	r1, [r3, #4]
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800de66:	687a      	ldr	r2, [r7, #4]
 800de68:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800de6a:	b292      	uxth	r2, r2
 800de6c:	9202      	str	r2, [sp, #8]
 800de6e:	2200      	movs	r2, #0
 800de70:	9201      	str	r2, [sp, #4]
 800de72:	9300      	str	r3, [sp, #0]
 800de74:	4603      	mov	r3, r0
 800de76:	2280      	movs	r2, #128	; 0x80
 800de78:	6878      	ldr	r0, [r7, #4]
 800de7a:	f001 f819 	bl	800eeb0 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	7959      	ldrb	r1, [r3, #5]
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800de92:	b292      	uxth	r2, r2
 800de94:	9202      	str	r2, [sp, #8]
 800de96:	2200      	movs	r2, #0
 800de98:	9201      	str	r2, [sp, #4]
 800de9a:	9300      	str	r3, [sp, #0]
 800de9c:	4603      	mov	r3, r0
 800de9e:	2200      	movs	r2, #0
 800dea0:	6878      	ldr	r0, [r7, #4]
 800dea2:	f001 f805 	bl	800eeb0 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

    break;
 800dea6:	e0e3      	b.n	800e070 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 f8e7 	bl	800e07c <USBH_HandleEnum>
 800deae:	4603      	mov	r3, r0
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	f040 80ce 	bne.w	800e052 <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	2200      	movs	r2, #0
 800deba:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	d103      	bne.n	800ded0 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	2208      	movs	r2, #8
 800decc:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800dece:	e0c0      	b.n	800e052 <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	2207      	movs	r2, #7
 800ded4:	701a      	strb	r2, [r3, #0]
    break;
 800ded6:	e0bc      	b.n	800e052 <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dede:	2b00      	cmp	r3, #0
 800dee0:	f000 80b9 	beq.w	800e056 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800deea:	2101      	movs	r1, #1
 800deec:	6878      	ldr	r0, [r7, #4]
 800deee:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	2208      	movs	r2, #8
 800def4:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
      }
    }
    break;
 800def6:	e0ae      	b.n	800e056 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800defe:	b29b      	uxth	r3, r3
 800df00:	4619      	mov	r1, r3
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 fb59 	bl	800e5ba <USBH_SetCfg>
 800df08:	4603      	mov	r3, r0
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	f040 80a5 	bne.w	800e05a <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2209      	movs	r2, #9
 800df14:	701a      	strb	r2, [r3, #0]
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0U);
#endif
    break;
 800df16:	e0a0      	b.n	800e05a <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800df1e:	f003 0320 	and.w	r3, r3, #32
 800df22:	2b00      	cmp	r3, #0
 800df24:	d00b      	beq.n	800df3e <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800df26:	2101      	movs	r1, #1
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f000 fb69 	bl	800e600 <USBH_SetFeature>
 800df2e:	4603      	mov	r3, r0
 800df30:	2b00      	cmp	r3, #0
 800df32:	f040 8094 	bne.w	800e05e <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	220a      	movs	r2, #10
 800df3a:	701a      	strb	r2, [r3, #0]
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0U);
#endif
    break;
 800df3c:	e08f      	b.n	800e05e <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	220a      	movs	r2, #10
 800df42:	701a      	strb	r2, [r3, #0]
    break;
 800df44:	e08b      	b.n	800e05e <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	f000 8088 	beq.w	800e062 <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	2200      	movs	r2, #0
 800df56:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800df5a:	2300      	movs	r3, #0
 800df5c:	73fb      	strb	r3, [r7, #15]
 800df5e:	e017      	b.n	800df90 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800df60:	7bfb      	ldrb	r3, [r7, #15]
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	33dc      	adds	r3, #220	; 0xdc
 800df66:	009b      	lsls	r3, r3, #2
 800df68:	4413      	add	r3, r2
 800df6a:	685b      	ldr	r3, [r3, #4]
 800df6c:	791a      	ldrb	r2, [r3, #4]
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800df74:	429a      	cmp	r2, r3
 800df76:	d108      	bne.n	800df8a <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800df78:	7bfb      	ldrb	r3, [r7, #15]
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	33dc      	adds	r3, #220	; 0xdc
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	4413      	add	r3, r2
 800df82:	685a      	ldr	r2, [r3, #4]
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800df8a:	7bfb      	ldrb	r3, [r7, #15]
 800df8c:	3301      	adds	r3, #1
 800df8e:	73fb      	strb	r3, [r7, #15]
 800df90:	7bfb      	ldrb	r3, [r7, #15]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d0e4      	beq.n	800df60 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d016      	beq.n	800dfce <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dfa6:	689b      	ldr	r3, [r3, #8]
 800dfa8:	6878      	ldr	r0, [r7, #4]
 800dfaa:	4798      	blx	r3
 800dfac:	4603      	mov	r3, r0
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d109      	bne.n	800dfc6 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2206      	movs	r2, #6
 800dfb6:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dfbe:	2103      	movs	r1, #3
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	4798      	blx	r3
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    break;
 800dfc4:	e04d      	b.n	800e062 <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	220d      	movs	r2, #13
 800dfca:	701a      	strb	r2, [r3, #0]
    break;
 800dfcc:	e049      	b.n	800e062 <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	220d      	movs	r2, #13
 800dfd2:	701a      	strb	r2, [r3, #0]
    break;
 800dfd4:	e045      	b.n	800e062 <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d00f      	beq.n	800e000 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800dfe6:	691b      	ldr	r3, [r3, #16]
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	4798      	blx	r3
 800dfec:	4603      	mov	r3, r0
 800dfee:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800dff0:	7bbb      	ldrb	r3, [r7, #14]
 800dff2:	b2db      	uxtb	r3, r3
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d136      	bne.n	800e066 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	220b      	movs	r2, #11
 800dffc:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }

    break;
 800dffe:	e032      	b.n	800e066 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	220d      	movs	r2, #13
 800e004:	701a      	strb	r2, [r3, #0]
    break;
 800e006:	e02e      	b.n	800e066 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d02b      	beq.n	800e06a <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e018:	695b      	ldr	r3, [r3, #20]
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	4798      	blx	r3
    }
    break;
 800e01e:	e024      	b.n	800e06a <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800e020:	6878      	ldr	r0, [r7, #4]
 800e022:	f7ff fdbd 	bl	800dba0 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d01e      	beq.n	800e06e <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e036:	68db      	ldr	r3, [r3, #12]
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2200      	movs	r2, #0
 800e040:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800e044:	e013      	b.n	800e06e <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800e046:	bf00      	nop
 800e048:	e012      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e04a:	bf00      	nop
 800e04c:	e010      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e04e:	bf00      	nop
 800e050:	e00e      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e052:	bf00      	nop
 800e054:	e00c      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e056:	bf00      	nop
 800e058:	e00a      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e05a:	bf00      	nop
 800e05c:	e008      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e05e:	bf00      	nop
 800e060:	e006      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e062:	bf00      	nop
 800e064:	e004      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e066:	bf00      	nop
 800e068:	e002      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e06a:	bf00      	nop
 800e06c:	e000      	b.n	800e070 <USBH_Process+0x304>
    break;
 800e06e:	bf00      	nop
  }
 return USBH_OK;
 800e070:	2300      	movs	r3, #0
}
 800e072:	4618      	mov	r0, r3
 800e074:	3710      	adds	r7, #16
 800e076:	46bd      	mov	sp, r7
 800e078:	bd80      	pop	{r7, pc}
 800e07a:	bf00      	nop

0800e07c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800e07c:	b580      	push	{r7, lr}
 800e07e:	b088      	sub	sp, #32
 800e080:	af04      	add	r7, sp, #16
 800e082:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800e084:	2301      	movs	r3, #1
 800e086:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	785b      	ldrb	r3, [r3, #1]
 800e08c:	2b07      	cmp	r3, #7
 800e08e:	f200 80f8 	bhi.w	800e282 <USBH_HandleEnum+0x206>
 800e092:	a201      	add	r2, pc, #4	; (adr r2, 800e098 <USBH_HandleEnum+0x1c>)
 800e094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e098:	0800e0b9 	.word	0x0800e0b9
 800e09c:	0800e12b 	.word	0x0800e12b
 800e0a0:	0800e143 	.word	0x0800e143
 800e0a4:	0800e1b9 	.word	0x0800e1b9
 800e0a8:	0800e1cf 	.word	0x0800e1cf
 800e0ac:	0800e1eb 	.word	0x0800e1eb
 800e0b0:	0800e21f 	.word	0x0800e21f
 800e0b4:	0800e253 	.word	0x0800e253
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800e0b8:	2108      	movs	r1, #8
 800e0ba:	6878      	ldr	r0, [r7, #4]
 800e0bc:	f000 f9ad 	bl	800e41a <USBH_Get_DevDesc>
 800e0c0:	4603      	mov	r3, r0
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	f040 80df 	bne.w	800e286 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	7919      	ldrb	r1, [r3, #4]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800e0e8:	687a      	ldr	r2, [r7, #4]
 800e0ea:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e0ec:	b292      	uxth	r2, r2
 800e0ee:	9202      	str	r2, [sp, #8]
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	9201      	str	r2, [sp, #4]
 800e0f4:	9300      	str	r3, [sp, #0]
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	2280      	movs	r2, #128	; 0x80
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f000 fed8 	bl	800eeb0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	7959      	ldrb	r1, [r3, #5]
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800e110:	687a      	ldr	r2, [r7, #4]
 800e112:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e114:	b292      	uxth	r2, r2
 800e116:	9202      	str	r2, [sp, #8]
 800e118:	2200      	movs	r2, #0
 800e11a:	9201      	str	r2, [sp, #4]
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	4603      	mov	r3, r0
 800e120:	2200      	movs	r2, #0
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f000 fec4 	bl	800eeb0 <USBH_OpenPipe>

    }
    break;
 800e128:	e0ad      	b.n	800e286 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800e12a:	2112      	movs	r1, #18
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f000 f974 	bl	800e41a <USBH_Get_DevDesc>
 800e132:	4603      	mov	r3, r0
 800e134:	2b00      	cmp	r3, #0
 800e136:	f040 80a8 	bne.w	800e28a <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	2202      	movs	r2, #2
 800e13e:	705a      	strb	r2, [r3, #1]

    }
    break;
 800e140:	e0a3      	b.n	800e28a <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800e142:	2101      	movs	r1, #1
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f000 fa14 	bl	800e572 <USBH_SetAddress>
 800e14a:	4603      	mov	r3, r0
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	f040 809e 	bne.w	800e28e <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800e152:	2002      	movs	r0, #2
 800e154:	f007 ff32 	bl	8015fbc <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2201      	movs	r2, #1
 800e15c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2203      	movs	r2, #3
 800e164:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	7919      	ldrb	r1, [r3, #4]
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800e176:	687a      	ldr	r2, [r7, #4]
 800e178:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e17a:	b292      	uxth	r2, r2
 800e17c:	9202      	str	r2, [sp, #8]
 800e17e:	2200      	movs	r2, #0
 800e180:	9201      	str	r2, [sp, #4]
 800e182:	9300      	str	r3, [sp, #0]
 800e184:	4603      	mov	r3, r0
 800e186:	2280      	movs	r2, #128	; 0x80
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f000 fe91 	bl	800eeb0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	7959      	ldrb	r1, [r3, #5]
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800e19e:	687a      	ldr	r2, [r7, #4]
 800e1a0:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800e1a2:	b292      	uxth	r2, r2
 800e1a4:	9202      	str	r2, [sp, #8]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	9201      	str	r2, [sp, #4]
 800e1aa:	9300      	str	r3, [sp, #0]
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	2200      	movs	r2, #0
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 fe7d 	bl	800eeb0 <USBH_OpenPipe>
    }
    break;
 800e1b6:	e06a      	b.n	800e28e <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800e1b8:	2109      	movs	r1, #9
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	f000 f955 	bl	800e46a <USBH_Get_CfgDesc>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d165      	bne.n	800e292 <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2204      	movs	r2, #4
 800e1ca:	705a      	strb	r2, [r3, #1]
    }
    break;
 800e1cc:	e061      	b.n	800e292 <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800e1d4:	4619      	mov	r1, r3
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f000 f947 	bl	800e46a <USBH_Get_CfgDesc>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d159      	bne.n	800e296 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	2205      	movs	r2, #5
 800e1e6:	705a      	strb	r2, [r3, #1]
    }
    break;
 800e1e8:	e055      	b.n	800e296 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d010      	beq.n	800e216 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e200:	23ff      	movs	r3, #255	; 0xff
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 f955 	bl	800e4b2 <USBH_Get_StringDesc>
 800e208:	4603      	mov	r3, r0
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d145      	bne.n	800e29a <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2206      	movs	r2, #6
 800e212:	705a      	strb	r2, [r3, #1]
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800e214:	e041      	b.n	800e29a <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2206      	movs	r2, #6
 800e21a:	705a      	strb	r2, [r3, #1]
    break;
 800e21c:	e03d      	b.n	800e29a <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800e224:	2b00      	cmp	r3, #0
 800e226:	d010      	beq.n	800e24a <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e234:	23ff      	movs	r3, #255	; 0xff
 800e236:	6878      	ldr	r0, [r7, #4]
 800e238:	f000 f93b 	bl	800e4b2 <USBH_Get_StringDesc>
 800e23c:	4603      	mov	r3, r0
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d12d      	bne.n	800e29e <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2207      	movs	r2, #7
 800e246:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800e248:	e029      	b.n	800e29e <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	2207      	movs	r2, #7
 800e24e:	705a      	strb	r2, [r3, #1]
    break;
 800e250:	e025      	b.n	800e29e <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d00f      	beq.n	800e27c <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800e268:	23ff      	movs	r3, #255	; 0xff
 800e26a:	6878      	ldr	r0, [r7, #4]
 800e26c:	f000 f921 	bl	800e4b2 <USBH_Get_StringDesc>
 800e270:	4603      	mov	r3, r0
 800e272:	2b00      	cmp	r3, #0
 800e274:	d115      	bne.n	800e2a2 <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800e276:	2300      	movs	r3, #0
 800e278:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800e27a:	e012      	b.n	800e2a2 <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800e27c:	2300      	movs	r3, #0
 800e27e:	73fb      	strb	r3, [r7, #15]
    break;
 800e280:	e00f      	b.n	800e2a2 <USBH_HandleEnum+0x226>

  default:
    break;
 800e282:	bf00      	nop
 800e284:	e00e      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e286:	bf00      	nop
 800e288:	e00c      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e28a:	bf00      	nop
 800e28c:	e00a      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e28e:	bf00      	nop
 800e290:	e008      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e292:	bf00      	nop
 800e294:	e006      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e296:	bf00      	nop
 800e298:	e004      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e29a:	bf00      	nop
 800e29c:	e002      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e29e:	bf00      	nop
 800e2a0:	e000      	b.n	800e2a4 <USBH_HandleEnum+0x228>
    break;
 800e2a2:	bf00      	nop
  }
  return Status;
 800e2a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2a6:	4618      	mov	r0, r3
 800e2a8:	3710      	adds	r7, #16
 800e2aa:	46bd      	mov	sp, r7
 800e2ac:	bd80      	pop	{r7, pc}
 800e2ae:	bf00      	nop

0800e2b0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800e2b0:	b480      	push	{r7}
 800e2b2:	b083      	sub	sp, #12
 800e2b4:	af00      	add	r7, sp, #0
 800e2b6:	6078      	str	r0, [r7, #4]
 800e2b8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	683a      	ldr	r2, [r7, #0]
 800e2be:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800e2c2:	bf00      	nop
 800e2c4:	370c      	adds	r7, #12
 800e2c6:	46bd      	mov	sp, r7
 800e2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2cc:	4770      	bx	lr

0800e2ce <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800e2ce:	b580      	push	{r7, lr}
 800e2d0:	b082      	sub	sp, #8
 800e2d2:	af00      	add	r7, sp, #0
 800e2d4:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800e2dc:	1c5a      	adds	r2, r3, #1
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800e2e4:	6878      	ldr	r0, [r7, #4]
 800e2e6:	f000 f804 	bl	800e2f2 <USBH_HandleSof>
}
 800e2ea:	bf00      	nop
 800e2ec:	3708      	adds	r7, #8
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}

0800e2f2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800e2f2:	b580      	push	{r7, lr}
 800e2f4:	b082      	sub	sp, #8
 800e2f6:	af00      	add	r7, sp, #0
 800e2f8:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	b2db      	uxtb	r3, r3
 800e300:	2b0b      	cmp	r3, #11
 800e302:	d10a      	bne.n	800e31a <USBH_HandleSof+0x28>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d005      	beq.n	800e31a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	4798      	blx	r3
  }
}
 800e31a:	bf00      	nop
 800e31c:	3708      	adds	r7, #8
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}

0800e322 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800e322:	b480      	push	{r7}
 800e324:	b083      	sub	sp, #12
 800e326:	af00      	add	r7, sp, #0
 800e328:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2201      	movs	r2, #1
 800e32e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800e332:	bf00      	nop
}
 800e334:	370c      	adds	r7, #12
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr

0800e33e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800e33e:	b480      	push	{r7}
 800e340:	b083      	sub	sp, #12
 800e342:	af00      	add	r7, sp, #0
 800e344:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	2200      	movs	r2, #0
 800e34a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800e34e:	bf00      	nop
}
 800e350:	370c      	adds	r7, #12
 800e352:	46bd      	mov	sp, r7
 800e354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e358:	4770      	bx	lr

0800e35a <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800e35a:	b480      	push	{r7}
 800e35c:	b083      	sub	sp, #12
 800e35e:	af00      	add	r7, sp, #0
 800e360:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800e368:	4618      	mov	r0, r3
 800e36a:	370c      	adds	r7, #12
 800e36c:	46bd      	mov	sp, r7
 800e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e372:	4770      	bx	lr

0800e374 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b082      	sub	sp, #8
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	b2db      	uxtb	r3, r3
 800e382:	2b00      	cmp	r3, #0
 800e384:	d10f      	bne.n	800e3a6 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2201      	movs	r2, #1
 800e38a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e394:	2b00      	cmp	r3, #0
 800e396:	d00e      	beq.n	800e3b6 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e39e:	2104      	movs	r1, #4
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	4798      	blx	r3
 800e3a4:	e007      	b.n	800e3b6 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800e3ac:	2b01      	cmp	r3, #1
 800e3ae:	d102      	bne.n	800e3b6 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	2202      	movs	r2, #2
 800e3b4:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800e3b6:	2300      	movs	r3, #0
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3708      	adds	r7, #8
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b082      	sub	sp, #8
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800e3c8:	6878      	ldr	r0, [r7, #4]
 800e3ca:	f007 fc05 	bl	8015bd8 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	791b      	ldrb	r3, [r3, #4]
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f000 fdb8 	bl	800ef4a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	795b      	ldrb	r3, [r3, #5]
 800e3de:	4619      	mov	r1, r3
 800e3e0:	6878      	ldr	r0, [r7, #4]
 800e3e2:	f000 fdb2 	bl	800ef4a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	2200      	movs	r2, #0
 800e3ea:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d005      	beq.n	800e404 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e3fe:	2105      	movs	r1, #5
 800e400:	6878      	ldr	r0, [r7, #4]
 800e402:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800e404:	6878      	ldr	r0, [r7, #4]
 800e406:	f007 fbb5 	bl	8015b74 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	2203      	movs	r2, #3
 800e40e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800e410:	2300      	movs	r3, #0
}
 800e412:	4618      	mov	r0, r3
 800e414:	3708      	adds	r7, #8
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b086      	sub	sp, #24
 800e41e:	af02      	add	r7, sp, #8
 800e420:	6078      	str	r0, [r7, #4]
 800e422:	460b      	mov	r3, r1
 800e424:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800e42c:	78fb      	ldrb	r3, [r7, #3]
 800e42e:	b29b      	uxth	r3, r3
 800e430:	9300      	str	r3, [sp, #0]
 800e432:	4613      	mov	r3, r2
 800e434:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e438:	2100      	movs	r1, #0
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f000 f864 	bl	800e508 <USBH_GetDescriptor>
 800e440:	4603      	mov	r3, r0
 800e442:	73fb      	strb	r3, [r7, #15]
 800e444:	7bfb      	ldrb	r3, [r7, #15]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d10a      	bne.n	800e460 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f203 3022 	addw	r0, r3, #802	; 0x322
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e456:	78fa      	ldrb	r2, [r7, #3]
 800e458:	b292      	uxth	r2, r2
 800e45a:	4619      	mov	r1, r3
 800e45c:	f000 f918 	bl	800e690 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800e460:	7bfb      	ldrb	r3, [r7, #15]
}
 800e462:	4618      	mov	r0, r3
 800e464:	3710      	adds	r7, #16
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}

0800e46a <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800e46a:	b580      	push	{r7, lr}
 800e46c:	b086      	sub	sp, #24
 800e46e:	af02      	add	r7, sp, #8
 800e470:	6078      	str	r0, [r7, #4]
 800e472:	460b      	mov	r3, r1
 800e474:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	331c      	adds	r3, #28
 800e47a:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800e47c:	887b      	ldrh	r3, [r7, #2]
 800e47e:	9300      	str	r3, [sp, #0]
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e486:	2100      	movs	r1, #0
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f000 f83d 	bl	800e508 <USBH_GetDescriptor>
 800e48e:	4603      	mov	r3, r0
 800e490:	72fb      	strb	r3, [r7, #11]
 800e492:	7afb      	ldrb	r3, [r7, #11]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d107      	bne.n	800e4a8 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800e49e:	887a      	ldrh	r2, [r7, #2]
 800e4a0:	68f9      	ldr	r1, [r7, #12]
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f000 f964 	bl	800e770 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800e4a8:	7afb      	ldrb	r3, [r7, #11]
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3710      	adds	r7, #16
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}

0800e4b2 <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800e4b2:	b580      	push	{r7, lr}
 800e4b4:	b088      	sub	sp, #32
 800e4b6:	af02      	add	r7, sp, #8
 800e4b8:	60f8      	str	r0, [r7, #12]
 800e4ba:	607a      	str	r2, [r7, #4]
 800e4bc:	461a      	mov	r2, r3
 800e4be:	460b      	mov	r3, r1
 800e4c0:	72fb      	strb	r3, [r7, #11]
 800e4c2:	4613      	mov	r3, r2
 800e4c4:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800e4c6:	7afb      	ldrb	r3, [r7, #11]
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e4ce:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800e4d6:	893b      	ldrh	r3, [r7, #8]
 800e4d8:	9300      	str	r3, [sp, #0]
 800e4da:	460b      	mov	r3, r1
 800e4dc:	2100      	movs	r1, #0
 800e4de:	68f8      	ldr	r0, [r7, #12]
 800e4e0:	f000 f812 	bl	800e508 <USBH_GetDescriptor>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	75fb      	strb	r3, [r7, #23]
 800e4e8:	7dfb      	ldrb	r3, [r7, #23]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d107      	bne.n	800e4fe <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e4f4:	893a      	ldrh	r2, [r7, #8]
 800e4f6:	6879      	ldr	r1, [r7, #4]
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f000 fa37 	bl	800e96c <USBH_ParseStringDesc>
  }
  return status;
 800e4fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800e500:	4618      	mov	r0, r3
 800e502:	3718      	adds	r7, #24
 800e504:	46bd      	mov	sp, r7
 800e506:	bd80      	pop	{r7, pc}

0800e508 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800e508:	b580      	push	{r7, lr}
 800e50a:	b084      	sub	sp, #16
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	607b      	str	r3, [r7, #4]
 800e512:	460b      	mov	r3, r1
 800e514:	72fb      	strb	r3, [r7, #11]
 800e516:	4613      	mov	r3, r2
 800e518:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	789b      	ldrb	r3, [r3, #2]
 800e51e:	2b01      	cmp	r3, #1
 800e520:	d11c      	bne.n	800e55c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e522:	7afb      	ldrb	r3, [r7, #11]
 800e524:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e528:	b2da      	uxtb	r2, r3
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	2206      	movs	r2, #6
 800e532:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	893a      	ldrh	r2, [r7, #8]
 800e538:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e53a:	893b      	ldrh	r3, [r7, #8]
 800e53c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e540:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e544:	d104      	bne.n	800e550 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	f240 4209 	movw	r2, #1033	; 0x409
 800e54c:	829a      	strh	r2, [r3, #20]
 800e54e:	e002      	b.n	800e556 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2200      	movs	r2, #0
 800e554:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	8b3a      	ldrh	r2, [r7, #24]
 800e55a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800e55c:	8b3b      	ldrh	r3, [r7, #24]
 800e55e:	461a      	mov	r2, r3
 800e560:	6879      	ldr	r1, [r7, #4]
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f000 fa50 	bl	800ea08 <USBH_CtlReq>
 800e568:	4603      	mov	r3, r0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3710      	adds	r7, #16
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b082      	sub	sp, #8
 800e576:	af00      	add	r7, sp, #0
 800e578:	6078      	str	r0, [r7, #4]
 800e57a:	460b      	mov	r3, r1
 800e57c:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	789b      	ldrb	r3, [r3, #2]
 800e582:	2b01      	cmp	r3, #1
 800e584:	d10f      	bne.n	800e5a6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2200      	movs	r2, #0
 800e58a:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	2205      	movs	r2, #5
 800e590:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e592:	78fb      	ldrb	r3, [r7, #3]
 800e594:	b29a      	uxth	r2, r3
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	2200      	movs	r2, #0
 800e59e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2200      	movs	r2, #0
 800e5a4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800e5a6:	2200      	movs	r2, #0
 800e5a8:	2100      	movs	r1, #0
 800e5aa:	6878      	ldr	r0, [r7, #4]
 800e5ac:	f000 fa2c 	bl	800ea08 <USBH_CtlReq>
 800e5b0:	4603      	mov	r3, r0
}
 800e5b2:	4618      	mov	r0, r3
 800e5b4:	3708      	adds	r7, #8
 800e5b6:	46bd      	mov	sp, r7
 800e5b8:	bd80      	pop	{r7, pc}

0800e5ba <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e5ba:	b580      	push	{r7, lr}
 800e5bc:	b082      	sub	sp, #8
 800e5be:	af00      	add	r7, sp, #0
 800e5c0:	6078      	str	r0, [r7, #4]
 800e5c2:	460b      	mov	r3, r1
 800e5c4:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	789b      	ldrb	r3, [r3, #2]
 800e5ca:	2b01      	cmp	r3, #1
 800e5cc:	d10e      	bne.n	800e5ec <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	2209      	movs	r2, #9
 800e5d8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	887a      	ldrh	r2, [r7, #2]
 800e5de:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	6878      	ldr	r0, [r7, #4]
 800e5f2:	f000 fa09 	bl	800ea08 <USBH_CtlReq>
 800e5f6:	4603      	mov	r3, r0
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3708      	adds	r7, #8
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}

0800e600 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b082      	sub	sp, #8
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
 800e608:	460b      	mov	r3, r1
 800e60a:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	789b      	ldrb	r3, [r3, #2]
 800e610:	2b01      	cmp	r3, #1
 800e612:	d10f      	bne.n	800e634 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	2200      	movs	r2, #0
 800e618:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2203      	movs	r2, #3
 800e61e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e620:	78fb      	ldrb	r3, [r7, #3]
 800e622:	b29a      	uxth	r2, r3
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	2200      	movs	r2, #0
 800e62c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2200      	movs	r2, #0
 800e632:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e634:	2200      	movs	r2, #0
 800e636:	2100      	movs	r1, #0
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f000 f9e5 	bl	800ea08 <USBH_CtlReq>
 800e63e:	4603      	mov	r3, r0
}
 800e640:	4618      	mov	r0, r3
 800e642:	3708      	adds	r7, #8
 800e644:	46bd      	mov	sp, r7
 800e646:	bd80      	pop	{r7, pc}

0800e648 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b082      	sub	sp, #8
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	460b      	mov	r3, r1
 800e652:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	789b      	ldrb	r3, [r3, #2]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d10f      	bne.n	800e67c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	2202      	movs	r2, #2
 800e660:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2201      	movs	r2, #1
 800e666:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	2200      	movs	r2, #0
 800e66c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e66e:	78fb      	ldrb	r3, [r7, #3]
 800e670:	b29a      	uxth	r2, r3
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	2200      	movs	r2, #0
 800e67a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800e67c:	2200      	movs	r2, #0
 800e67e:	2100      	movs	r1, #0
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f000 f9c1 	bl	800ea08 <USBH_CtlReq>
 800e686:	4603      	mov	r3, r0
}
 800e688:	4618      	mov	r0, r3
 800e68a:	3708      	adds	r7, #8
 800e68c:	46bd      	mov	sp, r7
 800e68e:	bd80      	pop	{r7, pc}

0800e690 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800e690:	b480      	push	{r7}
 800e692:	b085      	sub	sp, #20
 800e694:	af00      	add	r7, sp, #0
 800e696:	60f8      	str	r0, [r7, #12]
 800e698:	60b9      	str	r1, [r7, #8]
 800e69a:	4613      	mov	r3, r2
 800e69c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	781a      	ldrb	r2, [r3, #0]
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800e6a6:	68bb      	ldr	r3, [r7, #8]
 800e6a8:	785a      	ldrb	r2, [r3, #1]
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800e6ae:	68bb      	ldr	r3, [r7, #8]
 800e6b0:	3302      	adds	r3, #2
 800e6b2:	781b      	ldrb	r3, [r3, #0]
 800e6b4:	b29a      	uxth	r2, r3
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	3303      	adds	r3, #3
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	b29b      	uxth	r3, r3
 800e6be:	021b      	lsls	r3, r3, #8
 800e6c0:	b29b      	uxth	r3, r3
 800e6c2:	4313      	orrs	r3, r2
 800e6c4:	b29a      	uxth	r2, r3
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	791a      	ldrb	r2, [r3, #4]
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	795a      	ldrb	r2, [r3, #5]
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800e6da:	68bb      	ldr	r3, [r7, #8]
 800e6dc:	799a      	ldrb	r2, [r3, #6]
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	79da      	ldrb	r2, [r3, #7]
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800e6ea:	88fb      	ldrh	r3, [r7, #6]
 800e6ec:	2b08      	cmp	r3, #8
 800e6ee:	d939      	bls.n	800e764 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	3308      	adds	r3, #8
 800e6f4:	781b      	ldrb	r3, [r3, #0]
 800e6f6:	b29a      	uxth	r2, r3
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	3309      	adds	r3, #9
 800e6fc:	781b      	ldrb	r3, [r3, #0]
 800e6fe:	b29b      	uxth	r3, r3
 800e700:	021b      	lsls	r3, r3, #8
 800e702:	b29b      	uxth	r3, r3
 800e704:	4313      	orrs	r3, r2
 800e706:	b29a      	uxth	r2, r3
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	330a      	adds	r3, #10
 800e710:	781b      	ldrb	r3, [r3, #0]
 800e712:	b29a      	uxth	r2, r3
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	330b      	adds	r3, #11
 800e718:	781b      	ldrb	r3, [r3, #0]
 800e71a:	b29b      	uxth	r3, r3
 800e71c:	021b      	lsls	r3, r3, #8
 800e71e:	b29b      	uxth	r3, r3
 800e720:	4313      	orrs	r3, r2
 800e722:	b29a      	uxth	r2, r3
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	330c      	adds	r3, #12
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	b29a      	uxth	r2, r3
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	330d      	adds	r3, #13
 800e734:	781b      	ldrb	r3, [r3, #0]
 800e736:	b29b      	uxth	r3, r3
 800e738:	021b      	lsls	r3, r3, #8
 800e73a:	b29b      	uxth	r3, r3
 800e73c:	4313      	orrs	r3, r2
 800e73e:	b29a      	uxth	r2, r3
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800e744:	68bb      	ldr	r3, [r7, #8]
 800e746:	7b9a      	ldrb	r2, [r3, #14]
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800e74c:	68bb      	ldr	r3, [r7, #8]
 800e74e:	7bda      	ldrb	r2, [r3, #15]
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800e754:	68bb      	ldr	r3, [r7, #8]
 800e756:	7c1a      	ldrb	r2, [r3, #16]
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	7c5a      	ldrb	r2, [r3, #17]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	745a      	strb	r2, [r3, #17]
  }
}
 800e764:	bf00      	nop
 800e766:	3714      	adds	r7, #20
 800e768:	46bd      	mov	sp, r7
 800e76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e76e:	4770      	bx	lr

0800e770 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b08a      	sub	sp, #40	; 0x28
 800e774:	af00      	add	r7, sp, #0
 800e776:	60f8      	str	r0, [r7, #12]
 800e778:	60b9      	str	r1, [r7, #8]
 800e77a:	4613      	mov	r3, r2
 800e77c:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e782:	2300      	movs	r3, #0
 800e784:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800e788:	2300      	movs	r3, #0
 800e78a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e78e:	68bb      	ldr	r3, [r7, #8]
 800e790:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800e792:	68bb      	ldr	r3, [r7, #8]
 800e794:	781a      	ldrb	r2, [r3, #0]
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	785a      	ldrb	r2, [r3, #1]
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800e7a2:	68bb      	ldr	r3, [r7, #8]
 800e7a4:	3302      	adds	r3, #2
 800e7a6:	781b      	ldrb	r3, [r3, #0]
 800e7a8:	b29a      	uxth	r2, r3
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	3303      	adds	r3, #3
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	b29b      	uxth	r3, r3
 800e7b2:	021b      	lsls	r3, r3, #8
 800e7b4:	b29b      	uxth	r3, r3
 800e7b6:	4313      	orrs	r3, r2
 800e7b8:	b29a      	uxth	r2, r3
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800e7be:	68bb      	ldr	r3, [r7, #8]
 800e7c0:	791a      	ldrb	r2, [r3, #4]
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800e7c6:	68bb      	ldr	r3, [r7, #8]
 800e7c8:	795a      	ldrb	r2, [r3, #5]
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	799a      	ldrb	r2, [r3, #6]
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800e7d6:	68bb      	ldr	r3, [r7, #8]
 800e7d8:	79da      	ldrb	r2, [r3, #7]
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	7a1a      	ldrb	r2, [r3, #8]
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e7e6:	88fb      	ldrh	r3, [r7, #6]
 800e7e8:	2b09      	cmp	r3, #9
 800e7ea:	d95f      	bls.n	800e8ac <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800e7ec:	2309      	movs	r3, #9
 800e7ee:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e7f4:	e051      	b.n	800e89a <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e7f6:	f107 0316 	add.w	r3, r7, #22
 800e7fa:	4619      	mov	r1, r3
 800e7fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e7fe:	f000 f8e8 	bl	800e9d2 <USBH_GetNextDesc>
 800e802:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800e804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e806:	785b      	ldrb	r3, [r3, #1]
 800e808:	2b04      	cmp	r3, #4
 800e80a:	d146      	bne.n	800e89a <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800e80c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e810:	221a      	movs	r2, #26
 800e812:	fb02 f303 	mul.w	r3, r2, r3
 800e816:	3308      	adds	r3, #8
 800e818:	68fa      	ldr	r2, [r7, #12]
 800e81a:	4413      	add	r3, r2
 800e81c:	3302      	adds	r3, #2
 800e81e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800e820:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e822:	69f8      	ldr	r0, [r7, #28]
 800e824:	f000 f846 	bl	800e8b4 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e828:	2300      	movs	r3, #0
 800e82a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800e82e:	2300      	movs	r3, #0
 800e830:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e832:	e022      	b.n	800e87a <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800e834:	f107 0316 	add.w	r3, r7, #22
 800e838:	4619      	mov	r1, r3
 800e83a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e83c:	f000 f8c9 	bl	800e9d2 <USBH_GetNextDesc>
 800e840:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800e842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e844:	785b      	ldrb	r3, [r3, #1]
 800e846:	2b05      	cmp	r3, #5
 800e848:	d117      	bne.n	800e87a <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e84a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e84e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e852:	3201      	adds	r2, #1
 800e854:	00d2      	lsls	r2, r2, #3
 800e856:	211a      	movs	r1, #26
 800e858:	fb01 f303 	mul.w	r3, r1, r3
 800e85c:	4413      	add	r3, r2
 800e85e:	3308      	adds	r3, #8
 800e860:	68fa      	ldr	r2, [r7, #12]
 800e862:	4413      	add	r3, r2
 800e864:	3304      	adds	r3, #4
 800e866:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800e868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e86a:	69b8      	ldr	r0, [r7, #24]
 800e86c:	f000 f851 	bl	800e912 <USBH_ParseEPDesc>
            ep_ix++;
 800e870:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e874:	3301      	adds	r3, #1
 800e876:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e87a:	69fb      	ldr	r3, [r7, #28]
 800e87c:	791b      	ldrb	r3, [r3, #4]
 800e87e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e882:	429a      	cmp	r2, r3
 800e884:	d204      	bcs.n	800e890 <USBH_ParseCfgDesc+0x120>
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	885a      	ldrh	r2, [r3, #2]
 800e88a:	8afb      	ldrh	r3, [r7, #22]
 800e88c:	429a      	cmp	r2, r3
 800e88e:	d8d1      	bhi.n	800e834 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e890:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e894:	3301      	adds	r3, #1
 800e896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e89a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	d804      	bhi.n	800e8ac <USBH_ParseCfgDesc+0x13c>
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	885a      	ldrh	r2, [r3, #2]
 800e8a6:	8afb      	ldrh	r3, [r7, #22]
 800e8a8:	429a      	cmp	r2, r3
 800e8aa:	d8a4      	bhi.n	800e7f6 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800e8ac:	bf00      	nop
 800e8ae:	3728      	adds	r7, #40	; 0x28
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}

0800e8b4 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800e8b4:	b480      	push	{r7}
 800e8b6:	b083      	sub	sp, #12
 800e8b8:	af00      	add	r7, sp, #0
 800e8ba:	6078      	str	r0, [r7, #4]
 800e8bc:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800e8be:	683b      	ldr	r3, [r7, #0]
 800e8c0:	781a      	ldrb	r2, [r3, #0]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	785a      	ldrb	r2, [r3, #1]
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	789a      	ldrb	r2, [r3, #2]
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	78da      	ldrb	r2, [r3, #3]
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800e8de:	683b      	ldr	r3, [r7, #0]
 800e8e0:	791a      	ldrb	r2, [r3, #4]
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	795a      	ldrb	r2, [r3, #5]
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	799a      	ldrb	r2, [r3, #6]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	79da      	ldrb	r2, [r3, #7]
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	7a1a      	ldrb	r2, [r3, #8]
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	721a      	strb	r2, [r3, #8]
}
 800e906:	bf00      	nop
 800e908:	370c      	adds	r7, #12
 800e90a:	46bd      	mov	sp, r7
 800e90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e910:	4770      	bx	lr

0800e912 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800e912:	b480      	push	{r7}
 800e914:	b083      	sub	sp, #12
 800e916:	af00      	add	r7, sp, #0
 800e918:	6078      	str	r0, [r7, #4]
 800e91a:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	781a      	ldrb	r2, [r3, #0]
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	785a      	ldrb	r2, [r3, #1]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	789a      	ldrb	r2, [r3, #2]
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	78da      	ldrb	r2, [r3, #3]
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	3304      	adds	r3, #4
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	b29a      	uxth	r2, r3
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	3305      	adds	r3, #5
 800e948:	781b      	ldrb	r3, [r3, #0]
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	021b      	lsls	r3, r3, #8
 800e94e:	b29b      	uxth	r3, r3
 800e950:	4313      	orrs	r3, r2
 800e952:	b29a      	uxth	r2, r3
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800e958:	683b      	ldr	r3, [r7, #0]
 800e95a:	799a      	ldrb	r2, [r3, #6]
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	719a      	strb	r2, [r3, #6]
}
 800e960:	bf00      	nop
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b087      	sub	sp, #28
 800e970:	af00      	add	r7, sp, #0
 800e972:	60f8      	str	r0, [r7, #12]
 800e974:	60b9      	str	r1, [r7, #8]
 800e976:	4613      	mov	r3, r2
 800e978:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	3301      	adds	r3, #1
 800e97e:	781b      	ldrb	r3, [r3, #0]
 800e980:	2b03      	cmp	r3, #3
 800e982:	d120      	bne.n	800e9c6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	1e9a      	subs	r2, r3, #2
 800e98a:	88fb      	ldrh	r3, [r7, #6]
 800e98c:	4293      	cmp	r3, r2
 800e98e:	bf28      	it	cs
 800e990:	4613      	movcs	r3, r2
 800e992:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	3302      	adds	r3, #2
 800e998:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e99a:	2300      	movs	r3, #0
 800e99c:	82fb      	strh	r3, [r7, #22]
 800e99e:	e00b      	b.n	800e9b8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e9a0:	8afb      	ldrh	r3, [r7, #22]
 800e9a2:	68fa      	ldr	r2, [r7, #12]
 800e9a4:	4413      	add	r3, r2
 800e9a6:	781a      	ldrb	r2, [r3, #0]
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e9ac:	68bb      	ldr	r3, [r7, #8]
 800e9ae:	3301      	adds	r3, #1
 800e9b0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e9b2:	8afb      	ldrh	r3, [r7, #22]
 800e9b4:	3302      	adds	r3, #2
 800e9b6:	82fb      	strh	r3, [r7, #22]
 800e9b8:	8afa      	ldrh	r2, [r7, #22]
 800e9ba:	8abb      	ldrh	r3, [r7, #20]
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d3ef      	bcc.n	800e9a0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	701a      	strb	r2, [r3, #0]
  }
}
 800e9c6:	bf00      	nop
 800e9c8:	371c      	adds	r7, #28
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d0:	4770      	bx	lr

0800e9d2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800e9d2:	b480      	push	{r7}
 800e9d4:	b085      	sub	sp, #20
 800e9d6:	af00      	add	r7, sp, #0
 800e9d8:	6078      	str	r0, [r7, #4]
 800e9da:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e9dc:	683b      	ldr	r3, [r7, #0]
 800e9de:	881a      	ldrh	r2, [r3, #0]
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	781b      	ldrb	r3, [r3, #0]
 800e9e4:	b29b      	uxth	r3, r3
 800e9e6:	4413      	add	r3, r2
 800e9e8:	b29a      	uxth	r2, r3
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	4413      	add	r3, r2
 800e9f8:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800e9fa:	68fb      	ldr	r3, [r7, #12]
}
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	3714      	adds	r7, #20
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr

0800ea08 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b086      	sub	sp, #24
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	60f8      	str	r0, [r7, #12]
 800ea10:	60b9      	str	r1, [r7, #8]
 800ea12:	4613      	mov	r3, r2
 800ea14:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ea16:	2301      	movs	r3, #1
 800ea18:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	789b      	ldrb	r3, [r3, #2]
 800ea1e:	2b01      	cmp	r3, #1
 800ea20:	d002      	beq.n	800ea28 <USBH_CtlReq+0x20>
 800ea22:	2b02      	cmp	r3, #2
 800ea24:	d00f      	beq.n	800ea46 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800ea26:	e034      	b.n	800ea92 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	68ba      	ldr	r2, [r7, #8]
 800ea2c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	88fa      	ldrh	r2, [r7, #6]
 800ea32:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	2201      	movs	r2, #1
 800ea38:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	2202      	movs	r2, #2
 800ea3e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ea40:	2301      	movs	r3, #1
 800ea42:	75fb      	strb	r3, [r7, #23]
    break;
 800ea44:	e025      	b.n	800ea92 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800ea46:	68f8      	ldr	r0, [r7, #12]
 800ea48:	f000 f828 	bl	800ea9c <USBH_HandleControl>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800ea50:	7dfb      	ldrb	r3, [r7, #23]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d108      	bne.n	800ea68 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	2200      	movs	r2, #0
 800ea60:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ea62:	2300      	movs	r3, #0
 800ea64:	75fb      	strb	r3, [r7, #23]
    break;
 800ea66:	e013      	b.n	800ea90 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800ea68:	7dfb      	ldrb	r3, [r7, #23]
 800ea6a:	2b03      	cmp	r3, #3
 800ea6c:	d108      	bne.n	800ea80 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2201      	movs	r2, #1
 800ea72:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2200      	movs	r2, #0
 800ea78:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ea7a:	2303      	movs	r3, #3
 800ea7c:	75fb      	strb	r3, [r7, #23]
    break;
 800ea7e:	e007      	b.n	800ea90 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800ea80:	7dfb      	ldrb	r3, [r7, #23]
 800ea82:	2b02      	cmp	r3, #2
 800ea84:	d104      	bne.n	800ea90 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	2201      	movs	r2, #1
 800ea8a:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800ea8c:	2302      	movs	r3, #2
 800ea8e:	75fb      	strb	r3, [r7, #23]
    break;
 800ea90:	bf00      	nop
  }
  return status;
 800ea92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3718      	adds	r7, #24
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b086      	sub	sp, #24
 800eaa0:	af02      	add	r7, sp, #8
 800eaa2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800eaa4:	2301      	movs	r3, #1
 800eaa6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	7e1b      	ldrb	r3, [r3, #24]
 800eab0:	3b01      	subs	r3, #1
 800eab2:	2b0a      	cmp	r3, #10
 800eab4:	f200 814c 	bhi.w	800ed50 <USBH_HandleControl+0x2b4>
 800eab8:	a201      	add	r2, pc, #4	; (adr r2, 800eac0 <USBH_HandleControl+0x24>)
 800eaba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eabe:	bf00      	nop
 800eac0:	0800eaed 	.word	0x0800eaed
 800eac4:	0800eb07 	.word	0x0800eb07
 800eac8:	0800eb71 	.word	0x0800eb71
 800eacc:	0800eb97 	.word	0x0800eb97
 800ead0:	0800ebcf 	.word	0x0800ebcf
 800ead4:	0800ebfb 	.word	0x0800ebfb
 800ead8:	0800ec4d 	.word	0x0800ec4d
 800eadc:	0800ec6f 	.word	0x0800ec6f
 800eae0:	0800ecab 	.word	0x0800ecab
 800eae4:	0800ecd3 	.word	0x0800ecd3
 800eae8:	0800ed11 	.word	0x0800ed11
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f103 0110 	add.w	r1, r3, #16
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	795b      	ldrb	r3, [r3, #5]
 800eaf6:	461a      	mov	r2, r3
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	f000 f939 	bl	800ed70 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2202      	movs	r2, #2
 800eb02:	761a      	strb	r2, [r3, #24]
    break;
 800eb04:	e12f      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	795b      	ldrb	r3, [r3, #5]
 800eb0a:	4619      	mov	r1, r3
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f007 f9c5 	bl	8015e9c <USBH_LL_GetURBState>
 800eb12:	4603      	mov	r3, r0
 800eb14:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800eb16:	7bbb      	ldrb	r3, [r7, #14]
 800eb18:	2b01      	cmp	r3, #1
 800eb1a:	d11e      	bne.n	800eb5a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	7c1b      	ldrb	r3, [r3, #16]
 800eb20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800eb24:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	8adb      	ldrh	r3, [r3, #22]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d00a      	beq.n	800eb44 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800eb2e:	7b7b      	ldrb	r3, [r7, #13]
 800eb30:	2b80      	cmp	r3, #128	; 0x80
 800eb32:	d103      	bne.n	800eb3c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2203      	movs	r2, #3
 800eb38:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut (phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800eb3a:	e10b      	b.n	800ed54 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	2205      	movs	r2, #5
 800eb40:	761a      	strb	r2, [r3, #24]
    break;
 800eb42:	e107      	b.n	800ed54 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800eb44:	7b7b      	ldrb	r3, [r7, #13]
 800eb46:	2b80      	cmp	r3, #128	; 0x80
 800eb48:	d103      	bne.n	800eb52 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2209      	movs	r2, #9
 800eb4e:	761a      	strb	r2, [r3, #24]
    break;
 800eb50:	e100      	b.n	800ed54 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	2207      	movs	r2, #7
 800eb56:	761a      	strb	r2, [r3, #24]
    break;
 800eb58:	e0fc      	b.n	800ed54 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800eb5a:	7bbb      	ldrb	r3, [r7, #14]
 800eb5c:	2b04      	cmp	r3, #4
 800eb5e:	d003      	beq.n	800eb68 <USBH_HandleControl+0xcc>
 800eb60:	7bbb      	ldrb	r3, [r7, #14]
 800eb62:	2b02      	cmp	r3, #2
 800eb64:	f040 80f6 	bne.w	800ed54 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	220b      	movs	r2, #11
 800eb6c:	761a      	strb	r2, [r3, #24]
    break;
 800eb6e:	e0f1      	b.n	800ed54 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800eb76:	b29a      	uxth	r2, r3
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	6899      	ldr	r1, [r3, #8]
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	899a      	ldrh	r2, [r3, #12]
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	791b      	ldrb	r3, [r3, #4]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f000 f930 	bl	800edee <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	2204      	movs	r2, #4
 800eb92:	761a      	strb	r2, [r3, #24]
    break;
 800eb94:	e0e7      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	791b      	ldrb	r3, [r3, #4]
 800eb9a:	4619      	mov	r1, r3
 800eb9c:	6878      	ldr	r0, [r7, #4]
 800eb9e:	f007 f97d 	bl	8015e9c <USBH_LL_GetURBState>
 800eba2:	4603      	mov	r3, r0
 800eba4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800eba6:	7bbb      	ldrb	r3, [r7, #14]
 800eba8:	2b01      	cmp	r3, #1
 800ebaa:	d102      	bne.n	800ebb2 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	2209      	movs	r2, #9
 800ebb0:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800ebb2:	7bbb      	ldrb	r3, [r7, #14]
 800ebb4:	2b05      	cmp	r3, #5
 800ebb6:	d102      	bne.n	800ebbe <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800ebb8:	2303      	movs	r3, #3
 800ebba:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800ebbc:	e0cc      	b.n	800ed58 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800ebbe:	7bbb      	ldrb	r3, [r7, #14]
 800ebc0:	2b04      	cmp	r3, #4
 800ebc2:	f040 80c9 	bne.w	800ed58 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	220b      	movs	r2, #11
 800ebca:	761a      	strb	r2, [r3, #24]
    break;
 800ebcc:	e0c4      	b.n	800ed58 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6899      	ldr	r1, [r3, #8]
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	899a      	ldrh	r2, [r3, #12]
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	7958      	ldrb	r0, [r3, #5]
 800ebda:	2301      	movs	r3, #1
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	4603      	mov	r3, r0
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 f8df 	bl	800eda4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ebec:	b29a      	uxth	r2, r3
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	2206      	movs	r2, #6
 800ebf6:	761a      	strb	r2, [r3, #24]
    break;
 800ebf8:	e0b5      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	795b      	ldrb	r3, [r3, #5]
 800ebfe:	4619      	mov	r1, r3
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f007 f94b 	bl	8015e9c <USBH_LL_GetURBState>
 800ec06:	4603      	mov	r3, r0
 800ec08:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800ec0a:	7bbb      	ldrb	r3, [r7, #14]
 800ec0c:	2b01      	cmp	r3, #1
 800ec0e:	d103      	bne.n	800ec18 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2207      	movs	r2, #7
 800ec14:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800ec16:	e0a1      	b.n	800ed5c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800ec18:	7bbb      	ldrb	r3, [r7, #14]
 800ec1a:	2b05      	cmp	r3, #5
 800ec1c:	d105      	bne.n	800ec2a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	220c      	movs	r2, #12
 800ec22:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800ec24:	2303      	movs	r3, #3
 800ec26:	73fb      	strb	r3, [r7, #15]
    break;
 800ec28:	e098      	b.n	800ed5c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800ec2a:	7bbb      	ldrb	r3, [r7, #14]
 800ec2c:	2b02      	cmp	r3, #2
 800ec2e:	d103      	bne.n	800ec38 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2205      	movs	r2, #5
 800ec34:	761a      	strb	r2, [r3, #24]
    break;
 800ec36:	e091      	b.n	800ed5c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800ec38:	7bbb      	ldrb	r3, [r7, #14]
 800ec3a:	2b04      	cmp	r3, #4
 800ec3c:	f040 808e 	bne.w	800ed5c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	220b      	movs	r2, #11
 800ec44:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800ec46:	2302      	movs	r3, #2
 800ec48:	73fb      	strb	r3, [r7, #15]
    break;
 800ec4a:	e087      	b.n	800ed5c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	791b      	ldrb	r3, [r3, #4]
 800ec50:	2200      	movs	r2, #0
 800ec52:	2100      	movs	r1, #0
 800ec54:	6878      	ldr	r0, [r7, #4]
 800ec56:	f000 f8ca 	bl	800edee <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ec60:	b29a      	uxth	r2, r3
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	2208      	movs	r2, #8
 800ec6a:	761a      	strb	r2, [r3, #24]

    break;
 800ec6c:	e07b      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	791b      	ldrb	r3, [r3, #4]
 800ec72:	4619      	mov	r1, r3
 800ec74:	6878      	ldr	r0, [r7, #4]
 800ec76:	f007 f911 	bl	8015e9c <USBH_LL_GetURBState>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800ec7e:	7bbb      	ldrb	r3, [r7, #14]
 800ec80:	2b01      	cmp	r3, #1
 800ec82:	d105      	bne.n	800ec90 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	220d      	movs	r2, #13
 800ec88:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800ec8e:	e067      	b.n	800ed60 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800ec90:	7bbb      	ldrb	r3, [r7, #14]
 800ec92:	2b04      	cmp	r3, #4
 800ec94:	d103      	bne.n	800ec9e <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	220b      	movs	r2, #11
 800ec9a:	761a      	strb	r2, [r3, #24]
    break;
 800ec9c:	e060      	b.n	800ed60 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800ec9e:	7bbb      	ldrb	r3, [r7, #14]
 800eca0:	2b05      	cmp	r3, #5
 800eca2:	d15d      	bne.n	800ed60 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800eca4:	2303      	movs	r3, #3
 800eca6:	73fb      	strb	r3, [r7, #15]
    break;
 800eca8:	e05a      	b.n	800ed60 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	795a      	ldrb	r2, [r3, #5]
 800ecae:	2301      	movs	r3, #1
 800ecb0:	9300      	str	r3, [sp, #0]
 800ecb2:	4613      	mov	r3, r2
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	2100      	movs	r1, #0
 800ecb8:	6878      	ldr	r0, [r7, #4]
 800ecba:	f000 f873 	bl	800eda4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800ecc4:	b29a      	uxth	r2, r3
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	220a      	movs	r2, #10
 800ecce:	761a      	strb	r2, [r3, #24]
    break;
 800ecd0:	e049      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	795b      	ldrb	r3, [r3, #5]
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	6878      	ldr	r0, [r7, #4]
 800ecda:	f007 f8df 	bl	8015e9c <USBH_LL_GetURBState>
 800ecde:	4603      	mov	r3, r0
 800ece0:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800ece2:	7bbb      	ldrb	r3, [r7, #14]
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d105      	bne.n	800ecf4 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800ece8:	2300      	movs	r3, #0
 800ecea:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	220d      	movs	r2, #13
 800ecf0:	761a      	strb	r2, [r3, #24]
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }

    }
    break;
 800ecf2:	e037      	b.n	800ed64 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800ecf4:	7bbb      	ldrb	r3, [r7, #14]
 800ecf6:	2b02      	cmp	r3, #2
 800ecf8:	d103      	bne.n	800ed02 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	2209      	movs	r2, #9
 800ecfe:	761a      	strb	r2, [r3, #24]
    break;
 800ed00:	e030      	b.n	800ed64 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800ed02:	7bbb      	ldrb	r3, [r7, #14]
 800ed04:	2b04      	cmp	r3, #4
 800ed06:	d12d      	bne.n	800ed64 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	220b      	movs	r2, #11
 800ed0c:	761a      	strb	r2, [r3, #24]
    break;
 800ed0e:	e029      	b.n	800ed64 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	7e5b      	ldrb	r3, [r3, #25]
 800ed14:	3301      	adds	r3, #1
 800ed16:	b2da      	uxtb	r2, r3
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	765a      	strb	r2, [r3, #25]
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	7e5b      	ldrb	r3, [r3, #25]
 800ed20:	2b02      	cmp	r3, #2
 800ed22:	d809      	bhi.n	800ed38 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800ed24:	6878      	ldr	r0, [r7, #4]
 800ed26:	f006 ff57 	bl	8015bd8 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2201      	movs	r2, #1
 800ed34:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800ed36:	e016      	b.n	800ed66 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800ed3e:	2106      	movs	r1, #6
 800ed40:	6878      	ldr	r0, [r7, #4]
 800ed42:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	2200      	movs	r2, #0
 800ed48:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800ed4a:	2302      	movs	r3, #2
 800ed4c:	73fb      	strb	r3, [r7, #15]
    break;
 800ed4e:	e00a      	b.n	800ed66 <USBH_HandleControl+0x2ca>

  default:
    break;
 800ed50:	bf00      	nop
 800ed52:	e008      	b.n	800ed66 <USBH_HandleControl+0x2ca>
    break;
 800ed54:	bf00      	nop
 800ed56:	e006      	b.n	800ed66 <USBH_HandleControl+0x2ca>
    break;
 800ed58:	bf00      	nop
 800ed5a:	e004      	b.n	800ed66 <USBH_HandleControl+0x2ca>
    break;
 800ed5c:	bf00      	nop
 800ed5e:	e002      	b.n	800ed66 <USBH_HandleControl+0x2ca>
    break;
 800ed60:	bf00      	nop
 800ed62:	e000      	b.n	800ed66 <USBH_HandleControl+0x2ca>
    break;
 800ed64:	bf00      	nop
  }
  return status;
 800ed66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3710      	adds	r7, #16
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}

0800ed70 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b088      	sub	sp, #32
 800ed74:	af04      	add	r7, sp, #16
 800ed76:	60f8      	str	r0, [r7, #12]
 800ed78:	60b9      	str	r1, [r7, #8]
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ed7e:	79f9      	ldrb	r1, [r7, #7]
 800ed80:	2300      	movs	r3, #0
 800ed82:	9303      	str	r3, [sp, #12]
 800ed84:	2308      	movs	r3, #8
 800ed86:	9302      	str	r3, [sp, #8]
 800ed88:	68bb      	ldr	r3, [r7, #8]
 800ed8a:	9301      	str	r3, [sp, #4]
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	2300      	movs	r3, #0
 800ed92:	2200      	movs	r2, #0
 800ed94:	68f8      	ldr	r0, [r7, #12]
 800ed96:	f007 f839 	bl	8015e0c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800ed9a:	2300      	movs	r3, #0
}
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	3710      	adds	r7, #16
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bd80      	pop	{r7, pc}

0800eda4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b088      	sub	sp, #32
 800eda8:	af04      	add	r7, sp, #16
 800edaa:	60f8      	str	r0, [r7, #12]
 800edac:	60b9      	str	r1, [r7, #8]
 800edae:	4611      	mov	r1, r2
 800edb0:	461a      	mov	r2, r3
 800edb2:	460b      	mov	r3, r1
 800edb4:	80fb      	strh	r3, [r7, #6]
 800edb6:	4613      	mov	r3, r2
 800edb8:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d001      	beq.n	800edc8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800edc4:	2300      	movs	r3, #0
 800edc6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800edc8:	7979      	ldrb	r1, [r7, #5]
 800edca:	7e3b      	ldrb	r3, [r7, #24]
 800edcc:	9303      	str	r3, [sp, #12]
 800edce:	88fb      	ldrh	r3, [r7, #6]
 800edd0:	9302      	str	r3, [sp, #8]
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	9301      	str	r3, [sp, #4]
 800edd6:	2301      	movs	r3, #1
 800edd8:	9300      	str	r3, [sp, #0]
 800edda:	2300      	movs	r3, #0
 800eddc:	2200      	movs	r2, #0
 800edde:	68f8      	ldr	r0, [r7, #12]
 800ede0:	f007 f814 	bl	8015e0c <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ede4:	2300      	movs	r3, #0
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3710      	adds	r7, #16
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}

0800edee <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800edee:	b580      	push	{r7, lr}
 800edf0:	b088      	sub	sp, #32
 800edf2:	af04      	add	r7, sp, #16
 800edf4:	60f8      	str	r0, [r7, #12]
 800edf6:	60b9      	str	r1, [r7, #8]
 800edf8:	4611      	mov	r1, r2
 800edfa:	461a      	mov	r2, r3
 800edfc:	460b      	mov	r3, r1
 800edfe:	80fb      	strh	r3, [r7, #6]
 800ee00:	4613      	mov	r3, r2
 800ee02:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ee04:	7979      	ldrb	r1, [r7, #5]
 800ee06:	2300      	movs	r3, #0
 800ee08:	9303      	str	r3, [sp, #12]
 800ee0a:	88fb      	ldrh	r3, [r7, #6]
 800ee0c:	9302      	str	r3, [sp, #8]
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	9301      	str	r3, [sp, #4]
 800ee12:	2301      	movs	r3, #1
 800ee14:	9300      	str	r3, [sp, #0]
 800ee16:	2300      	movs	r3, #0
 800ee18:	2201      	movs	r2, #1
 800ee1a:	68f8      	ldr	r0, [r7, #12]
 800ee1c:	f006 fff6 	bl	8015e0c <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ee20:	2300      	movs	r3, #0

}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3710      	adds	r7, #16
 800ee26:	46bd      	mov	sp, r7
 800ee28:	bd80      	pop	{r7, pc}

0800ee2a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800ee2a:	b580      	push	{r7, lr}
 800ee2c:	b088      	sub	sp, #32
 800ee2e:	af04      	add	r7, sp, #16
 800ee30:	60f8      	str	r0, [r7, #12]
 800ee32:	60b9      	str	r1, [r7, #8]
 800ee34:	4611      	mov	r1, r2
 800ee36:	461a      	mov	r2, r3
 800ee38:	460b      	mov	r3, r1
 800ee3a:	80fb      	strh	r3, [r7, #6]
 800ee3c:	4613      	mov	r3, r2
 800ee3e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d001      	beq.n	800ee4e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ee4e:	7979      	ldrb	r1, [r7, #5]
 800ee50:	7e3b      	ldrb	r3, [r7, #24]
 800ee52:	9303      	str	r3, [sp, #12]
 800ee54:	88fb      	ldrh	r3, [r7, #6]
 800ee56:	9302      	str	r3, [sp, #8]
 800ee58:	68bb      	ldr	r3, [r7, #8]
 800ee5a:	9301      	str	r3, [sp, #4]
 800ee5c:	2301      	movs	r3, #1
 800ee5e:	9300      	str	r3, [sp, #0]
 800ee60:	2302      	movs	r3, #2
 800ee62:	2200      	movs	r2, #0
 800ee64:	68f8      	ldr	r0, [r7, #12]
 800ee66:	f006 ffd1 	bl	8015e0c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ee6a:	2300      	movs	r3, #0
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3710      	adds	r7, #16
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}

0800ee74 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b088      	sub	sp, #32
 800ee78:	af04      	add	r7, sp, #16
 800ee7a:	60f8      	str	r0, [r7, #12]
 800ee7c:	60b9      	str	r1, [r7, #8]
 800ee7e:	4611      	mov	r1, r2
 800ee80:	461a      	mov	r2, r3
 800ee82:	460b      	mov	r3, r1
 800ee84:	80fb      	strh	r3, [r7, #6]
 800ee86:	4613      	mov	r3, r2
 800ee88:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800ee8a:	7979      	ldrb	r1, [r7, #5]
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	9303      	str	r3, [sp, #12]
 800ee90:	88fb      	ldrh	r3, [r7, #6]
 800ee92:	9302      	str	r3, [sp, #8]
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	9301      	str	r3, [sp, #4]
 800ee98:	2301      	movs	r3, #1
 800ee9a:	9300      	str	r3, [sp, #0]
 800ee9c:	2302      	movs	r3, #2
 800ee9e:	2201      	movs	r2, #1
 800eea0:	68f8      	ldr	r0, [r7, #12]
 800eea2:	f006 ffb3 	bl	8015e0c <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800eea6:	2300      	movs	r3, #0
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	3710      	adds	r7, #16
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b086      	sub	sp, #24
 800eeb4:	af04      	add	r7, sp, #16
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	4608      	mov	r0, r1
 800eeba:	4611      	mov	r1, r2
 800eebc:	461a      	mov	r2, r3
 800eebe:	4603      	mov	r3, r0
 800eec0:	70fb      	strb	r3, [r7, #3]
 800eec2:	460b      	mov	r3, r1
 800eec4:	70bb      	strb	r3, [r7, #2]
 800eec6:	4613      	mov	r3, r2
 800eec8:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800eeca:	7878      	ldrb	r0, [r7, #1]
 800eecc:	78ba      	ldrb	r2, [r7, #2]
 800eece:	78f9      	ldrb	r1, [r7, #3]
 800eed0:	8b3b      	ldrh	r3, [r7, #24]
 800eed2:	9302      	str	r3, [sp, #8]
 800eed4:	7d3b      	ldrb	r3, [r7, #20]
 800eed6:	9301      	str	r3, [sp, #4]
 800eed8:	7c3b      	ldrb	r3, [r7, #16]
 800eeda:	9300      	str	r3, [sp, #0]
 800eedc:	4603      	mov	r3, r0
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f006 ff18 	bl	8015d14 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800eee4:	2300      	movs	r3, #0

}
 800eee6:	4618      	mov	r0, r3
 800eee8:	3708      	adds	r7, #8
 800eeea:	46bd      	mov	sp, r7
 800eeec:	bd80      	pop	{r7, pc}

0800eeee <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800eeee:	b580      	push	{r7, lr}
 800eef0:	b082      	sub	sp, #8
 800eef2:	af00      	add	r7, sp, #0
 800eef4:	6078      	str	r0, [r7, #4]
 800eef6:	460b      	mov	r3, r1
 800eef8:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800eefa:	78fb      	ldrb	r3, [r7, #3]
 800eefc:	4619      	mov	r1, r3
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f006 ff4e 	bl	8015da0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ef04:	2300      	movs	r3, #0

}
 800ef06:	4618      	mov	r0, r3
 800ef08:	3708      	adds	r7, #8
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}

0800ef0e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ef0e:	b580      	push	{r7, lr}
 800ef10:	b084      	sub	sp, #16
 800ef12:	af00      	add	r7, sp, #0
 800ef14:	6078      	str	r0, [r7, #4]
 800ef16:	460b      	mov	r3, r1
 800ef18:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ef1a:	6878      	ldr	r0, [r7, #4]
 800ef1c:	f000 f831 	bl	800ef82 <USBH_GetFreePipe>
 800ef20:	4603      	mov	r3, r0
 800ef22:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ef24:	89fb      	ldrh	r3, [r7, #14]
 800ef26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	d007      	beq.n	800ef3e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800ef2e:	89fa      	ldrh	r2, [r7, #14]
 800ef30:	78fb      	ldrb	r3, [r7, #3]
 800ef32:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	32e0      	adds	r2, #224	; 0xe0
 800ef3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800ef3e:	89fb      	ldrh	r3, [r7, #14]
 800ef40:	b2db      	uxtb	r3, r3
}
 800ef42:	4618      	mov	r0, r3
 800ef44:	3710      	adds	r7, #16
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}

0800ef4a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ef4a:	b480      	push	{r7}
 800ef4c:	b083      	sub	sp, #12
 800ef4e:	af00      	add	r7, sp, #0
 800ef50:	6078      	str	r0, [r7, #4]
 800ef52:	460b      	mov	r3, r1
 800ef54:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800ef56:	78fb      	ldrb	r3, [r7, #3]
 800ef58:	2b0a      	cmp	r3, #10
 800ef5a:	d80b      	bhi.n	800ef74 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800ef5c:	78fa      	ldrb	r2, [r7, #3]
 800ef5e:	78f9      	ldrb	r1, [r7, #3]
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	31e0      	adds	r1, #224	; 0xe0
 800ef64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ef68:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	32e0      	adds	r2, #224	; 0xe0
 800ef70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800ef74:	2300      	movs	r3, #0
}
 800ef76:	4618      	mov	r0, r3
 800ef78:	370c      	adds	r7, #12
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef80:	4770      	bx	lr

0800ef82 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800ef82:	b480      	push	{r7}
 800ef84:	b085      	sub	sp, #20
 800ef86:	af00      	add	r7, sp, #0
 800ef88:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800ef8e:	2300      	movs	r3, #0
 800ef90:	73fb      	strb	r3, [r7, #15]
 800ef92:	e00e      	b.n	800efb2 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ef94:	7bfa      	ldrb	r2, [r7, #15]
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	32e0      	adds	r2, #224	; 0xe0
 800ef9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d102      	bne.n	800efac <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800efa6:	7bfb      	ldrb	r3, [r7, #15]
 800efa8:	b29b      	uxth	r3, r3
 800efaa:	e007      	b.n	800efbc <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800efac:	7bfb      	ldrb	r3, [r7, #15]
 800efae:	3301      	adds	r3, #1
 800efb0:	73fb      	strb	r3, [r7, #15]
 800efb2:	7bfb      	ldrb	r3, [r7, #15]
 800efb4:	2b0a      	cmp	r3, #10
 800efb6:	d9ed      	bls.n	800ef94 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800efb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	3714      	adds	r7, #20
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr

0800efc8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800efc8:	b580      	push	{r7, lr}
 800efca:	b084      	sub	sp, #16
 800efcc:	af00      	add	r7, sp, #0
 800efce:	4603      	mov	r3, r0
 800efd0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800efd2:	79fb      	ldrb	r3, [r7, #7]
 800efd4:	4a08      	ldr	r2, [pc, #32]	; (800eff8 <disk_status+0x30>)
 800efd6:	009b      	lsls	r3, r3, #2
 800efd8:	4413      	add	r3, r2
 800efda:	685b      	ldr	r3, [r3, #4]
 800efdc:	685b      	ldr	r3, [r3, #4]
 800efde:	79fa      	ldrb	r2, [r7, #7]
 800efe0:	4905      	ldr	r1, [pc, #20]	; (800eff8 <disk_status+0x30>)
 800efe2:	440a      	add	r2, r1
 800efe4:	7a12      	ldrb	r2, [r2, #8]
 800efe6:	4610      	mov	r0, r2
 800efe8:	4798      	blx	r3
 800efea:	4603      	mov	r3, r0
 800efec:	73fb      	strb	r3, [r7, #15]
  return stat;
 800efee:	7bfb      	ldrb	r3, [r7, #15]
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3710      	adds	r7, #16
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}
 800eff8:	200209fc 	.word	0x200209fc

0800effc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b084      	sub	sp, #16
 800f000:	af00      	add	r7, sp, #0
 800f002:	4603      	mov	r3, r0
 800f004:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f006:	2300      	movs	r3, #0
 800f008:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f00a:	79fb      	ldrb	r3, [r7, #7]
 800f00c:	4a0d      	ldr	r2, [pc, #52]	; (800f044 <disk_initialize+0x48>)
 800f00e:	5cd3      	ldrb	r3, [r2, r3]
 800f010:	2b00      	cmp	r3, #0
 800f012:	d111      	bne.n	800f038 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f014:	79fb      	ldrb	r3, [r7, #7]
 800f016:	4a0b      	ldr	r2, [pc, #44]	; (800f044 <disk_initialize+0x48>)
 800f018:	2101      	movs	r1, #1
 800f01a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f01c:	79fb      	ldrb	r3, [r7, #7]
 800f01e:	4a09      	ldr	r2, [pc, #36]	; (800f044 <disk_initialize+0x48>)
 800f020:	009b      	lsls	r3, r3, #2
 800f022:	4413      	add	r3, r2
 800f024:	685b      	ldr	r3, [r3, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	79fa      	ldrb	r2, [r7, #7]
 800f02a:	4906      	ldr	r1, [pc, #24]	; (800f044 <disk_initialize+0x48>)
 800f02c:	440a      	add	r2, r1
 800f02e:	7a12      	ldrb	r2, [r2, #8]
 800f030:	4610      	mov	r0, r2
 800f032:	4798      	blx	r3
 800f034:	4603      	mov	r3, r0
 800f036:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f038:	7bfb      	ldrb	r3, [r7, #15]
}
 800f03a:	4618      	mov	r0, r3
 800f03c:	3710      	adds	r7, #16
 800f03e:	46bd      	mov	sp, r7
 800f040:	bd80      	pop	{r7, pc}
 800f042:	bf00      	nop
 800f044:	200209fc 	.word	0x200209fc

0800f048 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f048:	b590      	push	{r4, r7, lr}
 800f04a:	b087      	sub	sp, #28
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	60b9      	str	r1, [r7, #8]
 800f050:	607a      	str	r2, [r7, #4]
 800f052:	603b      	str	r3, [r7, #0]
 800f054:	4603      	mov	r3, r0
 800f056:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f058:	7bfb      	ldrb	r3, [r7, #15]
 800f05a:	4a0a      	ldr	r2, [pc, #40]	; (800f084 <disk_read+0x3c>)
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	4413      	add	r3, r2
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	689c      	ldr	r4, [r3, #8]
 800f064:	7bfb      	ldrb	r3, [r7, #15]
 800f066:	4a07      	ldr	r2, [pc, #28]	; (800f084 <disk_read+0x3c>)
 800f068:	4413      	add	r3, r2
 800f06a:	7a18      	ldrb	r0, [r3, #8]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	687a      	ldr	r2, [r7, #4]
 800f070:	68b9      	ldr	r1, [r7, #8]
 800f072:	47a0      	blx	r4
 800f074:	4603      	mov	r3, r0
 800f076:	75fb      	strb	r3, [r7, #23]
  return res;
 800f078:	7dfb      	ldrb	r3, [r7, #23]
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	371c      	adds	r7, #28
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd90      	pop	{r4, r7, pc}
 800f082:	bf00      	nop
 800f084:	200209fc 	.word	0x200209fc

0800f088 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f088:	b590      	push	{r4, r7, lr}
 800f08a:	b087      	sub	sp, #28
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	60b9      	str	r1, [r7, #8]
 800f090:	607a      	str	r2, [r7, #4]
 800f092:	603b      	str	r3, [r7, #0]
 800f094:	4603      	mov	r3, r0
 800f096:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f098:	7bfb      	ldrb	r3, [r7, #15]
 800f09a:	4a0a      	ldr	r2, [pc, #40]	; (800f0c4 <disk_write+0x3c>)
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	4413      	add	r3, r2
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	68dc      	ldr	r4, [r3, #12]
 800f0a4:	7bfb      	ldrb	r3, [r7, #15]
 800f0a6:	4a07      	ldr	r2, [pc, #28]	; (800f0c4 <disk_write+0x3c>)
 800f0a8:	4413      	add	r3, r2
 800f0aa:	7a18      	ldrb	r0, [r3, #8]
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	687a      	ldr	r2, [r7, #4]
 800f0b0:	68b9      	ldr	r1, [r7, #8]
 800f0b2:	47a0      	blx	r4
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	75fb      	strb	r3, [r7, #23]
  return res;
 800f0b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0ba:	4618      	mov	r0, r3
 800f0bc:	371c      	adds	r7, #28
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	bd90      	pop	{r4, r7, pc}
 800f0c2:	bf00      	nop
 800f0c4:	200209fc 	.word	0x200209fc

0800f0c8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b084      	sub	sp, #16
 800f0cc:	af00      	add	r7, sp, #0
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	603a      	str	r2, [r7, #0]
 800f0d2:	71fb      	strb	r3, [r7, #7]
 800f0d4:	460b      	mov	r3, r1
 800f0d6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f0d8:	79fb      	ldrb	r3, [r7, #7]
 800f0da:	4a09      	ldr	r2, [pc, #36]	; (800f100 <disk_ioctl+0x38>)
 800f0dc:	009b      	lsls	r3, r3, #2
 800f0de:	4413      	add	r3, r2
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	691b      	ldr	r3, [r3, #16]
 800f0e4:	79fa      	ldrb	r2, [r7, #7]
 800f0e6:	4906      	ldr	r1, [pc, #24]	; (800f100 <disk_ioctl+0x38>)
 800f0e8:	440a      	add	r2, r1
 800f0ea:	7a10      	ldrb	r0, [r2, #8]
 800f0ec:	79b9      	ldrb	r1, [r7, #6]
 800f0ee:	683a      	ldr	r2, [r7, #0]
 800f0f0:	4798      	blx	r3
 800f0f2:	4603      	mov	r3, r0
 800f0f4:	73fb      	strb	r3, [r7, #15]
  return res;
 800f0f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3710      	adds	r7, #16
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	bd80      	pop	{r7, pc}
 800f100:	200209fc 	.word	0x200209fc

0800f104 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f104:	b480      	push	{r7}
 800f106:	b085      	sub	sp, #20
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	3301      	adds	r3, #1
 800f110:	781b      	ldrb	r3, [r3, #0]
 800f112:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f114:	89fb      	ldrh	r3, [r7, #14]
 800f116:	021b      	lsls	r3, r3, #8
 800f118:	b21a      	sxth	r2, r3
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	781b      	ldrb	r3, [r3, #0]
 800f11e:	b21b      	sxth	r3, r3
 800f120:	4313      	orrs	r3, r2
 800f122:	b21b      	sxth	r3, r3
 800f124:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f126:	89fb      	ldrh	r3, [r7, #14]
}
 800f128:	4618      	mov	r0, r3
 800f12a:	3714      	adds	r7, #20
 800f12c:	46bd      	mov	sp, r7
 800f12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f132:	4770      	bx	lr

0800f134 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f134:	b480      	push	{r7}
 800f136:	b085      	sub	sp, #20
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	3303      	adds	r3, #3
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	021b      	lsls	r3, r3, #8
 800f148:	687a      	ldr	r2, [r7, #4]
 800f14a:	3202      	adds	r2, #2
 800f14c:	7812      	ldrb	r2, [r2, #0]
 800f14e:	4313      	orrs	r3, r2
 800f150:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f152:	68fb      	ldr	r3, [r7, #12]
 800f154:	021b      	lsls	r3, r3, #8
 800f156:	687a      	ldr	r2, [r7, #4]
 800f158:	3201      	adds	r2, #1
 800f15a:	7812      	ldrb	r2, [r2, #0]
 800f15c:	4313      	orrs	r3, r2
 800f15e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	021b      	lsls	r3, r3, #8
 800f164:	687a      	ldr	r2, [r7, #4]
 800f166:	7812      	ldrb	r2, [r2, #0]
 800f168:	4313      	orrs	r3, r2
 800f16a:	60fb      	str	r3, [r7, #12]
	return rv;
 800f16c:	68fb      	ldr	r3, [r7, #12]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3714      	adds	r7, #20
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr

0800f17a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f17a:	b480      	push	{r7}
 800f17c:	b083      	sub	sp, #12
 800f17e:	af00      	add	r7, sp, #0
 800f180:	6078      	str	r0, [r7, #4]
 800f182:	460b      	mov	r3, r1
 800f184:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	1c5a      	adds	r2, r3, #1
 800f18a:	607a      	str	r2, [r7, #4]
 800f18c:	887a      	ldrh	r2, [r7, #2]
 800f18e:	b2d2      	uxtb	r2, r2
 800f190:	701a      	strb	r2, [r3, #0]
 800f192:	887b      	ldrh	r3, [r7, #2]
 800f194:	0a1b      	lsrs	r3, r3, #8
 800f196:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	1c5a      	adds	r2, r3, #1
 800f19c:	607a      	str	r2, [r7, #4]
 800f19e:	887a      	ldrh	r2, [r7, #2]
 800f1a0:	b2d2      	uxtb	r2, r2
 800f1a2:	701a      	strb	r2, [r3, #0]
}
 800f1a4:	bf00      	nop
 800f1a6:	370c      	adds	r7, #12
 800f1a8:	46bd      	mov	sp, r7
 800f1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ae:	4770      	bx	lr

0800f1b0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f1b0:	b480      	push	{r7}
 800f1b2:	b083      	sub	sp, #12
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	6078      	str	r0, [r7, #4]
 800f1b8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	1c5a      	adds	r2, r3, #1
 800f1be:	607a      	str	r2, [r7, #4]
 800f1c0:	683a      	ldr	r2, [r7, #0]
 800f1c2:	b2d2      	uxtb	r2, r2
 800f1c4:	701a      	strb	r2, [r3, #0]
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	0a1b      	lsrs	r3, r3, #8
 800f1ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	1c5a      	adds	r2, r3, #1
 800f1d0:	607a      	str	r2, [r7, #4]
 800f1d2:	683a      	ldr	r2, [r7, #0]
 800f1d4:	b2d2      	uxtb	r2, r2
 800f1d6:	701a      	strb	r2, [r3, #0]
 800f1d8:	683b      	ldr	r3, [r7, #0]
 800f1da:	0a1b      	lsrs	r3, r3, #8
 800f1dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	1c5a      	adds	r2, r3, #1
 800f1e2:	607a      	str	r2, [r7, #4]
 800f1e4:	683a      	ldr	r2, [r7, #0]
 800f1e6:	b2d2      	uxtb	r2, r2
 800f1e8:	701a      	strb	r2, [r3, #0]
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	0a1b      	lsrs	r3, r3, #8
 800f1ee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	1c5a      	adds	r2, r3, #1
 800f1f4:	607a      	str	r2, [r7, #4]
 800f1f6:	683a      	ldr	r2, [r7, #0]
 800f1f8:	b2d2      	uxtb	r2, r2
 800f1fa:	701a      	strb	r2, [r3, #0]
}
 800f1fc:	bf00      	nop
 800f1fe:	370c      	adds	r7, #12
 800f200:	46bd      	mov	sp, r7
 800f202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f206:	4770      	bx	lr

0800f208 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f208:	b480      	push	{r7}
 800f20a:	b087      	sub	sp, #28
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	60f8      	str	r0, [r7, #12]
 800f210:	60b9      	str	r1, [r7, #8]
 800f212:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f218:	68bb      	ldr	r3, [r7, #8]
 800f21a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d00d      	beq.n	800f23e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f222:	697b      	ldr	r3, [r7, #20]
 800f224:	1c5a      	adds	r2, r3, #1
 800f226:	617a      	str	r2, [r7, #20]
 800f228:	693a      	ldr	r2, [r7, #16]
 800f22a:	1c51      	adds	r1, r2, #1
 800f22c:	6139      	str	r1, [r7, #16]
 800f22e:	7812      	ldrb	r2, [r2, #0]
 800f230:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	3b01      	subs	r3, #1
 800f236:	607b      	str	r3, [r7, #4]
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d1f1      	bne.n	800f222 <mem_cpy+0x1a>
	}
}
 800f23e:	bf00      	nop
 800f240:	371c      	adds	r7, #28
 800f242:	46bd      	mov	sp, r7
 800f244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f248:	4770      	bx	lr

0800f24a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f24a:	b480      	push	{r7}
 800f24c:	b087      	sub	sp, #28
 800f24e:	af00      	add	r7, sp, #0
 800f250:	60f8      	str	r0, [r7, #12]
 800f252:	60b9      	str	r1, [r7, #8]
 800f254:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	1c5a      	adds	r2, r3, #1
 800f25e:	617a      	str	r2, [r7, #20]
 800f260:	68ba      	ldr	r2, [r7, #8]
 800f262:	b2d2      	uxtb	r2, r2
 800f264:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	3b01      	subs	r3, #1
 800f26a:	607b      	str	r3, [r7, #4]
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d1f3      	bne.n	800f25a <mem_set+0x10>
}
 800f272:	bf00      	nop
 800f274:	371c      	adds	r7, #28
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr

0800f27e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f27e:	b480      	push	{r7}
 800f280:	b089      	sub	sp, #36	; 0x24
 800f282:	af00      	add	r7, sp, #0
 800f284:	60f8      	str	r0, [r7, #12]
 800f286:	60b9      	str	r1, [r7, #8]
 800f288:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	61fb      	str	r3, [r7, #28]
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f292:	2300      	movs	r3, #0
 800f294:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f296:	69fb      	ldr	r3, [r7, #28]
 800f298:	1c5a      	adds	r2, r3, #1
 800f29a:	61fa      	str	r2, [r7, #28]
 800f29c:	781b      	ldrb	r3, [r3, #0]
 800f29e:	4619      	mov	r1, r3
 800f2a0:	69bb      	ldr	r3, [r7, #24]
 800f2a2:	1c5a      	adds	r2, r3, #1
 800f2a4:	61ba      	str	r2, [r7, #24]
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	1acb      	subs	r3, r1, r3
 800f2aa:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	3b01      	subs	r3, #1
 800f2b0:	607b      	str	r3, [r7, #4]
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d002      	beq.n	800f2be <mem_cmp+0x40>
 800f2b8:	697b      	ldr	r3, [r7, #20]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d0eb      	beq.n	800f296 <mem_cmp+0x18>

	return r;
 800f2be:	697b      	ldr	r3, [r7, #20]
}
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	3724      	adds	r7, #36	; 0x24
 800f2c4:	46bd      	mov	sp, r7
 800f2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ca:	4770      	bx	lr

0800f2cc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f2cc:	b480      	push	{r7}
 800f2ce:	b083      	sub	sp, #12
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	6078      	str	r0, [r7, #4]
 800f2d4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f2d6:	e002      	b.n	800f2de <chk_chr+0x12>
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	3301      	adds	r3, #1
 800f2dc:	607b      	str	r3, [r7, #4]
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d005      	beq.n	800f2f2 <chk_chr+0x26>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	781b      	ldrb	r3, [r3, #0]
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	429a      	cmp	r2, r3
 800f2f0:	d1f2      	bne.n	800f2d8 <chk_chr+0xc>
	return *str;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	781b      	ldrb	r3, [r3, #0]
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	370c      	adds	r7, #12
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f300:	4770      	bx	lr
	...

0800f304 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f304:	b480      	push	{r7}
 800f306:	b085      	sub	sp, #20
 800f308:	af00      	add	r7, sp, #0
 800f30a:	6078      	str	r0, [r7, #4]
 800f30c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f30e:	2300      	movs	r3, #0
 800f310:	60bb      	str	r3, [r7, #8]
 800f312:	68bb      	ldr	r3, [r7, #8]
 800f314:	60fb      	str	r3, [r7, #12]
 800f316:	e029      	b.n	800f36c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f318:	4a27      	ldr	r2, [pc, #156]	; (800f3b8 <chk_lock+0xb4>)
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	011b      	lsls	r3, r3, #4
 800f31e:	4413      	add	r3, r2
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d01d      	beq.n	800f362 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f326:	4a24      	ldr	r2, [pc, #144]	; (800f3b8 <chk_lock+0xb4>)
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	011b      	lsls	r3, r3, #4
 800f32c:	4413      	add	r3, r2
 800f32e:	681a      	ldr	r2, [r3, #0]
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	429a      	cmp	r2, r3
 800f336:	d116      	bne.n	800f366 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f338:	4a1f      	ldr	r2, [pc, #124]	; (800f3b8 <chk_lock+0xb4>)
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	011b      	lsls	r3, r3, #4
 800f33e:	4413      	add	r3, r2
 800f340:	3304      	adds	r3, #4
 800f342:	681a      	ldr	r2, [r3, #0]
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f348:	429a      	cmp	r2, r3
 800f34a:	d10c      	bne.n	800f366 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f34c:	4a1a      	ldr	r2, [pc, #104]	; (800f3b8 <chk_lock+0xb4>)
 800f34e:	68fb      	ldr	r3, [r7, #12]
 800f350:	011b      	lsls	r3, r3, #4
 800f352:	4413      	add	r3, r2
 800f354:	3308      	adds	r3, #8
 800f356:	681a      	ldr	r2, [r3, #0]
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f35c:	429a      	cmp	r2, r3
 800f35e:	d102      	bne.n	800f366 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f360:	e007      	b.n	800f372 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f362:	2301      	movs	r3, #1
 800f364:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	3301      	adds	r3, #1
 800f36a:	60fb      	str	r3, [r7, #12]
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	2b01      	cmp	r3, #1
 800f370:	d9d2      	bls.n	800f318 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	2b02      	cmp	r3, #2
 800f376:	d109      	bne.n	800f38c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d102      	bne.n	800f384 <chk_lock+0x80>
 800f37e:	683b      	ldr	r3, [r7, #0]
 800f380:	2b02      	cmp	r3, #2
 800f382:	d101      	bne.n	800f388 <chk_lock+0x84>
 800f384:	2300      	movs	r3, #0
 800f386:	e010      	b.n	800f3aa <chk_lock+0xa6>
 800f388:	2312      	movs	r3, #18
 800f38a:	e00e      	b.n	800f3aa <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d108      	bne.n	800f3a4 <chk_lock+0xa0>
 800f392:	4a09      	ldr	r2, [pc, #36]	; (800f3b8 <chk_lock+0xb4>)
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	011b      	lsls	r3, r3, #4
 800f398:	4413      	add	r3, r2
 800f39a:	330c      	adds	r3, #12
 800f39c:	881b      	ldrh	r3, [r3, #0]
 800f39e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f3a2:	d101      	bne.n	800f3a8 <chk_lock+0xa4>
 800f3a4:	2310      	movs	r3, #16
 800f3a6:	e000      	b.n	800f3aa <chk_lock+0xa6>
 800f3a8:	2300      	movs	r3, #0
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3714      	adds	r7, #20
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b4:	4770      	bx	lr
 800f3b6:	bf00      	nop
 800f3b8:	200207dc 	.word	0x200207dc

0800f3bc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f3bc:	b480      	push	{r7}
 800f3be:	b083      	sub	sp, #12
 800f3c0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	607b      	str	r3, [r7, #4]
 800f3c6:	e002      	b.n	800f3ce <enq_lock+0x12>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	3301      	adds	r3, #1
 800f3cc:	607b      	str	r3, [r7, #4]
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2b01      	cmp	r3, #1
 800f3d2:	d806      	bhi.n	800f3e2 <enq_lock+0x26>
 800f3d4:	4a09      	ldr	r2, [pc, #36]	; (800f3fc <enq_lock+0x40>)
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	011b      	lsls	r3, r3, #4
 800f3da:	4413      	add	r3, r2
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d1f2      	bne.n	800f3c8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	2b02      	cmp	r3, #2
 800f3e6:	bf14      	ite	ne
 800f3e8:	2301      	movne	r3, #1
 800f3ea:	2300      	moveq	r3, #0
 800f3ec:	b2db      	uxtb	r3, r3
}
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	370c      	adds	r7, #12
 800f3f2:	46bd      	mov	sp, r7
 800f3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f8:	4770      	bx	lr
 800f3fa:	bf00      	nop
 800f3fc:	200207dc 	.word	0x200207dc

0800f400 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f400:	b480      	push	{r7}
 800f402:	b085      	sub	sp, #20
 800f404:	af00      	add	r7, sp, #0
 800f406:	6078      	str	r0, [r7, #4]
 800f408:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f40a:	2300      	movs	r3, #0
 800f40c:	60fb      	str	r3, [r7, #12]
 800f40e:	e01f      	b.n	800f450 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f410:	4a41      	ldr	r2, [pc, #260]	; (800f518 <inc_lock+0x118>)
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	011b      	lsls	r3, r3, #4
 800f416:	4413      	add	r3, r2
 800f418:	681a      	ldr	r2, [r3, #0]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681b      	ldr	r3, [r3, #0]
 800f41e:	429a      	cmp	r2, r3
 800f420:	d113      	bne.n	800f44a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f422:	4a3d      	ldr	r2, [pc, #244]	; (800f518 <inc_lock+0x118>)
 800f424:	68fb      	ldr	r3, [r7, #12]
 800f426:	011b      	lsls	r3, r3, #4
 800f428:	4413      	add	r3, r2
 800f42a:	3304      	adds	r3, #4
 800f42c:	681a      	ldr	r2, [r3, #0]
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f432:	429a      	cmp	r2, r3
 800f434:	d109      	bne.n	800f44a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f436:	4a38      	ldr	r2, [pc, #224]	; (800f518 <inc_lock+0x118>)
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	011b      	lsls	r3, r3, #4
 800f43c:	4413      	add	r3, r2
 800f43e:	3308      	adds	r3, #8
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f446:	429a      	cmp	r2, r3
 800f448:	d006      	beq.n	800f458 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	3301      	adds	r3, #1
 800f44e:	60fb      	str	r3, [r7, #12]
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	2b01      	cmp	r3, #1
 800f454:	d9dc      	bls.n	800f410 <inc_lock+0x10>
 800f456:	e000      	b.n	800f45a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f458:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	2b02      	cmp	r3, #2
 800f45e:	d132      	bne.n	800f4c6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f460:	2300      	movs	r3, #0
 800f462:	60fb      	str	r3, [r7, #12]
 800f464:	e002      	b.n	800f46c <inc_lock+0x6c>
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	3301      	adds	r3, #1
 800f46a:	60fb      	str	r3, [r7, #12]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	2b01      	cmp	r3, #1
 800f470:	d806      	bhi.n	800f480 <inc_lock+0x80>
 800f472:	4a29      	ldr	r2, [pc, #164]	; (800f518 <inc_lock+0x118>)
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	011b      	lsls	r3, r3, #4
 800f478:	4413      	add	r3, r2
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d1f2      	bne.n	800f466 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f480:	68fb      	ldr	r3, [r7, #12]
 800f482:	2b02      	cmp	r3, #2
 800f484:	d101      	bne.n	800f48a <inc_lock+0x8a>
 800f486:	2300      	movs	r3, #0
 800f488:	e040      	b.n	800f50c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	681a      	ldr	r2, [r3, #0]
 800f48e:	4922      	ldr	r1, [pc, #136]	; (800f518 <inc_lock+0x118>)
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	011b      	lsls	r3, r3, #4
 800f494:	440b      	add	r3, r1
 800f496:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	689a      	ldr	r2, [r3, #8]
 800f49c:	491e      	ldr	r1, [pc, #120]	; (800f518 <inc_lock+0x118>)
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	011b      	lsls	r3, r3, #4
 800f4a2:	440b      	add	r3, r1
 800f4a4:	3304      	adds	r3, #4
 800f4a6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	695a      	ldr	r2, [r3, #20]
 800f4ac:	491a      	ldr	r1, [pc, #104]	; (800f518 <inc_lock+0x118>)
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	011b      	lsls	r3, r3, #4
 800f4b2:	440b      	add	r3, r1
 800f4b4:	3308      	adds	r3, #8
 800f4b6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f4b8:	4a17      	ldr	r2, [pc, #92]	; (800f518 <inc_lock+0x118>)
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	011b      	lsls	r3, r3, #4
 800f4be:	4413      	add	r3, r2
 800f4c0:	330c      	adds	r3, #12
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d009      	beq.n	800f4e0 <inc_lock+0xe0>
 800f4cc:	4a12      	ldr	r2, [pc, #72]	; (800f518 <inc_lock+0x118>)
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	011b      	lsls	r3, r3, #4
 800f4d2:	4413      	add	r3, r2
 800f4d4:	330c      	adds	r3, #12
 800f4d6:	881b      	ldrh	r3, [r3, #0]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d001      	beq.n	800f4e0 <inc_lock+0xe0>
 800f4dc:	2300      	movs	r3, #0
 800f4de:	e015      	b.n	800f50c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d108      	bne.n	800f4f8 <inc_lock+0xf8>
 800f4e6:	4a0c      	ldr	r2, [pc, #48]	; (800f518 <inc_lock+0x118>)
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	011b      	lsls	r3, r3, #4
 800f4ec:	4413      	add	r3, r2
 800f4ee:	330c      	adds	r3, #12
 800f4f0:	881b      	ldrh	r3, [r3, #0]
 800f4f2:	3301      	adds	r3, #1
 800f4f4:	b29a      	uxth	r2, r3
 800f4f6:	e001      	b.n	800f4fc <inc_lock+0xfc>
 800f4f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f4fc:	4906      	ldr	r1, [pc, #24]	; (800f518 <inc_lock+0x118>)
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	011b      	lsls	r3, r3, #4
 800f502:	440b      	add	r3, r1
 800f504:	330c      	adds	r3, #12
 800f506:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	3301      	adds	r3, #1
}
 800f50c:	4618      	mov	r0, r3
 800f50e:	3714      	adds	r7, #20
 800f510:	46bd      	mov	sp, r7
 800f512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f516:	4770      	bx	lr
 800f518:	200207dc 	.word	0x200207dc

0800f51c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f51c:	b480      	push	{r7}
 800f51e:	b085      	sub	sp, #20
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	3b01      	subs	r3, #1
 800f528:	607b      	str	r3, [r7, #4]
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2b01      	cmp	r3, #1
 800f52e:	d825      	bhi.n	800f57c <dec_lock+0x60>
		n = Files[i].ctr;
 800f530:	4a17      	ldr	r2, [pc, #92]	; (800f590 <dec_lock+0x74>)
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	011b      	lsls	r3, r3, #4
 800f536:	4413      	add	r3, r2
 800f538:	330c      	adds	r3, #12
 800f53a:	881b      	ldrh	r3, [r3, #0]
 800f53c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f53e:	89fb      	ldrh	r3, [r7, #14]
 800f540:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f544:	d101      	bne.n	800f54a <dec_lock+0x2e>
 800f546:	2300      	movs	r3, #0
 800f548:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f54a:	89fb      	ldrh	r3, [r7, #14]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d002      	beq.n	800f556 <dec_lock+0x3a>
 800f550:	89fb      	ldrh	r3, [r7, #14]
 800f552:	3b01      	subs	r3, #1
 800f554:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f556:	4a0e      	ldr	r2, [pc, #56]	; (800f590 <dec_lock+0x74>)
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	011b      	lsls	r3, r3, #4
 800f55c:	4413      	add	r3, r2
 800f55e:	330c      	adds	r3, #12
 800f560:	89fa      	ldrh	r2, [r7, #14]
 800f562:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f564:	89fb      	ldrh	r3, [r7, #14]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d105      	bne.n	800f576 <dec_lock+0x5a>
 800f56a:	4a09      	ldr	r2, [pc, #36]	; (800f590 <dec_lock+0x74>)
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	011b      	lsls	r3, r3, #4
 800f570:	4413      	add	r3, r2
 800f572:	2200      	movs	r2, #0
 800f574:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f576:	2300      	movs	r3, #0
 800f578:	737b      	strb	r3, [r7, #13]
 800f57a:	e001      	b.n	800f580 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f57c:	2302      	movs	r3, #2
 800f57e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f580:	7b7b      	ldrb	r3, [r7, #13]
}
 800f582:	4618      	mov	r0, r3
 800f584:	3714      	adds	r7, #20
 800f586:	46bd      	mov	sp, r7
 800f588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58c:	4770      	bx	lr
 800f58e:	bf00      	nop
 800f590:	200207dc 	.word	0x200207dc

0800f594 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f594:	b480      	push	{r7}
 800f596:	b085      	sub	sp, #20
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f59c:	2300      	movs	r3, #0
 800f59e:	60fb      	str	r3, [r7, #12]
 800f5a0:	e010      	b.n	800f5c4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f5a2:	4a0d      	ldr	r2, [pc, #52]	; (800f5d8 <clear_lock+0x44>)
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	011b      	lsls	r3, r3, #4
 800f5a8:	4413      	add	r3, r2
 800f5aa:	681a      	ldr	r2, [r3, #0]
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	429a      	cmp	r2, r3
 800f5b0:	d105      	bne.n	800f5be <clear_lock+0x2a>
 800f5b2:	4a09      	ldr	r2, [pc, #36]	; (800f5d8 <clear_lock+0x44>)
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	011b      	lsls	r3, r3, #4
 800f5b8:	4413      	add	r3, r2
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	3301      	adds	r3, #1
 800f5c2:	60fb      	str	r3, [r7, #12]
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	2b01      	cmp	r3, #1
 800f5c8:	d9eb      	bls.n	800f5a2 <clear_lock+0xe>
	}
}
 800f5ca:	bf00      	nop
 800f5cc:	3714      	adds	r7, #20
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d4:	4770      	bx	lr
 800f5d6:	bf00      	nop
 800f5d8:	200207dc 	.word	0x200207dc

0800f5dc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f5dc:	b580      	push	{r7, lr}
 800f5de:	b086      	sub	sp, #24
 800f5e0:	af00      	add	r7, sp, #0
 800f5e2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	78db      	ldrb	r3, [r3, #3]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d034      	beq.n	800f65a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f5f4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	7858      	ldrb	r0, [r3, #1]
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f600:	2301      	movs	r3, #1
 800f602:	697a      	ldr	r2, [r7, #20]
 800f604:	f7ff fd40 	bl	800f088 <disk_write>
 800f608:	4603      	mov	r3, r0
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d002      	beq.n	800f614 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f60e:	2301      	movs	r3, #1
 800f610:	73fb      	strb	r3, [r7, #15]
 800f612:	e022      	b.n	800f65a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	2200      	movs	r2, #0
 800f618:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f61e:	697a      	ldr	r2, [r7, #20]
 800f620:	1ad2      	subs	r2, r2, r3
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	69db      	ldr	r3, [r3, #28]
 800f626:	429a      	cmp	r2, r3
 800f628:	d217      	bcs.n	800f65a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	789b      	ldrb	r3, [r3, #2]
 800f62e:	613b      	str	r3, [r7, #16]
 800f630:	e010      	b.n	800f654 <sync_window+0x78>
					wsect += fs->fsize;
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	69db      	ldr	r3, [r3, #28]
 800f636:	697a      	ldr	r2, [r7, #20]
 800f638:	4413      	add	r3, r2
 800f63a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	7858      	ldrb	r0, [r3, #1]
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f646:	2301      	movs	r3, #1
 800f648:	697a      	ldr	r2, [r7, #20]
 800f64a:	f7ff fd1d 	bl	800f088 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f64e:	693b      	ldr	r3, [r7, #16]
 800f650:	3b01      	subs	r3, #1
 800f652:	613b      	str	r3, [r7, #16]
 800f654:	693b      	ldr	r3, [r7, #16]
 800f656:	2b01      	cmp	r3, #1
 800f658:	d8eb      	bhi.n	800f632 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f65a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3718      	adds	r7, #24
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}

0800f664 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	b084      	sub	sp, #16
 800f668:	af00      	add	r7, sp, #0
 800f66a:	6078      	str	r0, [r7, #4]
 800f66c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f66e:	2300      	movs	r3, #0
 800f670:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f676:	683b      	ldr	r3, [r7, #0]
 800f678:	429a      	cmp	r2, r3
 800f67a:	d01b      	beq.n	800f6b4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f67c:	6878      	ldr	r0, [r7, #4]
 800f67e:	f7ff ffad 	bl	800f5dc <sync_window>
 800f682:	4603      	mov	r3, r0
 800f684:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f686:	7bfb      	ldrb	r3, [r7, #15]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d113      	bne.n	800f6b4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	7858      	ldrb	r0, [r3, #1]
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f696:	2301      	movs	r3, #1
 800f698:	683a      	ldr	r2, [r7, #0]
 800f69a:	f7ff fcd5 	bl	800f048 <disk_read>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d004      	beq.n	800f6ae <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f6a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f6a8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	683a      	ldr	r2, [r7, #0]
 800f6b2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800f6b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	3710      	adds	r7, #16
 800f6ba:	46bd      	mov	sp, r7
 800f6bc:	bd80      	pop	{r7, pc}
	...

0800f6c0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b084      	sub	sp, #16
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f6c8:	6878      	ldr	r0, [r7, #4]
 800f6ca:	f7ff ff87 	bl	800f5dc <sync_window>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f6d2:	7bfb      	ldrb	r3, [r7, #15]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d158      	bne.n	800f78a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	781b      	ldrb	r3, [r3, #0]
 800f6dc:	2b03      	cmp	r3, #3
 800f6de:	d148      	bne.n	800f772 <sync_fs+0xb2>
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	791b      	ldrb	r3, [r3, #4]
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d144      	bne.n	800f772 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	3334      	adds	r3, #52	; 0x34
 800f6ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f6f0:	2100      	movs	r1, #0
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7ff fda9 	bl	800f24a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	3334      	adds	r3, #52	; 0x34
 800f6fc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f700:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f704:	4618      	mov	r0, r3
 800f706:	f7ff fd38 	bl	800f17a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	3334      	adds	r3, #52	; 0x34
 800f70e:	4921      	ldr	r1, [pc, #132]	; (800f794 <sync_fs+0xd4>)
 800f710:	4618      	mov	r0, r3
 800f712:	f7ff fd4d 	bl	800f1b0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	3334      	adds	r3, #52	; 0x34
 800f71a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f71e:	491e      	ldr	r1, [pc, #120]	; (800f798 <sync_fs+0xd8>)
 800f720:	4618      	mov	r0, r3
 800f722:	f7ff fd45 	bl	800f1b0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	3334      	adds	r3, #52	; 0x34
 800f72a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	695b      	ldr	r3, [r3, #20]
 800f732:	4619      	mov	r1, r3
 800f734:	4610      	mov	r0, r2
 800f736:	f7ff fd3b 	bl	800f1b0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	3334      	adds	r3, #52	; 0x34
 800f73e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	691b      	ldr	r3, [r3, #16]
 800f746:	4619      	mov	r1, r3
 800f748:	4610      	mov	r0, r2
 800f74a:	f7ff fd31 	bl	800f1b0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	6a1b      	ldr	r3, [r3, #32]
 800f752:	1c5a      	adds	r2, r3, #1
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	7858      	ldrb	r0, [r3, #1]
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f766:	2301      	movs	r3, #1
 800f768:	f7ff fc8e 	bl	800f088 <disk_write>
			fs->fsi_flag = 0;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2200      	movs	r2, #0
 800f770:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	785b      	ldrb	r3, [r3, #1]
 800f776:	2200      	movs	r2, #0
 800f778:	2100      	movs	r1, #0
 800f77a:	4618      	mov	r0, r3
 800f77c:	f7ff fca4 	bl	800f0c8 <disk_ioctl>
 800f780:	4603      	mov	r3, r0
 800f782:	2b00      	cmp	r3, #0
 800f784:	d001      	beq.n	800f78a <sync_fs+0xca>
 800f786:	2301      	movs	r3, #1
 800f788:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f78a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f78c:	4618      	mov	r0, r3
 800f78e:	3710      	adds	r7, #16
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}
 800f794:	41615252 	.word	0x41615252
 800f798:	61417272 	.word	0x61417272

0800f79c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f79c:	b480      	push	{r7}
 800f79e:	b083      	sub	sp, #12
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	6078      	str	r0, [r7, #4]
 800f7a4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	3b02      	subs	r3, #2
 800f7aa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	699b      	ldr	r3, [r3, #24]
 800f7b0:	1e9a      	subs	r2, r3, #2
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d801      	bhi.n	800f7bc <clust2sect+0x20>
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	e008      	b.n	800f7ce <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	895b      	ldrh	r3, [r3, #10]
 800f7c0:	461a      	mov	r2, r3
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	fb03 f202 	mul.w	r2, r3, r2
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7cc:	4413      	add	r3, r2
}
 800f7ce:	4618      	mov	r0, r3
 800f7d0:	370c      	adds	r7, #12
 800f7d2:	46bd      	mov	sp, r7
 800f7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d8:	4770      	bx	lr

0800f7da <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b086      	sub	sp, #24
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
 800f7e2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	2b01      	cmp	r3, #1
 800f7ee:	d904      	bls.n	800f7fa <get_fat+0x20>
 800f7f0:	693b      	ldr	r3, [r7, #16]
 800f7f2:	699a      	ldr	r2, [r3, #24]
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	429a      	cmp	r2, r3
 800f7f8:	d802      	bhi.n	800f800 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	617b      	str	r3, [r7, #20]
 800f7fe:	e08c      	b.n	800f91a <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f800:	f04f 33ff 	mov.w	r3, #4294967295
 800f804:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f806:	693b      	ldr	r3, [r7, #16]
 800f808:	781b      	ldrb	r3, [r3, #0]
 800f80a:	2b02      	cmp	r3, #2
 800f80c:	d045      	beq.n	800f89a <get_fat+0xc0>
 800f80e:	2b03      	cmp	r3, #3
 800f810:	d05d      	beq.n	800f8ce <get_fat+0xf4>
 800f812:	2b01      	cmp	r3, #1
 800f814:	d177      	bne.n	800f906 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f816:	683b      	ldr	r3, [r7, #0]
 800f818:	60fb      	str	r3, [r7, #12]
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	085b      	lsrs	r3, r3, #1
 800f81e:	68fa      	ldr	r2, [r7, #12]
 800f820:	4413      	add	r3, r2
 800f822:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f824:	693b      	ldr	r3, [r7, #16]
 800f826:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f828:	68fb      	ldr	r3, [r7, #12]
 800f82a:	0a5b      	lsrs	r3, r3, #9
 800f82c:	4413      	add	r3, r2
 800f82e:	4619      	mov	r1, r3
 800f830:	6938      	ldr	r0, [r7, #16]
 800f832:	f7ff ff17 	bl	800f664 <move_window>
 800f836:	4603      	mov	r3, r0
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d167      	bne.n	800f90c <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	1c5a      	adds	r2, r3, #1
 800f840:	60fa      	str	r2, [r7, #12]
 800f842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f846:	693a      	ldr	r2, [r7, #16]
 800f848:	4413      	add	r3, r2
 800f84a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f84e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f850:	693b      	ldr	r3, [r7, #16]
 800f852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	0a5b      	lsrs	r3, r3, #9
 800f858:	4413      	add	r3, r2
 800f85a:	4619      	mov	r1, r3
 800f85c:	6938      	ldr	r0, [r7, #16]
 800f85e:	f7ff ff01 	bl	800f664 <move_window>
 800f862:	4603      	mov	r3, r0
 800f864:	2b00      	cmp	r3, #0
 800f866:	d153      	bne.n	800f910 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f86e:	693a      	ldr	r2, [r7, #16]
 800f870:	4413      	add	r3, r2
 800f872:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f876:	021b      	lsls	r3, r3, #8
 800f878:	461a      	mov	r2, r3
 800f87a:	68bb      	ldr	r3, [r7, #8]
 800f87c:	4313      	orrs	r3, r2
 800f87e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	f003 0301 	and.w	r3, r3, #1
 800f886:	2b00      	cmp	r3, #0
 800f888:	d002      	beq.n	800f890 <get_fat+0xb6>
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	091b      	lsrs	r3, r3, #4
 800f88e:	e002      	b.n	800f896 <get_fat+0xbc>
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f896:	617b      	str	r3, [r7, #20]
			break;
 800f898:	e03f      	b.n	800f91a <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f89a:	693b      	ldr	r3, [r7, #16]
 800f89c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	0a1b      	lsrs	r3, r3, #8
 800f8a2:	4413      	add	r3, r2
 800f8a4:	4619      	mov	r1, r3
 800f8a6:	6938      	ldr	r0, [r7, #16]
 800f8a8:	f7ff fedc 	bl	800f664 <move_window>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d130      	bne.n	800f914 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	005b      	lsls	r3, r3, #1
 800f8bc:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f8c0:	4413      	add	r3, r2
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f7ff fc1e 	bl	800f104 <ld_word>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	617b      	str	r3, [r7, #20]
			break;
 800f8cc:	e025      	b.n	800f91a <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f8ce:	693b      	ldr	r3, [r7, #16]
 800f8d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	09db      	lsrs	r3, r3, #7
 800f8d6:	4413      	add	r3, r2
 800f8d8:	4619      	mov	r1, r3
 800f8da:	6938      	ldr	r0, [r7, #16]
 800f8dc:	f7ff fec2 	bl	800f664 <move_window>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d118      	bne.n	800f918 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f8f4:	4413      	add	r3, r2
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f7ff fc1c 	bl	800f134 <ld_dword>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f902:	617b      	str	r3, [r7, #20]
			break;
 800f904:	e009      	b.n	800f91a <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f906:	2301      	movs	r3, #1
 800f908:	617b      	str	r3, [r7, #20]
 800f90a:	e006      	b.n	800f91a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f90c:	bf00      	nop
 800f90e:	e004      	b.n	800f91a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f910:	bf00      	nop
 800f912:	e002      	b.n	800f91a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f914:	bf00      	nop
 800f916:	e000      	b.n	800f91a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f918:	bf00      	nop
		}
	}

	return val;
 800f91a:	697b      	ldr	r3, [r7, #20]
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3718      	adds	r7, #24
 800f920:	46bd      	mov	sp, r7
 800f922:	bd80      	pop	{r7, pc}

0800f924 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f924:	b590      	push	{r4, r7, lr}
 800f926:	b089      	sub	sp, #36	; 0x24
 800f928:	af00      	add	r7, sp, #0
 800f92a:	60f8      	str	r0, [r7, #12]
 800f92c:	60b9      	str	r1, [r7, #8]
 800f92e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f930:	2302      	movs	r3, #2
 800f932:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f934:	68bb      	ldr	r3, [r7, #8]
 800f936:	2b01      	cmp	r3, #1
 800f938:	f240 80d6 	bls.w	800fae8 <put_fat+0x1c4>
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	699a      	ldr	r2, [r3, #24]
 800f940:	68bb      	ldr	r3, [r7, #8]
 800f942:	429a      	cmp	r2, r3
 800f944:	f240 80d0 	bls.w	800fae8 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	781b      	ldrb	r3, [r3, #0]
 800f94c:	2b02      	cmp	r3, #2
 800f94e:	d073      	beq.n	800fa38 <put_fat+0x114>
 800f950:	2b03      	cmp	r3, #3
 800f952:	f000 8091 	beq.w	800fa78 <put_fat+0x154>
 800f956:	2b01      	cmp	r3, #1
 800f958:	f040 80c6 	bne.w	800fae8 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f95c:	68bb      	ldr	r3, [r7, #8]
 800f95e:	61bb      	str	r3, [r7, #24]
 800f960:	69bb      	ldr	r3, [r7, #24]
 800f962:	085b      	lsrs	r3, r3, #1
 800f964:	69ba      	ldr	r2, [r7, #24]
 800f966:	4413      	add	r3, r2
 800f968:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f96e:	69bb      	ldr	r3, [r7, #24]
 800f970:	0a5b      	lsrs	r3, r3, #9
 800f972:	4413      	add	r3, r2
 800f974:	4619      	mov	r1, r3
 800f976:	68f8      	ldr	r0, [r7, #12]
 800f978:	f7ff fe74 	bl	800f664 <move_window>
 800f97c:	4603      	mov	r3, r0
 800f97e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f980:	7ffb      	ldrb	r3, [r7, #31]
 800f982:	2b00      	cmp	r3, #0
 800f984:	f040 80a9 	bne.w	800fada <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	1c59      	adds	r1, r3, #1
 800f992:	61b9      	str	r1, [r7, #24]
 800f994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f998:	4413      	add	r3, r2
 800f99a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f99c:	68bb      	ldr	r3, [r7, #8]
 800f99e:	f003 0301 	and.w	r3, r3, #1
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d00d      	beq.n	800f9c2 <put_fat+0x9e>
 800f9a6:	697b      	ldr	r3, [r7, #20]
 800f9a8:	781b      	ldrb	r3, [r3, #0]
 800f9aa:	b25b      	sxtb	r3, r3
 800f9ac:	f003 030f 	and.w	r3, r3, #15
 800f9b0:	b25a      	sxtb	r2, r3
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	b2db      	uxtb	r3, r3
 800f9b6:	011b      	lsls	r3, r3, #4
 800f9b8:	b25b      	sxtb	r3, r3
 800f9ba:	4313      	orrs	r3, r2
 800f9bc:	b25b      	sxtb	r3, r3
 800f9be:	b2db      	uxtb	r3, r3
 800f9c0:	e001      	b.n	800f9c6 <put_fat+0xa2>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	697a      	ldr	r2, [r7, #20]
 800f9c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f9d4:	69bb      	ldr	r3, [r7, #24]
 800f9d6:	0a5b      	lsrs	r3, r3, #9
 800f9d8:	4413      	add	r3, r2
 800f9da:	4619      	mov	r1, r3
 800f9dc:	68f8      	ldr	r0, [r7, #12]
 800f9de:	f7ff fe41 	bl	800f664 <move_window>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f9e6:	7ffb      	ldrb	r3, [r7, #31]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d178      	bne.n	800fade <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800f9ec:	68fb      	ldr	r3, [r7, #12]
 800f9ee:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f9f2:	69bb      	ldr	r3, [r7, #24]
 800f9f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f9f8:	4413      	add	r3, r2
 800f9fa:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f9fc:	68bb      	ldr	r3, [r7, #8]
 800f9fe:	f003 0301 	and.w	r3, r3, #1
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d003      	beq.n	800fa0e <put_fat+0xea>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	091b      	lsrs	r3, r3, #4
 800fa0a:	b2db      	uxtb	r3, r3
 800fa0c:	e00e      	b.n	800fa2c <put_fat+0x108>
 800fa0e:	697b      	ldr	r3, [r7, #20]
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	b25b      	sxtb	r3, r3
 800fa14:	f023 030f 	bic.w	r3, r3, #15
 800fa18:	b25a      	sxtb	r2, r3
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	0a1b      	lsrs	r3, r3, #8
 800fa1e:	b25b      	sxtb	r3, r3
 800fa20:	f003 030f 	and.w	r3, r3, #15
 800fa24:	b25b      	sxtb	r3, r3
 800fa26:	4313      	orrs	r3, r2
 800fa28:	b25b      	sxtb	r3, r3
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	697a      	ldr	r2, [r7, #20]
 800fa2e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	2201      	movs	r2, #1
 800fa34:	70da      	strb	r2, [r3, #3]
			break;
 800fa36:	e057      	b.n	800fae8 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fa3c:	68bb      	ldr	r3, [r7, #8]
 800fa3e:	0a1b      	lsrs	r3, r3, #8
 800fa40:	4413      	add	r3, r2
 800fa42:	4619      	mov	r1, r3
 800fa44:	68f8      	ldr	r0, [r7, #12]
 800fa46:	f7ff fe0d 	bl	800f664 <move_window>
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fa4e:	7ffb      	ldrb	r3, [r7, #31]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d146      	bne.n	800fae2 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fa5a:	68bb      	ldr	r3, [r7, #8]
 800fa5c:	005b      	lsls	r3, r3, #1
 800fa5e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800fa62:	4413      	add	r3, r2
 800fa64:	687a      	ldr	r2, [r7, #4]
 800fa66:	b292      	uxth	r2, r2
 800fa68:	4611      	mov	r1, r2
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f7ff fb85 	bl	800f17a <st_word>
			fs->wflag = 1;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2201      	movs	r2, #1
 800fa74:	70da      	strb	r2, [r3, #3]
			break;
 800fa76:	e037      	b.n	800fae8 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fa7c:	68bb      	ldr	r3, [r7, #8]
 800fa7e:	09db      	lsrs	r3, r3, #7
 800fa80:	4413      	add	r3, r2
 800fa82:	4619      	mov	r1, r3
 800fa84:	68f8      	ldr	r0, [r7, #12]
 800fa86:	f7ff fded 	bl	800f664 <move_window>
 800fa8a:	4603      	mov	r3, r0
 800fa8c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fa8e:	7ffb      	ldrb	r3, [r7, #31]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d128      	bne.n	800fae6 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	009b      	lsls	r3, r3, #2
 800faa4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800faa8:	4413      	add	r3, r2
 800faaa:	4618      	mov	r0, r3
 800faac:	f7ff fb42 	bl	800f134 <ld_dword>
 800fab0:	4603      	mov	r3, r0
 800fab2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fab6:	4323      	orrs	r3, r4
 800fab8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	009b      	lsls	r3, r3, #2
 800fac4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800fac8:	4413      	add	r3, r2
 800faca:	6879      	ldr	r1, [r7, #4]
 800facc:	4618      	mov	r0, r3
 800face:	f7ff fb6f 	bl	800f1b0 <st_dword>
			fs->wflag = 1;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	2201      	movs	r2, #1
 800fad6:	70da      	strb	r2, [r3, #3]
			break;
 800fad8:	e006      	b.n	800fae8 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fada:	bf00      	nop
 800fadc:	e004      	b.n	800fae8 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fade:	bf00      	nop
 800fae0:	e002      	b.n	800fae8 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fae2:	bf00      	nop
 800fae4:	e000      	b.n	800fae8 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fae6:	bf00      	nop
		}
	}
	return res;
 800fae8:	7ffb      	ldrb	r3, [r7, #31]
}
 800faea:	4618      	mov	r0, r3
 800faec:	3724      	adds	r7, #36	; 0x24
 800faee:	46bd      	mov	sp, r7
 800faf0:	bd90      	pop	{r4, r7, pc}

0800faf2 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800faf2:	b580      	push	{r7, lr}
 800faf4:	b088      	sub	sp, #32
 800faf6:	af00      	add	r7, sp, #0
 800faf8:	60f8      	str	r0, [r7, #12]
 800fafa:	60b9      	str	r1, [r7, #8]
 800fafc:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fafe:	2300      	movs	r3, #0
 800fb00:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	2b01      	cmp	r3, #1
 800fb0c:	d904      	bls.n	800fb18 <remove_chain+0x26>
 800fb0e:	69bb      	ldr	r3, [r7, #24]
 800fb10:	699a      	ldr	r2, [r3, #24]
 800fb12:	68bb      	ldr	r3, [r7, #8]
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d801      	bhi.n	800fb1c <remove_chain+0x2a>
 800fb18:	2302      	movs	r3, #2
 800fb1a:	e04b      	b.n	800fbb4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d00c      	beq.n	800fb3c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fb22:	f04f 32ff 	mov.w	r2, #4294967295
 800fb26:	6879      	ldr	r1, [r7, #4]
 800fb28:	69b8      	ldr	r0, [r7, #24]
 800fb2a:	f7ff fefb 	bl	800f924 <put_fat>
 800fb2e:	4603      	mov	r3, r0
 800fb30:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fb32:	7ffb      	ldrb	r3, [r7, #31]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d001      	beq.n	800fb3c <remove_chain+0x4a>
 800fb38:	7ffb      	ldrb	r3, [r7, #31]
 800fb3a:	e03b      	b.n	800fbb4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fb3c:	68b9      	ldr	r1, [r7, #8]
 800fb3e:	68f8      	ldr	r0, [r7, #12]
 800fb40:	f7ff fe4b 	bl	800f7da <get_fat>
 800fb44:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fb46:	697b      	ldr	r3, [r7, #20]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d031      	beq.n	800fbb0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fb4c:	697b      	ldr	r3, [r7, #20]
 800fb4e:	2b01      	cmp	r3, #1
 800fb50:	d101      	bne.n	800fb56 <remove_chain+0x64>
 800fb52:	2302      	movs	r3, #2
 800fb54:	e02e      	b.n	800fbb4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb5c:	d101      	bne.n	800fb62 <remove_chain+0x70>
 800fb5e:	2301      	movs	r3, #1
 800fb60:	e028      	b.n	800fbb4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fb62:	2200      	movs	r2, #0
 800fb64:	68b9      	ldr	r1, [r7, #8]
 800fb66:	69b8      	ldr	r0, [r7, #24]
 800fb68:	f7ff fedc 	bl	800f924 <put_fat>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fb70:	7ffb      	ldrb	r3, [r7, #31]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d001      	beq.n	800fb7a <remove_chain+0x88>
 800fb76:	7ffb      	ldrb	r3, [r7, #31]
 800fb78:	e01c      	b.n	800fbb4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fb7a:	69bb      	ldr	r3, [r7, #24]
 800fb7c:	695a      	ldr	r2, [r3, #20]
 800fb7e:	69bb      	ldr	r3, [r7, #24]
 800fb80:	699b      	ldr	r3, [r3, #24]
 800fb82:	3b02      	subs	r3, #2
 800fb84:	429a      	cmp	r2, r3
 800fb86:	d20b      	bcs.n	800fba0 <remove_chain+0xae>
			fs->free_clst++;
 800fb88:	69bb      	ldr	r3, [r7, #24]
 800fb8a:	695b      	ldr	r3, [r3, #20]
 800fb8c:	1c5a      	adds	r2, r3, #1
 800fb8e:	69bb      	ldr	r3, [r7, #24]
 800fb90:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fb92:	69bb      	ldr	r3, [r7, #24]
 800fb94:	791b      	ldrb	r3, [r3, #4]
 800fb96:	f043 0301 	orr.w	r3, r3, #1
 800fb9a:	b2da      	uxtb	r2, r3
 800fb9c:	69bb      	ldr	r3, [r7, #24]
 800fb9e:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fba4:	69bb      	ldr	r3, [r7, #24]
 800fba6:	699a      	ldr	r2, [r3, #24]
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d8c6      	bhi.n	800fb3c <remove_chain+0x4a>
 800fbae:	e000      	b.n	800fbb2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fbb0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fbb2:	2300      	movs	r3, #0
}
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	3720      	adds	r7, #32
 800fbb8:	46bd      	mov	sp, r7
 800fbba:	bd80      	pop	{r7, pc}

0800fbbc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b088      	sub	sp, #32
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
 800fbc4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d10d      	bne.n	800fbee <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fbd2:	693b      	ldr	r3, [r7, #16]
 800fbd4:	691b      	ldr	r3, [r3, #16]
 800fbd6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800fbd8:	69bb      	ldr	r3, [r7, #24]
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	d004      	beq.n	800fbe8 <create_chain+0x2c>
 800fbde:	693b      	ldr	r3, [r7, #16]
 800fbe0:	699a      	ldr	r2, [r3, #24]
 800fbe2:	69bb      	ldr	r3, [r7, #24]
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d81b      	bhi.n	800fc20 <create_chain+0x64>
 800fbe8:	2301      	movs	r3, #1
 800fbea:	61bb      	str	r3, [r7, #24]
 800fbec:	e018      	b.n	800fc20 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800fbee:	6839      	ldr	r1, [r7, #0]
 800fbf0:	6878      	ldr	r0, [r7, #4]
 800fbf2:	f7ff fdf2 	bl	800f7da <get_fat>
 800fbf6:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	d801      	bhi.n	800fc02 <create_chain+0x46>
 800fbfe:	2301      	movs	r3, #1
 800fc00:	e070      	b.n	800fce4 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc08:	d101      	bne.n	800fc0e <create_chain+0x52>
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	e06a      	b.n	800fce4 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	699a      	ldr	r2, [r3, #24]
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	429a      	cmp	r2, r3
 800fc16:	d901      	bls.n	800fc1c <create_chain+0x60>
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	e063      	b.n	800fce4 <create_chain+0x128>
		scl = clst;
 800fc1c:	683b      	ldr	r3, [r7, #0]
 800fc1e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800fc20:	69bb      	ldr	r3, [r7, #24]
 800fc22:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800fc24:	69fb      	ldr	r3, [r7, #28]
 800fc26:	3301      	adds	r3, #1
 800fc28:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800fc2a:	693b      	ldr	r3, [r7, #16]
 800fc2c:	699a      	ldr	r2, [r3, #24]
 800fc2e:	69fb      	ldr	r3, [r7, #28]
 800fc30:	429a      	cmp	r2, r3
 800fc32:	d807      	bhi.n	800fc44 <create_chain+0x88>
				ncl = 2;
 800fc34:	2302      	movs	r3, #2
 800fc36:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800fc38:	69fa      	ldr	r2, [r7, #28]
 800fc3a:	69bb      	ldr	r3, [r7, #24]
 800fc3c:	429a      	cmp	r2, r3
 800fc3e:	d901      	bls.n	800fc44 <create_chain+0x88>
 800fc40:	2300      	movs	r3, #0
 800fc42:	e04f      	b.n	800fce4 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800fc44:	69f9      	ldr	r1, [r7, #28]
 800fc46:	6878      	ldr	r0, [r7, #4]
 800fc48:	f7ff fdc7 	bl	800f7da <get_fat>
 800fc4c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800fc4e:	68fb      	ldr	r3, [r7, #12]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d00e      	beq.n	800fc72 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	2b01      	cmp	r3, #1
 800fc58:	d003      	beq.n	800fc62 <create_chain+0xa6>
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc60:	d101      	bne.n	800fc66 <create_chain+0xaa>
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	e03e      	b.n	800fce4 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800fc66:	69fa      	ldr	r2, [r7, #28]
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	429a      	cmp	r2, r3
 800fc6c:	d1da      	bne.n	800fc24 <create_chain+0x68>
 800fc6e:	2300      	movs	r3, #0
 800fc70:	e038      	b.n	800fce4 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800fc72:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800fc74:	f04f 32ff 	mov.w	r2, #4294967295
 800fc78:	69f9      	ldr	r1, [r7, #28]
 800fc7a:	6938      	ldr	r0, [r7, #16]
 800fc7c:	f7ff fe52 	bl	800f924 <put_fat>
 800fc80:	4603      	mov	r3, r0
 800fc82:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800fc84:	7dfb      	ldrb	r3, [r7, #23]
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d109      	bne.n	800fc9e <create_chain+0xe2>
 800fc8a:	683b      	ldr	r3, [r7, #0]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d006      	beq.n	800fc9e <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800fc90:	69fa      	ldr	r2, [r7, #28]
 800fc92:	6839      	ldr	r1, [r7, #0]
 800fc94:	6938      	ldr	r0, [r7, #16]
 800fc96:	f7ff fe45 	bl	800f924 <put_fat>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fc9e:	7dfb      	ldrb	r3, [r7, #23]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d116      	bne.n	800fcd2 <create_chain+0x116>
		fs->last_clst = ncl;
 800fca4:	693b      	ldr	r3, [r7, #16]
 800fca6:	69fa      	ldr	r2, [r7, #28]
 800fca8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800fcaa:	693b      	ldr	r3, [r7, #16]
 800fcac:	695a      	ldr	r2, [r3, #20]
 800fcae:	693b      	ldr	r3, [r7, #16]
 800fcb0:	699b      	ldr	r3, [r3, #24]
 800fcb2:	3b02      	subs	r3, #2
 800fcb4:	429a      	cmp	r2, r3
 800fcb6:	d804      	bhi.n	800fcc2 <create_chain+0x106>
 800fcb8:	693b      	ldr	r3, [r7, #16]
 800fcba:	695b      	ldr	r3, [r3, #20]
 800fcbc:	1e5a      	subs	r2, r3, #1
 800fcbe:	693b      	ldr	r3, [r7, #16]
 800fcc0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800fcc2:	693b      	ldr	r3, [r7, #16]
 800fcc4:	791b      	ldrb	r3, [r3, #4]
 800fcc6:	f043 0301 	orr.w	r3, r3, #1
 800fcca:	b2da      	uxtb	r2, r3
 800fccc:	693b      	ldr	r3, [r7, #16]
 800fcce:	711a      	strb	r2, [r3, #4]
 800fcd0:	e007      	b.n	800fce2 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800fcd2:	7dfb      	ldrb	r3, [r7, #23]
 800fcd4:	2b01      	cmp	r3, #1
 800fcd6:	d102      	bne.n	800fcde <create_chain+0x122>
 800fcd8:	f04f 33ff 	mov.w	r3, #4294967295
 800fcdc:	e000      	b.n	800fce0 <create_chain+0x124>
 800fcde:	2301      	movs	r3, #1
 800fce0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fce2:	69fb      	ldr	r3, [r7, #28]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3720      	adds	r7, #32
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800fcec:	b480      	push	{r7}
 800fcee:	b087      	sub	sp, #28
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
 800fcf4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd00:	3304      	adds	r3, #4
 800fd02:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	0a5b      	lsrs	r3, r3, #9
 800fd08:	68fa      	ldr	r2, [r7, #12]
 800fd0a:	8952      	ldrh	r2, [r2, #10]
 800fd0c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fd10:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	1d1a      	adds	r2, r3, #4
 800fd16:	613a      	str	r2, [r7, #16]
 800fd18:	681b      	ldr	r3, [r3, #0]
 800fd1a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fd1c:	68bb      	ldr	r3, [r7, #8]
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d101      	bne.n	800fd26 <clmt_clust+0x3a>
 800fd22:	2300      	movs	r3, #0
 800fd24:	e010      	b.n	800fd48 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800fd26:	697a      	ldr	r2, [r7, #20]
 800fd28:	68bb      	ldr	r3, [r7, #8]
 800fd2a:	429a      	cmp	r2, r3
 800fd2c:	d307      	bcc.n	800fd3e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800fd2e:	697a      	ldr	r2, [r7, #20]
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	1ad3      	subs	r3, r2, r3
 800fd34:	617b      	str	r3, [r7, #20]
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	3304      	adds	r3, #4
 800fd3a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fd3c:	e7e9      	b.n	800fd12 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800fd3e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fd40:	693b      	ldr	r3, [r7, #16]
 800fd42:	681a      	ldr	r2, [r3, #0]
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	4413      	add	r3, r2
}
 800fd48:	4618      	mov	r0, r3
 800fd4a:	371c      	adds	r7, #28
 800fd4c:	46bd      	mov	sp, r7
 800fd4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd52:	4770      	bx	lr

0800fd54 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b086      	sub	sp, #24
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fd64:	683b      	ldr	r3, [r7, #0]
 800fd66:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fd6a:	d204      	bcs.n	800fd76 <dir_sdi+0x22>
 800fd6c:	683b      	ldr	r3, [r7, #0]
 800fd6e:	f003 031f 	and.w	r3, r3, #31
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d001      	beq.n	800fd7a <dir_sdi+0x26>
		return FR_INT_ERR;
 800fd76:	2302      	movs	r3, #2
 800fd78:	e063      	b.n	800fe42 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	683a      	ldr	r2, [r7, #0]
 800fd7e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	689b      	ldr	r3, [r3, #8]
 800fd84:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d106      	bne.n	800fd9a <dir_sdi+0x46>
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	781b      	ldrb	r3, [r3, #0]
 800fd90:	2b02      	cmp	r3, #2
 800fd92:	d902      	bls.n	800fd9a <dir_sdi+0x46>
		clst = fs->dirbase;
 800fd94:	693b      	ldr	r3, [r7, #16]
 800fd96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd98:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800fd9a:	697b      	ldr	r3, [r7, #20]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d10c      	bne.n	800fdba <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800fda0:	683b      	ldr	r3, [r7, #0]
 800fda2:	095b      	lsrs	r3, r3, #5
 800fda4:	693a      	ldr	r2, [r7, #16]
 800fda6:	8912      	ldrh	r2, [r2, #8]
 800fda8:	4293      	cmp	r3, r2
 800fdaa:	d301      	bcc.n	800fdb0 <dir_sdi+0x5c>
 800fdac:	2302      	movs	r3, #2
 800fdae:	e048      	b.n	800fe42 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800fdb0:	693b      	ldr	r3, [r7, #16]
 800fdb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	61da      	str	r2, [r3, #28]
 800fdb8:	e029      	b.n	800fe0e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800fdba:	693b      	ldr	r3, [r7, #16]
 800fdbc:	895b      	ldrh	r3, [r3, #10]
 800fdbe:	025b      	lsls	r3, r3, #9
 800fdc0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fdc2:	e019      	b.n	800fdf8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	6979      	ldr	r1, [r7, #20]
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f7ff fd06 	bl	800f7da <get_fat>
 800fdce:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fdd0:	697b      	ldr	r3, [r7, #20]
 800fdd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fdd6:	d101      	bne.n	800fddc <dir_sdi+0x88>
 800fdd8:	2301      	movs	r3, #1
 800fdda:	e032      	b.n	800fe42 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	2b01      	cmp	r3, #1
 800fde0:	d904      	bls.n	800fdec <dir_sdi+0x98>
 800fde2:	693b      	ldr	r3, [r7, #16]
 800fde4:	699a      	ldr	r2, [r3, #24]
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	429a      	cmp	r2, r3
 800fdea:	d801      	bhi.n	800fdf0 <dir_sdi+0x9c>
 800fdec:	2302      	movs	r3, #2
 800fdee:	e028      	b.n	800fe42 <dir_sdi+0xee>
			ofs -= csz;
 800fdf0:	683a      	ldr	r2, [r7, #0]
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	1ad3      	subs	r3, r2, r3
 800fdf6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fdf8:	683a      	ldr	r2, [r7, #0]
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	429a      	cmp	r2, r3
 800fdfe:	d2e1      	bcs.n	800fdc4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800fe00:	6979      	ldr	r1, [r7, #20]
 800fe02:	6938      	ldr	r0, [r7, #16]
 800fe04:	f7ff fcca 	bl	800f79c <clust2sect>
 800fe08:	4602      	mov	r2, r0
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	697a      	ldr	r2, [r7, #20]
 800fe12:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	69db      	ldr	r3, [r3, #28]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d101      	bne.n	800fe20 <dir_sdi+0xcc>
 800fe1c:	2302      	movs	r3, #2
 800fe1e:	e010      	b.n	800fe42 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	69da      	ldr	r2, [r3, #28]
 800fe24:	683b      	ldr	r3, [r7, #0]
 800fe26:	0a5b      	lsrs	r3, r3, #9
 800fe28:	441a      	add	r2, r3
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800fe2e:	693b      	ldr	r3, [r7, #16]
 800fe30:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe3a:	441a      	add	r2, r3
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800fe40:	2300      	movs	r3, #0
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3718      	adds	r7, #24
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}

0800fe4a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800fe4a:	b580      	push	{r7, lr}
 800fe4c:	b086      	sub	sp, #24
 800fe4e:	af00      	add	r7, sp, #0
 800fe50:	6078      	str	r0, [r7, #4]
 800fe52:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	695b      	ldr	r3, [r3, #20]
 800fe5e:	3320      	adds	r3, #32
 800fe60:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	69db      	ldr	r3, [r3, #28]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d003      	beq.n	800fe72 <dir_next+0x28>
 800fe6a:	68bb      	ldr	r3, [r7, #8]
 800fe6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fe70:	d301      	bcc.n	800fe76 <dir_next+0x2c>
 800fe72:	2304      	movs	r3, #4
 800fe74:	e0aa      	b.n	800ffcc <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800fe76:	68bb      	ldr	r3, [r7, #8]
 800fe78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	f040 8098 	bne.w	800ffb2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	69db      	ldr	r3, [r3, #28]
 800fe86:	1c5a      	adds	r2, r3, #1
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	699b      	ldr	r3, [r3, #24]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d10b      	bne.n	800feac <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800fe94:	68bb      	ldr	r3, [r7, #8]
 800fe96:	095b      	lsrs	r3, r3, #5
 800fe98:	68fa      	ldr	r2, [r7, #12]
 800fe9a:	8912      	ldrh	r2, [r2, #8]
 800fe9c:	4293      	cmp	r3, r2
 800fe9e:	f0c0 8088 	bcc.w	800ffb2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	2200      	movs	r2, #0
 800fea6:	61da      	str	r2, [r3, #28]
 800fea8:	2304      	movs	r3, #4
 800feaa:	e08f      	b.n	800ffcc <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800feac:	68bb      	ldr	r3, [r7, #8]
 800feae:	0a5b      	lsrs	r3, r3, #9
 800feb0:	68fa      	ldr	r2, [r7, #12]
 800feb2:	8952      	ldrh	r2, [r2, #10]
 800feb4:	3a01      	subs	r2, #1
 800feb6:	4013      	ands	r3, r2
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d17a      	bne.n	800ffb2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800febc:	687a      	ldr	r2, [r7, #4]
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	699b      	ldr	r3, [r3, #24]
 800fec2:	4619      	mov	r1, r3
 800fec4:	4610      	mov	r0, r2
 800fec6:	f7ff fc88 	bl	800f7da <get_fat>
 800feca:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800fecc:	697b      	ldr	r3, [r7, #20]
 800fece:	2b01      	cmp	r3, #1
 800fed0:	d801      	bhi.n	800fed6 <dir_next+0x8c>
 800fed2:	2302      	movs	r3, #2
 800fed4:	e07a      	b.n	800ffcc <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800fed6:	697b      	ldr	r3, [r7, #20]
 800fed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fedc:	d101      	bne.n	800fee2 <dir_next+0x98>
 800fede:	2301      	movs	r3, #1
 800fee0:	e074      	b.n	800ffcc <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	699a      	ldr	r2, [r3, #24]
 800fee6:	697b      	ldr	r3, [r7, #20]
 800fee8:	429a      	cmp	r2, r3
 800feea:	d858      	bhi.n	800ff9e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d104      	bne.n	800fefc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	2200      	movs	r2, #0
 800fef6:	61da      	str	r2, [r3, #28]
 800fef8:	2304      	movs	r3, #4
 800fefa:	e067      	b.n	800ffcc <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800fefc:	687a      	ldr	r2, [r7, #4]
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	699b      	ldr	r3, [r3, #24]
 800ff02:	4619      	mov	r1, r3
 800ff04:	4610      	mov	r0, r2
 800ff06:	f7ff fe59 	bl	800fbbc <create_chain>
 800ff0a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d101      	bne.n	800ff16 <dir_next+0xcc>
 800ff12:	2307      	movs	r3, #7
 800ff14:	e05a      	b.n	800ffcc <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	2b01      	cmp	r3, #1
 800ff1a:	d101      	bne.n	800ff20 <dir_next+0xd6>
 800ff1c:	2302      	movs	r3, #2
 800ff1e:	e055      	b.n	800ffcc <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ff20:	697b      	ldr	r3, [r7, #20]
 800ff22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff26:	d101      	bne.n	800ff2c <dir_next+0xe2>
 800ff28:	2301      	movs	r3, #1
 800ff2a:	e04f      	b.n	800ffcc <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ff2c:	68f8      	ldr	r0, [r7, #12]
 800ff2e:	f7ff fb55 	bl	800f5dc <sync_window>
 800ff32:	4603      	mov	r3, r0
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d001      	beq.n	800ff3c <dir_next+0xf2>
 800ff38:	2301      	movs	r3, #1
 800ff3a:	e047      	b.n	800ffcc <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	3334      	adds	r3, #52	; 0x34
 800ff40:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ff44:	2100      	movs	r1, #0
 800ff46:	4618      	mov	r0, r3
 800ff48:	f7ff f97f 	bl	800f24a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ff4c:	2300      	movs	r3, #0
 800ff4e:	613b      	str	r3, [r7, #16]
 800ff50:	6979      	ldr	r1, [r7, #20]
 800ff52:	68f8      	ldr	r0, [r7, #12]
 800ff54:	f7ff fc22 	bl	800f79c <clust2sect>
 800ff58:	4602      	mov	r2, r0
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	631a      	str	r2, [r3, #48]	; 0x30
 800ff5e:	e012      	b.n	800ff86 <dir_next+0x13c>
						fs->wflag = 1;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2201      	movs	r2, #1
 800ff64:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ff66:	68f8      	ldr	r0, [r7, #12]
 800ff68:	f7ff fb38 	bl	800f5dc <sync_window>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d001      	beq.n	800ff76 <dir_next+0x12c>
 800ff72:	2301      	movs	r3, #1
 800ff74:	e02a      	b.n	800ffcc <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ff76:	693b      	ldr	r3, [r7, #16]
 800ff78:	3301      	adds	r3, #1
 800ff7a:	613b      	str	r3, [r7, #16]
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff80:	1c5a      	adds	r2, r3, #1
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	631a      	str	r2, [r3, #48]	; 0x30
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	895b      	ldrh	r3, [r3, #10]
 800ff8a:	461a      	mov	r2, r3
 800ff8c:	693b      	ldr	r3, [r7, #16]
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	d8e6      	bhi.n	800ff60 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	1ad2      	subs	r2, r2, r3
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	697a      	ldr	r2, [r7, #20]
 800ffa2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ffa4:	6979      	ldr	r1, [r7, #20]
 800ffa6:	68f8      	ldr	r0, [r7, #12]
 800ffa8:	f7ff fbf8 	bl	800f79c <clust2sect>
 800ffac:	4602      	mov	r2, r0
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	68ba      	ldr	r2, [r7, #8]
 800ffb6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ffbe:	68bb      	ldr	r3, [r7, #8]
 800ffc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffc4:	441a      	add	r2, r3
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ffca:	2300      	movs	r3, #0
}
 800ffcc:	4618      	mov	r0, r3
 800ffce:	3718      	adds	r7, #24
 800ffd0:	46bd      	mov	sp, r7
 800ffd2:	bd80      	pop	{r7, pc}

0800ffd4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ffd4:	b580      	push	{r7, lr}
 800ffd6:	b086      	sub	sp, #24
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
 800ffdc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ffe4:	2100      	movs	r1, #0
 800ffe6:	6878      	ldr	r0, [r7, #4]
 800ffe8:	f7ff feb4 	bl	800fd54 <dir_sdi>
 800ffec:	4603      	mov	r3, r0
 800ffee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800fff0:	7dfb      	ldrb	r3, [r7, #23]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d12b      	bne.n	801004e <dir_alloc+0x7a>
		n = 0;
 800fff6:	2300      	movs	r3, #0
 800fff8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	69db      	ldr	r3, [r3, #28]
 800fffe:	4619      	mov	r1, r3
 8010000:	68f8      	ldr	r0, [r7, #12]
 8010002:	f7ff fb2f 	bl	800f664 <move_window>
 8010006:	4603      	mov	r3, r0
 8010008:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801000a:	7dfb      	ldrb	r3, [r7, #23]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d11d      	bne.n	801004c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	6a1b      	ldr	r3, [r3, #32]
 8010014:	781b      	ldrb	r3, [r3, #0]
 8010016:	2be5      	cmp	r3, #229	; 0xe5
 8010018:	d004      	beq.n	8010024 <dir_alloc+0x50>
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	6a1b      	ldr	r3, [r3, #32]
 801001e:	781b      	ldrb	r3, [r3, #0]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d107      	bne.n	8010034 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010024:	693b      	ldr	r3, [r7, #16]
 8010026:	3301      	adds	r3, #1
 8010028:	613b      	str	r3, [r7, #16]
 801002a:	693a      	ldr	r2, [r7, #16]
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	429a      	cmp	r2, r3
 8010030:	d102      	bne.n	8010038 <dir_alloc+0x64>
 8010032:	e00c      	b.n	801004e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010034:	2300      	movs	r3, #0
 8010036:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010038:	2101      	movs	r1, #1
 801003a:	6878      	ldr	r0, [r7, #4]
 801003c:	f7ff ff05 	bl	800fe4a <dir_next>
 8010040:	4603      	mov	r3, r0
 8010042:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010044:	7dfb      	ldrb	r3, [r7, #23]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d0d7      	beq.n	800fffa <dir_alloc+0x26>
 801004a:	e000      	b.n	801004e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801004c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801004e:	7dfb      	ldrb	r3, [r7, #23]
 8010050:	2b04      	cmp	r3, #4
 8010052:	d101      	bne.n	8010058 <dir_alloc+0x84>
 8010054:	2307      	movs	r3, #7
 8010056:	75fb      	strb	r3, [r7, #23]
	return res;
 8010058:	7dfb      	ldrb	r3, [r7, #23]
}
 801005a:	4618      	mov	r0, r3
 801005c:	3718      	adds	r7, #24
 801005e:	46bd      	mov	sp, r7
 8010060:	bd80      	pop	{r7, pc}

08010062 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010062:	b580      	push	{r7, lr}
 8010064:	b084      	sub	sp, #16
 8010066:	af00      	add	r7, sp, #0
 8010068:	6078      	str	r0, [r7, #4]
 801006a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	331a      	adds	r3, #26
 8010070:	4618      	mov	r0, r3
 8010072:	f7ff f847 	bl	800f104 <ld_word>
 8010076:	4603      	mov	r3, r0
 8010078:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	781b      	ldrb	r3, [r3, #0]
 801007e:	2b03      	cmp	r3, #3
 8010080:	d109      	bne.n	8010096 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	3314      	adds	r3, #20
 8010086:	4618      	mov	r0, r3
 8010088:	f7ff f83c 	bl	800f104 <ld_word>
 801008c:	4603      	mov	r3, r0
 801008e:	041b      	lsls	r3, r3, #16
 8010090:	68fa      	ldr	r2, [r7, #12]
 8010092:	4313      	orrs	r3, r2
 8010094:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010096:	68fb      	ldr	r3, [r7, #12]
}
 8010098:	4618      	mov	r0, r3
 801009a:	3710      	adds	r7, #16
 801009c:	46bd      	mov	sp, r7
 801009e:	bd80      	pop	{r7, pc}

080100a0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b084      	sub	sp, #16
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	60f8      	str	r0, [r7, #12]
 80100a8:	60b9      	str	r1, [r7, #8]
 80100aa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80100ac:	68bb      	ldr	r3, [r7, #8]
 80100ae:	331a      	adds	r3, #26
 80100b0:	687a      	ldr	r2, [r7, #4]
 80100b2:	b292      	uxth	r2, r2
 80100b4:	4611      	mov	r1, r2
 80100b6:	4618      	mov	r0, r3
 80100b8:	f7ff f85f 	bl	800f17a <st_word>
	if (fs->fs_type == FS_FAT32) {
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	781b      	ldrb	r3, [r3, #0]
 80100c0:	2b03      	cmp	r3, #3
 80100c2:	d109      	bne.n	80100d8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80100c4:	68bb      	ldr	r3, [r7, #8]
 80100c6:	f103 0214 	add.w	r2, r3, #20
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	0c1b      	lsrs	r3, r3, #16
 80100ce:	b29b      	uxth	r3, r3
 80100d0:	4619      	mov	r1, r3
 80100d2:	4610      	mov	r0, r2
 80100d4:	f7ff f851 	bl	800f17a <st_word>
	}
}
 80100d8:	bf00      	nop
 80100da:	3710      	adds	r7, #16
 80100dc:	46bd      	mov	sp, r7
 80100de:	bd80      	pop	{r7, pc}

080100e0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80100e0:	b590      	push	{r4, r7, lr}
 80100e2:	b087      	sub	sp, #28
 80100e4:	af00      	add	r7, sp, #0
 80100e6:	6078      	str	r0, [r7, #4]
 80100e8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	331a      	adds	r3, #26
 80100ee:	4618      	mov	r0, r3
 80100f0:	f7ff f808 	bl	800f104 <ld_word>
 80100f4:	4603      	mov	r3, r0
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d001      	beq.n	80100fe <cmp_lfn+0x1e>
 80100fa:	2300      	movs	r3, #0
 80100fc:	e059      	b.n	80101b2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80100fe:	683b      	ldr	r3, [r7, #0]
 8010100:	781b      	ldrb	r3, [r3, #0]
 8010102:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010106:	1e5a      	subs	r2, r3, #1
 8010108:	4613      	mov	r3, r2
 801010a:	005b      	lsls	r3, r3, #1
 801010c:	4413      	add	r3, r2
 801010e:	009b      	lsls	r3, r3, #2
 8010110:	4413      	add	r3, r2
 8010112:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010114:	2301      	movs	r3, #1
 8010116:	81fb      	strh	r3, [r7, #14]
 8010118:	2300      	movs	r3, #0
 801011a:	613b      	str	r3, [r7, #16]
 801011c:	e033      	b.n	8010186 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801011e:	4a27      	ldr	r2, [pc, #156]	; (80101bc <cmp_lfn+0xdc>)
 8010120:	693b      	ldr	r3, [r7, #16]
 8010122:	4413      	add	r3, r2
 8010124:	781b      	ldrb	r3, [r3, #0]
 8010126:	461a      	mov	r2, r3
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	4413      	add	r3, r2
 801012c:	4618      	mov	r0, r3
 801012e:	f7fe ffe9 	bl	800f104 <ld_word>
 8010132:	4603      	mov	r3, r0
 8010134:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8010136:	89fb      	ldrh	r3, [r7, #14]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d01a      	beq.n	8010172 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 801013c:	697b      	ldr	r3, [r7, #20]
 801013e:	2bfe      	cmp	r3, #254	; 0xfe
 8010140:	d812      	bhi.n	8010168 <cmp_lfn+0x88>
 8010142:	89bb      	ldrh	r3, [r7, #12]
 8010144:	4618      	mov	r0, r3
 8010146:	f002 f9e5 	bl	8012514 <ff_wtoupper>
 801014a:	4603      	mov	r3, r0
 801014c:	461c      	mov	r4, r3
 801014e:	697b      	ldr	r3, [r7, #20]
 8010150:	1c5a      	adds	r2, r3, #1
 8010152:	617a      	str	r2, [r7, #20]
 8010154:	005b      	lsls	r3, r3, #1
 8010156:	687a      	ldr	r2, [r7, #4]
 8010158:	4413      	add	r3, r2
 801015a:	881b      	ldrh	r3, [r3, #0]
 801015c:	4618      	mov	r0, r3
 801015e:	f002 f9d9 	bl	8012514 <ff_wtoupper>
 8010162:	4603      	mov	r3, r0
 8010164:	429c      	cmp	r4, r3
 8010166:	d001      	beq.n	801016c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8010168:	2300      	movs	r3, #0
 801016a:	e022      	b.n	80101b2 <cmp_lfn+0xd2>
			}
			wc = uc;
 801016c:	89bb      	ldrh	r3, [r7, #12]
 801016e:	81fb      	strh	r3, [r7, #14]
 8010170:	e006      	b.n	8010180 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8010172:	89bb      	ldrh	r3, [r7, #12]
 8010174:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010178:	4293      	cmp	r3, r2
 801017a:	d001      	beq.n	8010180 <cmp_lfn+0xa0>
 801017c:	2300      	movs	r3, #0
 801017e:	e018      	b.n	80101b2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010180:	693b      	ldr	r3, [r7, #16]
 8010182:	3301      	adds	r3, #1
 8010184:	613b      	str	r3, [r7, #16]
 8010186:	693b      	ldr	r3, [r7, #16]
 8010188:	2b0c      	cmp	r3, #12
 801018a:	d9c8      	bls.n	801011e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801018c:	683b      	ldr	r3, [r7, #0]
 801018e:	781b      	ldrb	r3, [r3, #0]
 8010190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010194:	2b00      	cmp	r3, #0
 8010196:	d00b      	beq.n	80101b0 <cmp_lfn+0xd0>
 8010198:	89fb      	ldrh	r3, [r7, #14]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d008      	beq.n	80101b0 <cmp_lfn+0xd0>
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	005b      	lsls	r3, r3, #1
 80101a2:	687a      	ldr	r2, [r7, #4]
 80101a4:	4413      	add	r3, r2
 80101a6:	881b      	ldrh	r3, [r3, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d001      	beq.n	80101b0 <cmp_lfn+0xd0>
 80101ac:	2300      	movs	r3, #0
 80101ae:	e000      	b.n	80101b2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80101b0:	2301      	movs	r3, #1
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	371c      	adds	r7, #28
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd90      	pop	{r4, r7, pc}
 80101ba:	bf00      	nop
 80101bc:	08024d0c 	.word	0x08024d0c

080101c0 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b086      	sub	sp, #24
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
 80101c8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	331a      	adds	r3, #26
 80101ce:	4618      	mov	r0, r3
 80101d0:	f7fe ff98 	bl	800f104 <ld_word>
 80101d4:	4603      	mov	r3, r0
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d001      	beq.n	80101de <pick_lfn+0x1e>
 80101da:	2300      	movs	r3, #0
 80101dc:	e04d      	b.n	801027a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	781b      	ldrb	r3, [r3, #0]
 80101e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80101e6:	1e5a      	subs	r2, r3, #1
 80101e8:	4613      	mov	r3, r2
 80101ea:	005b      	lsls	r3, r3, #1
 80101ec:	4413      	add	r3, r2
 80101ee:	009b      	lsls	r3, r3, #2
 80101f0:	4413      	add	r3, r2
 80101f2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80101f4:	2301      	movs	r3, #1
 80101f6:	81fb      	strh	r3, [r7, #14]
 80101f8:	2300      	movs	r3, #0
 80101fa:	613b      	str	r3, [r7, #16]
 80101fc:	e028      	b.n	8010250 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80101fe:	4a21      	ldr	r2, [pc, #132]	; (8010284 <pick_lfn+0xc4>)
 8010200:	693b      	ldr	r3, [r7, #16]
 8010202:	4413      	add	r3, r2
 8010204:	781b      	ldrb	r3, [r3, #0]
 8010206:	461a      	mov	r2, r3
 8010208:	683b      	ldr	r3, [r7, #0]
 801020a:	4413      	add	r3, r2
 801020c:	4618      	mov	r0, r3
 801020e:	f7fe ff79 	bl	800f104 <ld_word>
 8010212:	4603      	mov	r3, r0
 8010214:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8010216:	89fb      	ldrh	r3, [r7, #14]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d00f      	beq.n	801023c <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 801021c:	697b      	ldr	r3, [r7, #20]
 801021e:	2bfe      	cmp	r3, #254	; 0xfe
 8010220:	d901      	bls.n	8010226 <pick_lfn+0x66>
 8010222:	2300      	movs	r3, #0
 8010224:	e029      	b.n	801027a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8010226:	697b      	ldr	r3, [r7, #20]
 8010228:	1c5a      	adds	r2, r3, #1
 801022a:	617a      	str	r2, [r7, #20]
 801022c:	005b      	lsls	r3, r3, #1
 801022e:	687a      	ldr	r2, [r7, #4]
 8010230:	4413      	add	r3, r2
 8010232:	89ba      	ldrh	r2, [r7, #12]
 8010234:	81fa      	strh	r2, [r7, #14]
 8010236:	89fa      	ldrh	r2, [r7, #14]
 8010238:	801a      	strh	r2, [r3, #0]
 801023a:	e006      	b.n	801024a <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801023c:	89bb      	ldrh	r3, [r7, #12]
 801023e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010242:	4293      	cmp	r3, r2
 8010244:	d001      	beq.n	801024a <pick_lfn+0x8a>
 8010246:	2300      	movs	r3, #0
 8010248:	e017      	b.n	801027a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 801024a:	693b      	ldr	r3, [r7, #16]
 801024c:	3301      	adds	r3, #1
 801024e:	613b      	str	r3, [r7, #16]
 8010250:	693b      	ldr	r3, [r7, #16]
 8010252:	2b0c      	cmp	r3, #12
 8010254:	d9d3      	bls.n	80101fe <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8010256:	683b      	ldr	r3, [r7, #0]
 8010258:	781b      	ldrb	r3, [r3, #0]
 801025a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801025e:	2b00      	cmp	r3, #0
 8010260:	d00a      	beq.n	8010278 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	2bfe      	cmp	r3, #254	; 0xfe
 8010266:	d901      	bls.n	801026c <pick_lfn+0xac>
 8010268:	2300      	movs	r3, #0
 801026a:	e006      	b.n	801027a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 801026c:	697b      	ldr	r3, [r7, #20]
 801026e:	005b      	lsls	r3, r3, #1
 8010270:	687a      	ldr	r2, [r7, #4]
 8010272:	4413      	add	r3, r2
 8010274:	2200      	movs	r2, #0
 8010276:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8010278:	2301      	movs	r3, #1
}
 801027a:	4618      	mov	r0, r3
 801027c:	3718      	adds	r7, #24
 801027e:	46bd      	mov	sp, r7
 8010280:	bd80      	pop	{r7, pc}
 8010282:	bf00      	nop
 8010284:	08024d0c 	.word	0x08024d0c

08010288 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010288:	b580      	push	{r7, lr}
 801028a:	b088      	sub	sp, #32
 801028c:	af00      	add	r7, sp, #0
 801028e:	60f8      	str	r0, [r7, #12]
 8010290:	60b9      	str	r1, [r7, #8]
 8010292:	4611      	mov	r1, r2
 8010294:	461a      	mov	r2, r3
 8010296:	460b      	mov	r3, r1
 8010298:	71fb      	strb	r3, [r7, #7]
 801029a:	4613      	mov	r3, r2
 801029c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	330d      	adds	r3, #13
 80102a2:	79ba      	ldrb	r2, [r7, #6]
 80102a4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80102a6:	68bb      	ldr	r3, [r7, #8]
 80102a8:	330b      	adds	r3, #11
 80102aa:	220f      	movs	r2, #15
 80102ac:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	330c      	adds	r3, #12
 80102b2:	2200      	movs	r2, #0
 80102b4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	331a      	adds	r3, #26
 80102ba:	2100      	movs	r1, #0
 80102bc:	4618      	mov	r0, r3
 80102be:	f7fe ff5c 	bl	800f17a <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80102c2:	79fb      	ldrb	r3, [r7, #7]
 80102c4:	1e5a      	subs	r2, r3, #1
 80102c6:	4613      	mov	r3, r2
 80102c8:	005b      	lsls	r3, r3, #1
 80102ca:	4413      	add	r3, r2
 80102cc:	009b      	lsls	r3, r3, #2
 80102ce:	4413      	add	r3, r2
 80102d0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80102d2:	2300      	movs	r3, #0
 80102d4:	82fb      	strh	r3, [r7, #22]
 80102d6:	2300      	movs	r3, #0
 80102d8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80102da:	8afb      	ldrh	r3, [r7, #22]
 80102dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80102e0:	4293      	cmp	r3, r2
 80102e2:	d007      	beq.n	80102f4 <put_lfn+0x6c>
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	1c5a      	adds	r2, r3, #1
 80102e8:	61fa      	str	r2, [r7, #28]
 80102ea:	005b      	lsls	r3, r3, #1
 80102ec:	68fa      	ldr	r2, [r7, #12]
 80102ee:	4413      	add	r3, r2
 80102f0:	881b      	ldrh	r3, [r3, #0]
 80102f2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80102f4:	4a17      	ldr	r2, [pc, #92]	; (8010354 <put_lfn+0xcc>)
 80102f6:	69bb      	ldr	r3, [r7, #24]
 80102f8:	4413      	add	r3, r2
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	461a      	mov	r2, r3
 80102fe:	68bb      	ldr	r3, [r7, #8]
 8010300:	4413      	add	r3, r2
 8010302:	8afa      	ldrh	r2, [r7, #22]
 8010304:	4611      	mov	r1, r2
 8010306:	4618      	mov	r0, r3
 8010308:	f7fe ff37 	bl	800f17a <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801030c:	8afb      	ldrh	r3, [r7, #22]
 801030e:	2b00      	cmp	r3, #0
 8010310:	d102      	bne.n	8010318 <put_lfn+0x90>
 8010312:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010316:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010318:	69bb      	ldr	r3, [r7, #24]
 801031a:	3301      	adds	r3, #1
 801031c:	61bb      	str	r3, [r7, #24]
 801031e:	69bb      	ldr	r3, [r7, #24]
 8010320:	2b0c      	cmp	r3, #12
 8010322:	d9da      	bls.n	80102da <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010324:	8afb      	ldrh	r3, [r7, #22]
 8010326:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801032a:	4293      	cmp	r3, r2
 801032c:	d006      	beq.n	801033c <put_lfn+0xb4>
 801032e:	69fb      	ldr	r3, [r7, #28]
 8010330:	005b      	lsls	r3, r3, #1
 8010332:	68fa      	ldr	r2, [r7, #12]
 8010334:	4413      	add	r3, r2
 8010336:	881b      	ldrh	r3, [r3, #0]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d103      	bne.n	8010344 <put_lfn+0xbc>
 801033c:	79fb      	ldrb	r3, [r7, #7]
 801033e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010342:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010344:	68bb      	ldr	r3, [r7, #8]
 8010346:	79fa      	ldrb	r2, [r7, #7]
 8010348:	701a      	strb	r2, [r3, #0]
}
 801034a:	bf00      	nop
 801034c:	3720      	adds	r7, #32
 801034e:	46bd      	mov	sp, r7
 8010350:	bd80      	pop	{r7, pc}
 8010352:	bf00      	nop
 8010354:	08024d0c 	.word	0x08024d0c

08010358 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010358:	b580      	push	{r7, lr}
 801035a:	b08c      	sub	sp, #48	; 0x30
 801035c:	af00      	add	r7, sp, #0
 801035e:	60f8      	str	r0, [r7, #12]
 8010360:	60b9      	str	r1, [r7, #8]
 8010362:	607a      	str	r2, [r7, #4]
 8010364:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010366:	220b      	movs	r2, #11
 8010368:	68b9      	ldr	r1, [r7, #8]
 801036a:	68f8      	ldr	r0, [r7, #12]
 801036c:	f7fe ff4c 	bl	800f208 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	2b05      	cmp	r3, #5
 8010374:	d929      	bls.n	80103ca <gen_numname+0x72>
		sr = seq;
 8010376:	683b      	ldr	r3, [r7, #0]
 8010378:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801037a:	e020      	b.n	80103be <gen_numname+0x66>
			wc = *lfn++;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	1c9a      	adds	r2, r3, #2
 8010380:	607a      	str	r2, [r7, #4]
 8010382:	881b      	ldrh	r3, [r3, #0]
 8010384:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8010386:	2300      	movs	r3, #0
 8010388:	62bb      	str	r3, [r7, #40]	; 0x28
 801038a:	e015      	b.n	80103b8 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 801038c:	69fb      	ldr	r3, [r7, #28]
 801038e:	005a      	lsls	r2, r3, #1
 8010390:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010392:	f003 0301 	and.w	r3, r3, #1
 8010396:	4413      	add	r3, r2
 8010398:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801039a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801039c:	085b      	lsrs	r3, r3, #1
 801039e:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80103a0:	69fb      	ldr	r3, [r7, #28]
 80103a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d003      	beq.n	80103b2 <gen_numname+0x5a>
 80103aa:	69fa      	ldr	r2, [r7, #28]
 80103ac:	4b30      	ldr	r3, [pc, #192]	; (8010470 <gen_numname+0x118>)
 80103ae:	4053      	eors	r3, r2
 80103b0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80103b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103b4:	3301      	adds	r3, #1
 80103b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80103b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ba:	2b0f      	cmp	r3, #15
 80103bc:	d9e6      	bls.n	801038c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	881b      	ldrh	r3, [r3, #0]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d1da      	bne.n	801037c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80103c6:	69fb      	ldr	r3, [r7, #28]
 80103c8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80103ca:	2307      	movs	r3, #7
 80103cc:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80103ce:	683b      	ldr	r3, [r7, #0]
 80103d0:	b2db      	uxtb	r3, r3
 80103d2:	f003 030f 	and.w	r3, r3, #15
 80103d6:	b2db      	uxtb	r3, r3
 80103d8:	3330      	adds	r3, #48	; 0x30
 80103da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80103de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103e2:	2b39      	cmp	r3, #57	; 0x39
 80103e4:	d904      	bls.n	80103f0 <gen_numname+0x98>
 80103e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103ea:	3307      	adds	r3, #7
 80103ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80103f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103f2:	1e5a      	subs	r2, r3, #1
 80103f4:	62ba      	str	r2, [r7, #40]	; 0x28
 80103f6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80103fa:	4413      	add	r3, r2
 80103fc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8010400:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010404:	683b      	ldr	r3, [r7, #0]
 8010406:	091b      	lsrs	r3, r3, #4
 8010408:	603b      	str	r3, [r7, #0]
	} while (seq);
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d1de      	bne.n	80103ce <gen_numname+0x76>
	ns[i] = '~';
 8010410:	f107 0214 	add.w	r2, r7, #20
 8010414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010416:	4413      	add	r3, r2
 8010418:	227e      	movs	r2, #126	; 0x7e
 801041a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801041c:	2300      	movs	r3, #0
 801041e:	627b      	str	r3, [r7, #36]	; 0x24
 8010420:	e002      	b.n	8010428 <gen_numname+0xd0>
 8010422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010424:	3301      	adds	r3, #1
 8010426:	627b      	str	r3, [r7, #36]	; 0x24
 8010428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801042a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801042c:	429a      	cmp	r2, r3
 801042e:	d205      	bcs.n	801043c <gen_numname+0xe4>
 8010430:	68fa      	ldr	r2, [r7, #12]
 8010432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010434:	4413      	add	r3, r2
 8010436:	781b      	ldrb	r3, [r3, #0]
 8010438:	2b20      	cmp	r3, #32
 801043a:	d1f2      	bne.n	8010422 <gen_numname+0xca>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801043c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801043e:	1c5a      	adds	r2, r3, #1
 8010440:	627a      	str	r2, [r7, #36]	; 0x24
 8010442:	68fa      	ldr	r2, [r7, #12]
 8010444:	441a      	add	r2, r3
 8010446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010448:	2b07      	cmp	r3, #7
 801044a:	d808      	bhi.n	801045e <gen_numname+0x106>
 801044c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801044e:	1c59      	adds	r1, r3, #1
 8010450:	62b9      	str	r1, [r7, #40]	; 0x28
 8010452:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010456:	440b      	add	r3, r1
 8010458:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801045c:	e000      	b.n	8010460 <gen_numname+0x108>
 801045e:	2320      	movs	r3, #32
 8010460:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
 8010462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010464:	2b07      	cmp	r3, #7
 8010466:	d9e9      	bls.n	801043c <gen_numname+0xe4>
}
 8010468:	bf00      	nop
 801046a:	3730      	adds	r7, #48	; 0x30
 801046c:	46bd      	mov	sp, r7
 801046e:	bd80      	pop	{r7, pc}
 8010470:	00011021 	.word	0x00011021

08010474 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010474:	b480      	push	{r7}
 8010476:	b085      	sub	sp, #20
 8010478:	af00      	add	r7, sp, #0
 801047a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 801047c:	2300      	movs	r3, #0
 801047e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010480:	230b      	movs	r3, #11
 8010482:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010484:	7bfb      	ldrb	r3, [r7, #15]
 8010486:	b2da      	uxtb	r2, r3
 8010488:	0852      	lsrs	r2, r2, #1
 801048a:	01db      	lsls	r3, r3, #7
 801048c:	4313      	orrs	r3, r2
 801048e:	b2da      	uxtb	r2, r3
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	1c59      	adds	r1, r3, #1
 8010494:	6079      	str	r1, [r7, #4]
 8010496:	781b      	ldrb	r3, [r3, #0]
 8010498:	4413      	add	r3, r2
 801049a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	3b01      	subs	r3, #1
 80104a0:	60bb      	str	r3, [r7, #8]
 80104a2:	68bb      	ldr	r3, [r7, #8]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1ed      	bne.n	8010484 <sum_sfn+0x10>
	return sum;
 80104a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80104aa:	4618      	mov	r0, r3
 80104ac:	3714      	adds	r7, #20
 80104ae:	46bd      	mov	sp, r7
 80104b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b4:	4770      	bx	lr

080104b6 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80104b6:	b580      	push	{r7, lr}
 80104b8:	b086      	sub	sp, #24
 80104ba:	af00      	add	r7, sp, #0
 80104bc:	6078      	str	r0, [r7, #4]
 80104be:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80104c0:	2304      	movs	r3, #4
 80104c2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 80104ca:	23ff      	movs	r3, #255	; 0xff
 80104cc:	757b      	strb	r3, [r7, #21]
 80104ce:	23ff      	movs	r3, #255	; 0xff
 80104d0:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 80104d2:	e081      	b.n	80105d8 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	69db      	ldr	r3, [r3, #28]
 80104d8:	4619      	mov	r1, r3
 80104da:	6938      	ldr	r0, [r7, #16]
 80104dc:	f7ff f8c2 	bl	800f664 <move_window>
 80104e0:	4603      	mov	r3, r0
 80104e2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80104e4:	7dfb      	ldrb	r3, [r7, #23]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d17c      	bne.n	80105e4 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6a1b      	ldr	r3, [r3, #32]
 80104ee:	781b      	ldrb	r3, [r3, #0]
 80104f0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 80104f2:	7dbb      	ldrb	r3, [r7, #22]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d102      	bne.n	80104fe <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80104f8:	2304      	movs	r3, #4
 80104fa:	75fb      	strb	r3, [r7, #23]
 80104fc:	e077      	b.n	80105ee <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	6a1b      	ldr	r3, [r3, #32]
 8010502:	330b      	adds	r3, #11
 8010504:	781b      	ldrb	r3, [r3, #0]
 8010506:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801050a:	73fb      	strb	r3, [r7, #15]
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	7bfa      	ldrb	r2, [r7, #15]
 8010510:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 8010512:	7dbb      	ldrb	r3, [r7, #22]
 8010514:	2be5      	cmp	r3, #229	; 0xe5
 8010516:	d00e      	beq.n	8010536 <dir_read+0x80>
 8010518:	7dbb      	ldrb	r3, [r7, #22]
 801051a:	2b2e      	cmp	r3, #46	; 0x2e
 801051c:	d00b      	beq.n	8010536 <dir_read+0x80>
 801051e:	7bfb      	ldrb	r3, [r7, #15]
 8010520:	f023 0320 	bic.w	r3, r3, #32
 8010524:	2b08      	cmp	r3, #8
 8010526:	bf0c      	ite	eq
 8010528:	2301      	moveq	r3, #1
 801052a:	2300      	movne	r3, #0
 801052c:	b2db      	uxtb	r3, r3
 801052e:	461a      	mov	r2, r3
 8010530:	683b      	ldr	r3, [r7, #0]
 8010532:	429a      	cmp	r2, r3
 8010534:	d002      	beq.n	801053c <dir_read+0x86>
				ord = 0xFF;
 8010536:	23ff      	movs	r3, #255	; 0xff
 8010538:	757b      	strb	r3, [r7, #21]
 801053a:	e044      	b.n	80105c6 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 801053c:	7bfb      	ldrb	r3, [r7, #15]
 801053e:	2b0f      	cmp	r3, #15
 8010540:	d12f      	bne.n	80105a2 <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8010542:	7dbb      	ldrb	r3, [r7, #22]
 8010544:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010548:	2b00      	cmp	r3, #0
 801054a:	d00d      	beq.n	8010568 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	6a1b      	ldr	r3, [r3, #32]
 8010550:	7b5b      	ldrb	r3, [r3, #13]
 8010552:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8010554:	7dbb      	ldrb	r3, [r7, #22]
 8010556:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801055a:	75bb      	strb	r3, [r7, #22]
 801055c:	7dbb      	ldrb	r3, [r7, #22]
 801055e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	695a      	ldr	r2, [r3, #20]
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8010568:	7dba      	ldrb	r2, [r7, #22]
 801056a:	7d7b      	ldrb	r3, [r7, #21]
 801056c:	429a      	cmp	r2, r3
 801056e:	d115      	bne.n	801059c <dir_read+0xe6>
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	6a1b      	ldr	r3, [r3, #32]
 8010574:	330d      	adds	r3, #13
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	7d3a      	ldrb	r2, [r7, #20]
 801057a:	429a      	cmp	r2, r3
 801057c:	d10e      	bne.n	801059c <dir_read+0xe6>
 801057e:	693b      	ldr	r3, [r7, #16]
 8010580:	68da      	ldr	r2, [r3, #12]
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	6a1b      	ldr	r3, [r3, #32]
 8010586:	4619      	mov	r1, r3
 8010588:	4610      	mov	r0, r2
 801058a:	f7ff fe19 	bl	80101c0 <pick_lfn>
 801058e:	4603      	mov	r3, r0
 8010590:	2b00      	cmp	r3, #0
 8010592:	d003      	beq.n	801059c <dir_read+0xe6>
 8010594:	7d7b      	ldrb	r3, [r7, #21]
 8010596:	3b01      	subs	r3, #1
 8010598:	b2db      	uxtb	r3, r3
 801059a:	e000      	b.n	801059e <dir_read+0xe8>
 801059c:	23ff      	movs	r3, #255	; 0xff
 801059e:	757b      	strb	r3, [r7, #21]
 80105a0:	e011      	b.n	80105c6 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 80105a2:	7d7b      	ldrb	r3, [r7, #21]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d109      	bne.n	80105bc <dir_read+0x106>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	6a1b      	ldr	r3, [r3, #32]
 80105ac:	4618      	mov	r0, r3
 80105ae:	f7ff ff61 	bl	8010474 <sum_sfn>
 80105b2:	4603      	mov	r3, r0
 80105b4:	461a      	mov	r2, r3
 80105b6:	7d3b      	ldrb	r3, [r7, #20]
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d015      	beq.n	80105e8 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f04f 32ff 	mov.w	r2, #4294967295
 80105c2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 80105c4:	e010      	b.n	80105e8 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80105c6:	2100      	movs	r1, #0
 80105c8:	6878      	ldr	r0, [r7, #4]
 80105ca:	f7ff fc3e 	bl	800fe4a <dir_next>
 80105ce:	4603      	mov	r3, r0
 80105d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80105d2:	7dfb      	ldrb	r3, [r7, #23]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d109      	bne.n	80105ec <dir_read+0x136>
	while (dp->sect) {
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	69db      	ldr	r3, [r3, #28]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	f47f af79 	bne.w	80104d4 <dir_read+0x1e>
 80105e2:	e004      	b.n	80105ee <dir_read+0x138>
		if (res != FR_OK) break;
 80105e4:	bf00      	nop
 80105e6:	e002      	b.n	80105ee <dir_read+0x138>
					break;
 80105e8:	bf00      	nop
 80105ea:	e000      	b.n	80105ee <dir_read+0x138>
		if (res != FR_OK) break;
 80105ec:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80105ee:	7dfb      	ldrb	r3, [r7, #23]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d002      	beq.n	80105fa <dir_read+0x144>
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2200      	movs	r2, #0
 80105f8:	61da      	str	r2, [r3, #28]
	return res;
 80105fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80105fc:	4618      	mov	r0, r3
 80105fe:	3718      	adds	r7, #24
 8010600:	46bd      	mov	sp, r7
 8010602:	bd80      	pop	{r7, pc}

08010604 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b086      	sub	sp, #24
 8010608:	af00      	add	r7, sp, #0
 801060a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010612:	2100      	movs	r1, #0
 8010614:	6878      	ldr	r0, [r7, #4]
 8010616:	f7ff fb9d 	bl	800fd54 <dir_sdi>
 801061a:	4603      	mov	r3, r0
 801061c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801061e:	7dfb      	ldrb	r3, [r7, #23]
 8010620:	2b00      	cmp	r3, #0
 8010622:	d001      	beq.n	8010628 <dir_find+0x24>
 8010624:	7dfb      	ldrb	r3, [r7, #23]
 8010626:	e0a9      	b.n	801077c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010628:	23ff      	movs	r3, #255	; 0xff
 801062a:	753b      	strb	r3, [r7, #20]
 801062c:	7d3b      	ldrb	r3, [r7, #20]
 801062e:	757b      	strb	r3, [r7, #21]
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	f04f 32ff 	mov.w	r2, #4294967295
 8010636:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	69db      	ldr	r3, [r3, #28]
 801063c:	4619      	mov	r1, r3
 801063e:	6938      	ldr	r0, [r7, #16]
 8010640:	f7ff f810 	bl	800f664 <move_window>
 8010644:	4603      	mov	r3, r0
 8010646:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010648:	7dfb      	ldrb	r3, [r7, #23]
 801064a:	2b00      	cmp	r3, #0
 801064c:	f040 8090 	bne.w	8010770 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6a1b      	ldr	r3, [r3, #32]
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010658:	7dbb      	ldrb	r3, [r7, #22]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d102      	bne.n	8010664 <dir_find+0x60>
 801065e:	2304      	movs	r3, #4
 8010660:	75fb      	strb	r3, [r7, #23]
 8010662:	e08a      	b.n	801077a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	6a1b      	ldr	r3, [r3, #32]
 8010668:	330b      	adds	r3, #11
 801066a:	781b      	ldrb	r3, [r3, #0]
 801066c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010670:	73fb      	strb	r3, [r7, #15]
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	7bfa      	ldrb	r2, [r7, #15]
 8010676:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8010678:	7dbb      	ldrb	r3, [r7, #22]
 801067a:	2be5      	cmp	r3, #229	; 0xe5
 801067c:	d007      	beq.n	801068e <dir_find+0x8a>
 801067e:	7bfb      	ldrb	r3, [r7, #15]
 8010680:	f003 0308 	and.w	r3, r3, #8
 8010684:	2b00      	cmp	r3, #0
 8010686:	d009      	beq.n	801069c <dir_find+0x98>
 8010688:	7bfb      	ldrb	r3, [r7, #15]
 801068a:	2b0f      	cmp	r3, #15
 801068c:	d006      	beq.n	801069c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801068e:	23ff      	movs	r3, #255	; 0xff
 8010690:	757b      	strb	r3, [r7, #21]
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f04f 32ff 	mov.w	r2, #4294967295
 8010698:	631a      	str	r2, [r3, #48]	; 0x30
 801069a:	e05e      	b.n	801075a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 801069c:	7bfb      	ldrb	r3, [r7, #15]
 801069e:	2b0f      	cmp	r3, #15
 80106a0:	d136      	bne.n	8010710 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80106a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d154      	bne.n	801075a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80106b0:	7dbb      	ldrb	r3, [r7, #22]
 80106b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d00d      	beq.n	80106d6 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	6a1b      	ldr	r3, [r3, #32]
 80106be:	7b5b      	ldrb	r3, [r3, #13]
 80106c0:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80106c2:	7dbb      	ldrb	r3, [r7, #22]
 80106c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106c8:	75bb      	strb	r3, [r7, #22]
 80106ca:	7dbb      	ldrb	r3, [r7, #22]
 80106cc:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	695a      	ldr	r2, [r3, #20]
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80106d6:	7dba      	ldrb	r2, [r7, #22]
 80106d8:	7d7b      	ldrb	r3, [r7, #21]
 80106da:	429a      	cmp	r2, r3
 80106dc:	d115      	bne.n	801070a <dir_find+0x106>
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6a1b      	ldr	r3, [r3, #32]
 80106e2:	330d      	adds	r3, #13
 80106e4:	781b      	ldrb	r3, [r3, #0]
 80106e6:	7d3a      	ldrb	r2, [r7, #20]
 80106e8:	429a      	cmp	r2, r3
 80106ea:	d10e      	bne.n	801070a <dir_find+0x106>
 80106ec:	693b      	ldr	r3, [r7, #16]
 80106ee:	68da      	ldr	r2, [r3, #12]
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6a1b      	ldr	r3, [r3, #32]
 80106f4:	4619      	mov	r1, r3
 80106f6:	4610      	mov	r0, r2
 80106f8:	f7ff fcf2 	bl	80100e0 <cmp_lfn>
 80106fc:	4603      	mov	r3, r0
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d003      	beq.n	801070a <dir_find+0x106>
 8010702:	7d7b      	ldrb	r3, [r7, #21]
 8010704:	3b01      	subs	r3, #1
 8010706:	b2db      	uxtb	r3, r3
 8010708:	e000      	b.n	801070c <dir_find+0x108>
 801070a:	23ff      	movs	r3, #255	; 0xff
 801070c:	757b      	strb	r3, [r7, #21]
 801070e:	e024      	b.n	801075a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010710:	7d7b      	ldrb	r3, [r7, #21]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d109      	bne.n	801072a <dir_find+0x126>
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	6a1b      	ldr	r3, [r3, #32]
 801071a:	4618      	mov	r0, r3
 801071c:	f7ff feaa 	bl	8010474 <sum_sfn>
 8010720:	4603      	mov	r3, r0
 8010722:	461a      	mov	r2, r3
 8010724:	7d3b      	ldrb	r3, [r7, #20]
 8010726:	4293      	cmp	r3, r2
 8010728:	d024      	beq.n	8010774 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010730:	f003 0301 	and.w	r3, r3, #1
 8010734:	2b00      	cmp	r3, #0
 8010736:	d10a      	bne.n	801074e <dir_find+0x14a>
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	6a18      	ldr	r0, [r3, #32]
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	3324      	adds	r3, #36	; 0x24
 8010740:	220b      	movs	r2, #11
 8010742:	4619      	mov	r1, r3
 8010744:	f7fe fd9b 	bl	800f27e <mem_cmp>
 8010748:	4603      	mov	r3, r0
 801074a:	2b00      	cmp	r3, #0
 801074c:	d014      	beq.n	8010778 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801074e:	23ff      	movs	r3, #255	; 0xff
 8010750:	757b      	strb	r3, [r7, #21]
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	f04f 32ff 	mov.w	r2, #4294967295
 8010758:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801075a:	2100      	movs	r1, #0
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f7ff fb74 	bl	800fe4a <dir_next>
 8010762:	4603      	mov	r3, r0
 8010764:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010766:	7dfb      	ldrb	r3, [r7, #23]
 8010768:	2b00      	cmp	r3, #0
 801076a:	f43f af65 	beq.w	8010638 <dir_find+0x34>
 801076e:	e004      	b.n	801077a <dir_find+0x176>
		if (res != FR_OK) break;
 8010770:	bf00      	nop
 8010772:	e002      	b.n	801077a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010774:	bf00      	nop
 8010776:	e000      	b.n	801077a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010778:	bf00      	nop

	return res;
 801077a:	7dfb      	ldrb	r3, [r7, #23]
}
 801077c:	4618      	mov	r0, r3
 801077e:	3718      	adds	r7, #24
 8010780:	46bd      	mov	sp, r7
 8010782:	bd80      	pop	{r7, pc}

08010784 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b08c      	sub	sp, #48	; 0x30
 8010788:	af00      	add	r7, sp, #0
 801078a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	681b      	ldr	r3, [r3, #0]
 8010790:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010798:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 801079c:	2b00      	cmp	r3, #0
 801079e:	d001      	beq.n	80107a4 <dir_register+0x20>
 80107a0:	2306      	movs	r3, #6
 80107a2:	e0e0      	b.n	8010966 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80107a4:	2300      	movs	r3, #0
 80107a6:	627b      	str	r3, [r7, #36]	; 0x24
 80107a8:	e002      	b.n	80107b0 <dir_register+0x2c>
 80107aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ac:	3301      	adds	r3, #1
 80107ae:	627b      	str	r3, [r7, #36]	; 0x24
 80107b0:	69fb      	ldr	r3, [r7, #28]
 80107b2:	68da      	ldr	r2, [r3, #12]
 80107b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107b6:	005b      	lsls	r3, r3, #1
 80107b8:	4413      	add	r3, r2
 80107ba:	881b      	ldrh	r3, [r3, #0]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d1f4      	bne.n	80107aa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80107c6:	f107 030c 	add.w	r3, r7, #12
 80107ca:	220c      	movs	r2, #12
 80107cc:	4618      	mov	r0, r3
 80107ce:	f7fe fd1b 	bl	800f208 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80107d2:	7dfb      	ldrb	r3, [r7, #23]
 80107d4:	f003 0301 	and.w	r3, r3, #1
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d032      	beq.n	8010842 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	2240      	movs	r2, #64	; 0x40
 80107e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80107e4:	2301      	movs	r3, #1
 80107e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80107e8:	e016      	b.n	8010818 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80107f0:	69fb      	ldr	r3, [r7, #28]
 80107f2:	68da      	ldr	r2, [r3, #12]
 80107f4:	f107 010c 	add.w	r1, r7, #12
 80107f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107fa:	f7ff fdad 	bl	8010358 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f7ff ff00 	bl	8010604 <dir_find>
 8010804:	4603      	mov	r3, r0
 8010806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 801080a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801080e:	2b00      	cmp	r3, #0
 8010810:	d106      	bne.n	8010820 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8010812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010814:	3301      	adds	r3, #1
 8010816:	62bb      	str	r3, [r7, #40]	; 0x28
 8010818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801081a:	2b63      	cmp	r3, #99	; 0x63
 801081c:	d9e5      	bls.n	80107ea <dir_register+0x66>
 801081e:	e000      	b.n	8010822 <dir_register+0x9e>
			if (res != FR_OK) break;
 8010820:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8010822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010824:	2b64      	cmp	r3, #100	; 0x64
 8010826:	d101      	bne.n	801082c <dir_register+0xa8>
 8010828:	2307      	movs	r3, #7
 801082a:	e09c      	b.n	8010966 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 801082c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010830:	2b04      	cmp	r3, #4
 8010832:	d002      	beq.n	801083a <dir_register+0xb6>
 8010834:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010838:	e095      	b.n	8010966 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801083a:	7dfa      	ldrb	r2, [r7, #23]
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8010842:	7dfb      	ldrb	r3, [r7, #23]
 8010844:	f003 0302 	and.w	r3, r3, #2
 8010848:	2b00      	cmp	r3, #0
 801084a:	d007      	beq.n	801085c <dir_register+0xd8>
 801084c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801084e:	330c      	adds	r3, #12
 8010850:	4a47      	ldr	r2, [pc, #284]	; (8010970 <dir_register+0x1ec>)
 8010852:	fba2 2303 	umull	r2, r3, r2, r3
 8010856:	089b      	lsrs	r3, r3, #2
 8010858:	3301      	adds	r3, #1
 801085a:	e000      	b.n	801085e <dir_register+0xda>
 801085c:	2301      	movs	r3, #1
 801085e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8010860:	6a39      	ldr	r1, [r7, #32]
 8010862:	6878      	ldr	r0, [r7, #4]
 8010864:	f7ff fbb6 	bl	800ffd4 <dir_alloc>
 8010868:	4603      	mov	r3, r0
 801086a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801086e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010872:	2b00      	cmp	r3, #0
 8010874:	d148      	bne.n	8010908 <dir_register+0x184>
 8010876:	6a3b      	ldr	r3, [r7, #32]
 8010878:	3b01      	subs	r3, #1
 801087a:	623b      	str	r3, [r7, #32]
 801087c:	6a3b      	ldr	r3, [r7, #32]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d042      	beq.n	8010908 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	695a      	ldr	r2, [r3, #20]
 8010886:	6a3b      	ldr	r3, [r7, #32]
 8010888:	015b      	lsls	r3, r3, #5
 801088a:	1ad3      	subs	r3, r2, r3
 801088c:	4619      	mov	r1, r3
 801088e:	6878      	ldr	r0, [r7, #4]
 8010890:	f7ff fa60 	bl	800fd54 <dir_sdi>
 8010894:	4603      	mov	r3, r0
 8010896:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801089a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d132      	bne.n	8010908 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	3324      	adds	r3, #36	; 0x24
 80108a6:	4618      	mov	r0, r3
 80108a8:	f7ff fde4 	bl	8010474 <sum_sfn>
 80108ac:	4603      	mov	r3, r0
 80108ae:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	69db      	ldr	r3, [r3, #28]
 80108b4:	4619      	mov	r1, r3
 80108b6:	69f8      	ldr	r0, [r7, #28]
 80108b8:	f7fe fed4 	bl	800f664 <move_window>
 80108bc:	4603      	mov	r3, r0
 80108be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80108c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d11d      	bne.n	8010906 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80108ca:	69fb      	ldr	r3, [r7, #28]
 80108cc:	68d8      	ldr	r0, [r3, #12]
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	6a19      	ldr	r1, [r3, #32]
 80108d2:	6a3b      	ldr	r3, [r7, #32]
 80108d4:	b2da      	uxtb	r2, r3
 80108d6:	7efb      	ldrb	r3, [r7, #27]
 80108d8:	f7ff fcd6 	bl	8010288 <put_lfn>
				fs->wflag = 1;
 80108dc:	69fb      	ldr	r3, [r7, #28]
 80108de:	2201      	movs	r2, #1
 80108e0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80108e2:	2100      	movs	r1, #0
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f7ff fab0 	bl	800fe4a <dir_next>
 80108ea:	4603      	mov	r3, r0
 80108ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80108f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d107      	bne.n	8010908 <dir_register+0x184>
 80108f8:	6a3b      	ldr	r3, [r7, #32]
 80108fa:	3b01      	subs	r3, #1
 80108fc:	623b      	str	r3, [r7, #32]
 80108fe:	6a3b      	ldr	r3, [r7, #32]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d1d5      	bne.n	80108b0 <dir_register+0x12c>
 8010904:	e000      	b.n	8010908 <dir_register+0x184>
				if (res != FR_OK) break;
 8010906:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010908:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801090c:	2b00      	cmp	r3, #0
 801090e:	d128      	bne.n	8010962 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	69db      	ldr	r3, [r3, #28]
 8010914:	4619      	mov	r1, r3
 8010916:	69f8      	ldr	r0, [r7, #28]
 8010918:	f7fe fea4 	bl	800f664 <move_window>
 801091c:	4603      	mov	r3, r0
 801091e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8010922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010926:	2b00      	cmp	r3, #0
 8010928:	d11b      	bne.n	8010962 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6a1b      	ldr	r3, [r3, #32]
 801092e:	2220      	movs	r2, #32
 8010930:	2100      	movs	r1, #0
 8010932:	4618      	mov	r0, r3
 8010934:	f7fe fc89 	bl	800f24a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	6a18      	ldr	r0, [r3, #32]
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	3324      	adds	r3, #36	; 0x24
 8010940:	220b      	movs	r2, #11
 8010942:	4619      	mov	r1, r3
 8010944:	f7fe fc60 	bl	800f208 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6a1b      	ldr	r3, [r3, #32]
 801094c:	330c      	adds	r3, #12
 801094e:	687a      	ldr	r2, [r7, #4]
 8010950:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8010954:	f002 0218 	and.w	r2, r2, #24
 8010958:	b2d2      	uxtb	r2, r2
 801095a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 801095c:	69fb      	ldr	r3, [r7, #28]
 801095e:	2201      	movs	r2, #1
 8010960:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010962:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010966:	4618      	mov	r0, r3
 8010968:	3730      	adds	r7, #48	; 0x30
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}
 801096e:	bf00      	nop
 8010970:	4ec4ec4f 	.word	0x4ec4ec4f

08010974 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b088      	sub	sp, #32
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
 801097c:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	2200      	movs	r2, #0
 8010988:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	69db      	ldr	r3, [r3, #28]
 801098e:	2b00      	cmp	r3, #0
 8010990:	f000 80c9 	beq.w	8010b26 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010998:	f1b3 3fff 	cmp.w	r3, #4294967295
 801099c:	d032      	beq.n	8010a04 <get_fileinfo+0x90>
			i = j = 0;
 801099e:	2300      	movs	r3, #0
 80109a0:	61bb      	str	r3, [r7, #24]
 80109a2:	69bb      	ldr	r3, [r7, #24]
 80109a4:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80109a6:	e01b      	b.n	80109e0 <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 80109a8:	89fb      	ldrh	r3, [r7, #14]
 80109aa:	2100      	movs	r1, #0
 80109ac:	4618      	mov	r0, r3
 80109ae:	f001 fd75 	bl	801249c <ff_convert>
 80109b2:	4603      	mov	r3, r0
 80109b4:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 80109b6:	89fb      	ldrh	r3, [r7, #14]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d102      	bne.n	80109c2 <get_fileinfo+0x4e>
 80109bc:	2300      	movs	r3, #0
 80109be:	61fb      	str	r3, [r7, #28]
 80109c0:	e01a      	b.n	80109f8 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 80109c2:	69fb      	ldr	r3, [r7, #28]
 80109c4:	2bfe      	cmp	r3, #254	; 0xfe
 80109c6:	d902      	bls.n	80109ce <get_fileinfo+0x5a>
 80109c8:	2300      	movs	r3, #0
 80109ca:	61fb      	str	r3, [r7, #28]
 80109cc:	e014      	b.n	80109f8 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 80109ce:	69fb      	ldr	r3, [r7, #28]
 80109d0:	1c5a      	adds	r2, r3, #1
 80109d2:	61fa      	str	r2, [r7, #28]
 80109d4:	89fa      	ldrh	r2, [r7, #14]
 80109d6:	b2d1      	uxtb	r1, r2
 80109d8:	683a      	ldr	r2, [r7, #0]
 80109da:	4413      	add	r3, r2
 80109dc:	460a      	mov	r2, r1
 80109de:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80109e0:	693b      	ldr	r3, [r7, #16]
 80109e2:	68da      	ldr	r2, [r3, #12]
 80109e4:	69bb      	ldr	r3, [r7, #24]
 80109e6:	1c59      	adds	r1, r3, #1
 80109e8:	61b9      	str	r1, [r7, #24]
 80109ea:	005b      	lsls	r3, r3, #1
 80109ec:	4413      	add	r3, r2
 80109ee:	881b      	ldrh	r3, [r3, #0]
 80109f0:	81fb      	strh	r3, [r7, #14]
 80109f2:	89fb      	ldrh	r3, [r7, #14]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d1d7      	bne.n	80109a8 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 80109f8:	683a      	ldr	r2, [r7, #0]
 80109fa:	69fb      	ldr	r3, [r7, #28]
 80109fc:	4413      	add	r3, r2
 80109fe:	3316      	adds	r3, #22
 8010a00:	2200      	movs	r2, #0
 8010a02:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8010a04:	2300      	movs	r3, #0
 8010a06:	61bb      	str	r3, [r7, #24]
 8010a08:	69bb      	ldr	r3, [r7, #24]
 8010a0a:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8010a0c:	683a      	ldr	r2, [r7, #0]
 8010a0e:	69fb      	ldr	r3, [r7, #28]
 8010a10:	4413      	add	r3, r2
 8010a12:	3316      	adds	r3, #22
 8010a14:	781b      	ldrb	r3, [r3, #0]
 8010a16:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8010a18:	e04c      	b.n	8010ab4 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	6a1a      	ldr	r2, [r3, #32]
 8010a1e:	69fb      	ldr	r3, [r7, #28]
 8010a20:	1c59      	adds	r1, r3, #1
 8010a22:	61f9      	str	r1, [r7, #28]
 8010a24:	4413      	add	r3, r2
 8010a26:	781b      	ldrb	r3, [r3, #0]
 8010a28:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8010a2a:	7dfb      	ldrb	r3, [r7, #23]
 8010a2c:	2b20      	cmp	r3, #32
 8010a2e:	d100      	bne.n	8010a32 <get_fileinfo+0xbe>
 8010a30:	e040      	b.n	8010ab4 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8010a32:	7dfb      	ldrb	r3, [r7, #23]
 8010a34:	2b05      	cmp	r3, #5
 8010a36:	d101      	bne.n	8010a3c <get_fileinfo+0xc8>
 8010a38:	23e5      	movs	r3, #229	; 0xe5
 8010a3a:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8010a3c:	69fb      	ldr	r3, [r7, #28]
 8010a3e:	2b09      	cmp	r3, #9
 8010a40:	d10f      	bne.n	8010a62 <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 8010a42:	89bb      	ldrh	r3, [r7, #12]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d105      	bne.n	8010a54 <get_fileinfo+0xe0>
 8010a48:	683a      	ldr	r2, [r7, #0]
 8010a4a:	69bb      	ldr	r3, [r7, #24]
 8010a4c:	4413      	add	r3, r2
 8010a4e:	3316      	adds	r3, #22
 8010a50:	222e      	movs	r2, #46	; 0x2e
 8010a52:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8010a54:	69bb      	ldr	r3, [r7, #24]
 8010a56:	1c5a      	adds	r2, r3, #1
 8010a58:	61ba      	str	r2, [r7, #24]
 8010a5a:	683a      	ldr	r2, [r7, #0]
 8010a5c:	4413      	add	r3, r2
 8010a5e:	222e      	movs	r2, #46	; 0x2e
 8010a60:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 8010a62:	683a      	ldr	r2, [r7, #0]
 8010a64:	69bb      	ldr	r3, [r7, #24]
 8010a66:	4413      	add	r3, r2
 8010a68:	3309      	adds	r3, #9
 8010a6a:	7dfa      	ldrb	r2, [r7, #23]
 8010a6c:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 8010a6e:	89bb      	ldrh	r3, [r7, #12]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d11c      	bne.n	8010aae <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8010a74:	7dfb      	ldrb	r3, [r7, #23]
 8010a76:	2b40      	cmp	r3, #64	; 0x40
 8010a78:	d913      	bls.n	8010aa2 <get_fileinfo+0x12e>
 8010a7a:	7dfb      	ldrb	r3, [r7, #23]
 8010a7c:	2b5a      	cmp	r3, #90	; 0x5a
 8010a7e:	d810      	bhi.n	8010aa2 <get_fileinfo+0x12e>
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	6a1b      	ldr	r3, [r3, #32]
 8010a84:	330c      	adds	r3, #12
 8010a86:	781b      	ldrb	r3, [r3, #0]
 8010a88:	461a      	mov	r2, r3
 8010a8a:	69fb      	ldr	r3, [r7, #28]
 8010a8c:	2b08      	cmp	r3, #8
 8010a8e:	d901      	bls.n	8010a94 <get_fileinfo+0x120>
 8010a90:	2310      	movs	r3, #16
 8010a92:	e000      	b.n	8010a96 <get_fileinfo+0x122>
 8010a94:	2308      	movs	r3, #8
 8010a96:	4013      	ands	r3, r2
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d002      	beq.n	8010aa2 <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 8010a9c:	7dfb      	ldrb	r3, [r7, #23]
 8010a9e:	3320      	adds	r3, #32
 8010aa0:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 8010aa2:	683a      	ldr	r2, [r7, #0]
 8010aa4:	69bb      	ldr	r3, [r7, #24]
 8010aa6:	4413      	add	r3, r2
 8010aa8:	3316      	adds	r3, #22
 8010aaa:	7dfa      	ldrb	r2, [r7, #23]
 8010aac:	701a      	strb	r2, [r3, #0]
		}
		j++;
 8010aae:	69bb      	ldr	r3, [r7, #24]
 8010ab0:	3301      	adds	r3, #1
 8010ab2:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 8010ab4:	69fb      	ldr	r3, [r7, #28]
 8010ab6:	2b0a      	cmp	r3, #10
 8010ab8:	d9af      	bls.n	8010a1a <get_fileinfo+0xa6>
	}
	if (!lfv) {
 8010aba:	89bb      	ldrh	r3, [r7, #12]
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d10d      	bne.n	8010adc <get_fileinfo+0x168>
		fno->fname[j] = 0;
 8010ac0:	683a      	ldr	r2, [r7, #0]
 8010ac2:	69bb      	ldr	r3, [r7, #24]
 8010ac4:	4413      	add	r3, r2
 8010ac6:	3316      	adds	r3, #22
 8010ac8:	2200      	movs	r2, #0
 8010aca:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	6a1b      	ldr	r3, [r3, #32]
 8010ad0:	330c      	adds	r3, #12
 8010ad2:	781b      	ldrb	r3, [r3, #0]
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d101      	bne.n	8010adc <get_fileinfo+0x168>
 8010ad8:	2300      	movs	r3, #0
 8010ada:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 8010adc:	683a      	ldr	r2, [r7, #0]
 8010ade:	69bb      	ldr	r3, [r7, #24]
 8010ae0:	4413      	add	r3, r2
 8010ae2:	3309      	adds	r3, #9
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6a1b      	ldr	r3, [r3, #32]
 8010aec:	7ada      	ldrb	r2, [r3, #11]
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	6a1b      	ldr	r3, [r3, #32]
 8010af6:	331c      	adds	r3, #28
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fe fb1b 	bl	800f134 <ld_dword>
 8010afe:	4602      	mov	r2, r0
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	6a1b      	ldr	r3, [r3, #32]
 8010b08:	3316      	adds	r3, #22
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	f7fe fb12 	bl	800f134 <ld_dword>
 8010b10:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8010b12:	68bb      	ldr	r3, [r7, #8]
 8010b14:	b29a      	uxth	r2, r3
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	80da      	strh	r2, [r3, #6]
 8010b1a:	68bb      	ldr	r3, [r7, #8]
 8010b1c:	0c1b      	lsrs	r3, r3, #16
 8010b1e:	b29a      	uxth	r2, r3
 8010b20:	683b      	ldr	r3, [r7, #0]
 8010b22:	809a      	strh	r2, [r3, #4]
 8010b24:	e000      	b.n	8010b28 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010b26:	bf00      	nop
}
 8010b28:	3720      	adds	r7, #32
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}
	...

08010b30 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010b30:	b580      	push	{r7, lr}
 8010b32:	b08a      	sub	sp, #40	; 0x28
 8010b34:	af00      	add	r7, sp, #0
 8010b36:	6078      	str	r0, [r7, #4]
 8010b38:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8010b3a:	683b      	ldr	r3, [r7, #0]
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	613b      	str	r3, [r7, #16]
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	68db      	ldr	r3, [r3, #12]
 8010b46:	60fb      	str	r3, [r7, #12]
 8010b48:	2300      	movs	r3, #0
 8010b4a:	617b      	str	r3, [r7, #20]
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8010b50:	69bb      	ldr	r3, [r7, #24]
 8010b52:	1c5a      	adds	r2, r3, #1
 8010b54:	61ba      	str	r2, [r7, #24]
 8010b56:	693a      	ldr	r2, [r7, #16]
 8010b58:	4413      	add	r3, r2
 8010b5a:	781b      	ldrb	r3, [r3, #0]
 8010b5c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8010b5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b60:	2b1f      	cmp	r3, #31
 8010b62:	d940      	bls.n	8010be6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8010b64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b66:	2b2f      	cmp	r3, #47	; 0x2f
 8010b68:	d006      	beq.n	8010b78 <create_name+0x48>
 8010b6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b6c:	2b5c      	cmp	r3, #92	; 0x5c
 8010b6e:	d110      	bne.n	8010b92 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010b70:	e002      	b.n	8010b78 <create_name+0x48>
 8010b72:	69bb      	ldr	r3, [r7, #24]
 8010b74:	3301      	adds	r3, #1
 8010b76:	61bb      	str	r3, [r7, #24]
 8010b78:	693a      	ldr	r2, [r7, #16]
 8010b7a:	69bb      	ldr	r3, [r7, #24]
 8010b7c:	4413      	add	r3, r2
 8010b7e:	781b      	ldrb	r3, [r3, #0]
 8010b80:	2b2f      	cmp	r3, #47	; 0x2f
 8010b82:	d0f6      	beq.n	8010b72 <create_name+0x42>
 8010b84:	693a      	ldr	r2, [r7, #16]
 8010b86:	69bb      	ldr	r3, [r7, #24]
 8010b88:	4413      	add	r3, r2
 8010b8a:	781b      	ldrb	r3, [r3, #0]
 8010b8c:	2b5c      	cmp	r3, #92	; 0x5c
 8010b8e:	d0f0      	beq.n	8010b72 <create_name+0x42>
			break;
 8010b90:	e02a      	b.n	8010be8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8010b92:	697b      	ldr	r3, [r7, #20]
 8010b94:	2bfe      	cmp	r3, #254	; 0xfe
 8010b96:	d901      	bls.n	8010b9c <create_name+0x6c>
 8010b98:	2306      	movs	r3, #6
 8010b9a:	e177      	b.n	8010e8c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8010b9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010b9e:	b2db      	uxtb	r3, r3
 8010ba0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8010ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010ba4:	2101      	movs	r1, #1
 8010ba6:	4618      	mov	r0, r3
 8010ba8:	f001 fc78 	bl	801249c <ff_convert>
 8010bac:	4603      	mov	r3, r0
 8010bae:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8010bb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d101      	bne.n	8010bba <create_name+0x8a>
 8010bb6:	2306      	movs	r3, #6
 8010bb8:	e168      	b.n	8010e8c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8010bba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010bbc:	2b7f      	cmp	r3, #127	; 0x7f
 8010bbe:	d809      	bhi.n	8010bd4 <create_name+0xa4>
 8010bc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010bc2:	4619      	mov	r1, r3
 8010bc4:	48b3      	ldr	r0, [pc, #716]	; (8010e94 <create_name+0x364>)
 8010bc6:	f7fe fb81 	bl	800f2cc <chk_chr>
 8010bca:	4603      	mov	r3, r0
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d001      	beq.n	8010bd4 <create_name+0xa4>
 8010bd0:	2306      	movs	r3, #6
 8010bd2:	e15b      	b.n	8010e8c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	1c5a      	adds	r2, r3, #1
 8010bd8:	617a      	str	r2, [r7, #20]
 8010bda:	005b      	lsls	r3, r3, #1
 8010bdc:	68fa      	ldr	r2, [r7, #12]
 8010bde:	4413      	add	r3, r2
 8010be0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010be2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8010be4:	e7b4      	b.n	8010b50 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8010be6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8010be8:	693a      	ldr	r2, [r7, #16]
 8010bea:	69bb      	ldr	r3, [r7, #24]
 8010bec:	441a      	add	r2, r3
 8010bee:	683b      	ldr	r3, [r7, #0]
 8010bf0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010bf2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010bf4:	2b1f      	cmp	r3, #31
 8010bf6:	d801      	bhi.n	8010bfc <create_name+0xcc>
 8010bf8:	2304      	movs	r3, #4
 8010bfa:	e000      	b.n	8010bfe <create_name+0xce>
 8010bfc:	2300      	movs	r3, #0
 8010bfe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010c02:	e011      	b.n	8010c28 <create_name+0xf8>
		w = lfn[di - 1];
 8010c04:	697a      	ldr	r2, [r7, #20]
 8010c06:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8010c0a:	4413      	add	r3, r2
 8010c0c:	005b      	lsls	r3, r3, #1
 8010c0e:	68fa      	ldr	r2, [r7, #12]
 8010c10:	4413      	add	r3, r2
 8010c12:	881b      	ldrh	r3, [r3, #0]
 8010c14:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8010c16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c18:	2b20      	cmp	r3, #32
 8010c1a:	d002      	beq.n	8010c22 <create_name+0xf2>
 8010c1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010c1e:	2b2e      	cmp	r3, #46	; 0x2e
 8010c20:	d106      	bne.n	8010c30 <create_name+0x100>
		di--;
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	3b01      	subs	r3, #1
 8010c26:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010c28:	697b      	ldr	r3, [r7, #20]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d1ea      	bne.n	8010c04 <create_name+0xd4>
 8010c2e:	e000      	b.n	8010c32 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8010c30:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8010c32:	697b      	ldr	r3, [r7, #20]
 8010c34:	005b      	lsls	r3, r3, #1
 8010c36:	68fa      	ldr	r2, [r7, #12]
 8010c38:	4413      	add	r3, r2
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d101      	bne.n	8010c48 <create_name+0x118>
 8010c44:	2306      	movs	r3, #6
 8010c46:	e121      	b.n	8010e8c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	3324      	adds	r3, #36	; 0x24
 8010c4c:	220b      	movs	r2, #11
 8010c4e:	2120      	movs	r1, #32
 8010c50:	4618      	mov	r0, r3
 8010c52:	f7fe fafa 	bl	800f24a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8010c56:	2300      	movs	r3, #0
 8010c58:	61bb      	str	r3, [r7, #24]
 8010c5a:	e002      	b.n	8010c62 <create_name+0x132>
 8010c5c:	69bb      	ldr	r3, [r7, #24]
 8010c5e:	3301      	adds	r3, #1
 8010c60:	61bb      	str	r3, [r7, #24]
 8010c62:	69bb      	ldr	r3, [r7, #24]
 8010c64:	005b      	lsls	r3, r3, #1
 8010c66:	68fa      	ldr	r2, [r7, #12]
 8010c68:	4413      	add	r3, r2
 8010c6a:	881b      	ldrh	r3, [r3, #0]
 8010c6c:	2b20      	cmp	r3, #32
 8010c6e:	d0f5      	beq.n	8010c5c <create_name+0x12c>
 8010c70:	69bb      	ldr	r3, [r7, #24]
 8010c72:	005b      	lsls	r3, r3, #1
 8010c74:	68fa      	ldr	r2, [r7, #12]
 8010c76:	4413      	add	r3, r2
 8010c78:	881b      	ldrh	r3, [r3, #0]
 8010c7a:	2b2e      	cmp	r3, #46	; 0x2e
 8010c7c:	d0ee      	beq.n	8010c5c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8010c7e:	69bb      	ldr	r3, [r7, #24]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d009      	beq.n	8010c98 <create_name+0x168>
 8010c84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010c88:	f043 0303 	orr.w	r3, r3, #3
 8010c8c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8010c90:	e002      	b.n	8010c98 <create_name+0x168>
 8010c92:	697b      	ldr	r3, [r7, #20]
 8010c94:	3b01      	subs	r3, #1
 8010c96:	617b      	str	r3, [r7, #20]
 8010c98:	697b      	ldr	r3, [r7, #20]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d009      	beq.n	8010cb2 <create_name+0x182>
 8010c9e:	697a      	ldr	r2, [r7, #20]
 8010ca0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8010ca4:	4413      	add	r3, r2
 8010ca6:	005b      	lsls	r3, r3, #1
 8010ca8:	68fa      	ldr	r2, [r7, #12]
 8010caa:	4413      	add	r3, r2
 8010cac:	881b      	ldrh	r3, [r3, #0]
 8010cae:	2b2e      	cmp	r3, #46	; 0x2e
 8010cb0:	d1ef      	bne.n	8010c92 <create_name+0x162>

	i = b = 0; ni = 8;
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010cb8:	2300      	movs	r3, #0
 8010cba:	623b      	str	r3, [r7, #32]
 8010cbc:	2308      	movs	r3, #8
 8010cbe:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8010cc0:	69bb      	ldr	r3, [r7, #24]
 8010cc2:	1c5a      	adds	r2, r3, #1
 8010cc4:	61ba      	str	r2, [r7, #24]
 8010cc6:	005b      	lsls	r3, r3, #1
 8010cc8:	68fa      	ldr	r2, [r7, #12]
 8010cca:	4413      	add	r3, r2
 8010ccc:	881b      	ldrh	r3, [r3, #0]
 8010cce:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8010cd0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	f000 8090 	beq.w	8010df8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8010cd8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010cda:	2b20      	cmp	r3, #32
 8010cdc:	d006      	beq.n	8010cec <create_name+0x1bc>
 8010cde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010ce0:	2b2e      	cmp	r3, #46	; 0x2e
 8010ce2:	d10a      	bne.n	8010cfa <create_name+0x1ca>
 8010ce4:	69ba      	ldr	r2, [r7, #24]
 8010ce6:	697b      	ldr	r3, [r7, #20]
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	d006      	beq.n	8010cfa <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8010cec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010cf0:	f043 0303 	orr.w	r3, r3, #3
 8010cf4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010cf8:	e07d      	b.n	8010df6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8010cfa:	6a3a      	ldr	r2, [r7, #32]
 8010cfc:	69fb      	ldr	r3, [r7, #28]
 8010cfe:	429a      	cmp	r2, r3
 8010d00:	d203      	bcs.n	8010d0a <create_name+0x1da>
 8010d02:	69ba      	ldr	r2, [r7, #24]
 8010d04:	697b      	ldr	r3, [r7, #20]
 8010d06:	429a      	cmp	r2, r3
 8010d08:	d123      	bne.n	8010d52 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8010d0a:	69fb      	ldr	r3, [r7, #28]
 8010d0c:	2b0b      	cmp	r3, #11
 8010d0e:	d106      	bne.n	8010d1e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8010d10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010d14:	f043 0303 	orr.w	r3, r3, #3
 8010d18:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010d1c:	e06f      	b.n	8010dfe <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8010d1e:	69ba      	ldr	r2, [r7, #24]
 8010d20:	697b      	ldr	r3, [r7, #20]
 8010d22:	429a      	cmp	r2, r3
 8010d24:	d005      	beq.n	8010d32 <create_name+0x202>
 8010d26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010d2a:	f043 0303 	orr.w	r3, r3, #3
 8010d2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 8010d32:	69ba      	ldr	r2, [r7, #24]
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	429a      	cmp	r2, r3
 8010d38:	d860      	bhi.n	8010dfc <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8010d3a:	697b      	ldr	r3, [r7, #20]
 8010d3c:	61bb      	str	r3, [r7, #24]
 8010d3e:	2308      	movs	r3, #8
 8010d40:	623b      	str	r3, [r7, #32]
 8010d42:	230b      	movs	r3, #11
 8010d44:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8010d46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010d4a:	009b      	lsls	r3, r3, #2
 8010d4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010d50:	e051      	b.n	8010df6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8010d52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d54:	2b7f      	cmp	r3, #127	; 0x7f
 8010d56:	d914      	bls.n	8010d82 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8010d58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d5a:	2100      	movs	r1, #0
 8010d5c:	4618      	mov	r0, r3
 8010d5e:	f001 fb9d 	bl	801249c <ff_convert>
 8010d62:	4603      	mov	r3, r0
 8010d64:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8010d66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d004      	beq.n	8010d76 <create_name+0x246>
 8010d6c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d6e:	3b80      	subs	r3, #128	; 0x80
 8010d70:	4a49      	ldr	r2, [pc, #292]	; (8010e98 <create_name+0x368>)
 8010d72:	5cd3      	ldrb	r3, [r2, r3]
 8010d74:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8010d76:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010d7a:	f043 0302 	orr.w	r3, r3, #2
 8010d7e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8010d82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d007      	beq.n	8010d98 <create_name+0x268>
 8010d88:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010d8a:	4619      	mov	r1, r3
 8010d8c:	4843      	ldr	r0, [pc, #268]	; (8010e9c <create_name+0x36c>)
 8010d8e:	f7fe fa9d 	bl	800f2cc <chk_chr>
 8010d92:	4603      	mov	r3, r0
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d008      	beq.n	8010daa <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8010d98:	235f      	movs	r3, #95	; 0x5f
 8010d9a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010da0:	f043 0303 	orr.w	r3, r3, #3
 8010da4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010da8:	e01b      	b.n	8010de2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8010daa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010dac:	2b40      	cmp	r3, #64	; 0x40
 8010dae:	d909      	bls.n	8010dc4 <create_name+0x294>
 8010db0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010db2:	2b5a      	cmp	r3, #90	; 0x5a
 8010db4:	d806      	bhi.n	8010dc4 <create_name+0x294>
					b |= 2;
 8010db6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010dba:	f043 0302 	orr.w	r3, r3, #2
 8010dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010dc2:	e00e      	b.n	8010de2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8010dc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010dc6:	2b60      	cmp	r3, #96	; 0x60
 8010dc8:	d90b      	bls.n	8010de2 <create_name+0x2b2>
 8010dca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010dcc:	2b7a      	cmp	r3, #122	; 0x7a
 8010dce:	d808      	bhi.n	8010de2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8010dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010dd4:	f043 0301 	orr.w	r3, r3, #1
 8010dd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010ddc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010dde:	3b20      	subs	r3, #32
 8010de0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8010de2:	6a3b      	ldr	r3, [r7, #32]
 8010de4:	1c5a      	adds	r2, r3, #1
 8010de6:	623a      	str	r2, [r7, #32]
 8010de8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8010dea:	b2d1      	uxtb	r1, r2
 8010dec:	687a      	ldr	r2, [r7, #4]
 8010dee:	4413      	add	r3, r2
 8010df0:	460a      	mov	r2, r1
 8010df2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8010df6:	e763      	b.n	8010cc0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8010df8:	bf00      	nop
 8010dfa:	e000      	b.n	8010dfe <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8010dfc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010e04:	2be5      	cmp	r3, #229	; 0xe5
 8010e06:	d103      	bne.n	8010e10 <create_name+0x2e0>
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2205      	movs	r2, #5
 8010e0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8010e10:	69fb      	ldr	r3, [r7, #28]
 8010e12:	2b08      	cmp	r3, #8
 8010e14:	d104      	bne.n	8010e20 <create_name+0x2f0>
 8010e16:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e1a:	009b      	lsls	r3, r3, #2
 8010e1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8010e20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e24:	f003 030c 	and.w	r3, r3, #12
 8010e28:	2b0c      	cmp	r3, #12
 8010e2a:	d005      	beq.n	8010e38 <create_name+0x308>
 8010e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e30:	f003 0303 	and.w	r3, r3, #3
 8010e34:	2b03      	cmp	r3, #3
 8010e36:	d105      	bne.n	8010e44 <create_name+0x314>
 8010e38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010e3c:	f043 0302 	orr.w	r3, r3, #2
 8010e40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8010e44:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010e48:	f003 0302 	and.w	r3, r3, #2
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d117      	bne.n	8010e80 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8010e50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e54:	f003 0303 	and.w	r3, r3, #3
 8010e58:	2b01      	cmp	r3, #1
 8010e5a:	d105      	bne.n	8010e68 <create_name+0x338>
 8010e5c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010e60:	f043 0310 	orr.w	r3, r3, #16
 8010e64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8010e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e6c:	f003 030c 	and.w	r3, r3, #12
 8010e70:	2b04      	cmp	r3, #4
 8010e72:	d105      	bne.n	8010e80 <create_name+0x350>
 8010e74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010e78:	f043 0308 	orr.w	r3, r3, #8
 8010e7c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8010e86:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8010e8a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8010e8c:	4618      	mov	r0, r3
 8010e8e:	3728      	adds	r7, #40	; 0x28
 8010e90:	46bd      	mov	sp, r7
 8010e92:	bd80      	pop	{r7, pc}
 8010e94:	08020c7c 	.word	0x08020c7c
 8010e98:	08024c8c 	.word	0x08024c8c
 8010e9c:	08020c88 	.word	0x08020c88

08010ea0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b086      	sub	sp, #24
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
 8010ea8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010eae:	693b      	ldr	r3, [r7, #16]
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010eb4:	e002      	b.n	8010ebc <follow_path+0x1c>
 8010eb6:	683b      	ldr	r3, [r7, #0]
 8010eb8:	3301      	adds	r3, #1
 8010eba:	603b      	str	r3, [r7, #0]
 8010ebc:	683b      	ldr	r3, [r7, #0]
 8010ebe:	781b      	ldrb	r3, [r3, #0]
 8010ec0:	2b2f      	cmp	r3, #47	; 0x2f
 8010ec2:	d0f8      	beq.n	8010eb6 <follow_path+0x16>
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	781b      	ldrb	r3, [r3, #0]
 8010ec8:	2b5c      	cmp	r3, #92	; 0x5c
 8010eca:	d0f4      	beq.n	8010eb6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8010ecc:	693b      	ldr	r3, [r7, #16]
 8010ece:	2200      	movs	r2, #0
 8010ed0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	781b      	ldrb	r3, [r3, #0]
 8010ed6:	2b1f      	cmp	r3, #31
 8010ed8:	d80a      	bhi.n	8010ef0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2280      	movs	r2, #128	; 0x80
 8010ede:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010ee2:	2100      	movs	r1, #0
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f7fe ff35 	bl	800fd54 <dir_sdi>
 8010eea:	4603      	mov	r3, r0
 8010eec:	75fb      	strb	r3, [r7, #23]
 8010eee:	e043      	b.n	8010f78 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010ef0:	463b      	mov	r3, r7
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f7ff fe1b 	bl	8010b30 <create_name>
 8010efa:	4603      	mov	r3, r0
 8010efc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010efe:	7dfb      	ldrb	r3, [r7, #23]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d134      	bne.n	8010f6e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010f04:	6878      	ldr	r0, [r7, #4]
 8010f06:	f7ff fb7d 	bl	8010604 <dir_find>
 8010f0a:	4603      	mov	r3, r0
 8010f0c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010f14:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010f16:	7dfb      	ldrb	r3, [r7, #23]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d00a      	beq.n	8010f32 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010f1c:	7dfb      	ldrb	r3, [r7, #23]
 8010f1e:	2b04      	cmp	r3, #4
 8010f20:	d127      	bne.n	8010f72 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010f22:	7afb      	ldrb	r3, [r7, #11]
 8010f24:	f003 0304 	and.w	r3, r3, #4
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d122      	bne.n	8010f72 <follow_path+0xd2>
 8010f2c:	2305      	movs	r3, #5
 8010f2e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010f30:	e01f      	b.n	8010f72 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010f32:	7afb      	ldrb	r3, [r7, #11]
 8010f34:	f003 0304 	and.w	r3, r3, #4
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d11c      	bne.n	8010f76 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010f3c:	693b      	ldr	r3, [r7, #16]
 8010f3e:	799b      	ldrb	r3, [r3, #6]
 8010f40:	f003 0310 	and.w	r3, r3, #16
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d102      	bne.n	8010f4e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8010f48:	2305      	movs	r3, #5
 8010f4a:	75fb      	strb	r3, [r7, #23]
 8010f4c:	e014      	b.n	8010f78 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	695b      	ldr	r3, [r3, #20]
 8010f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f5c:	4413      	add	r3, r2
 8010f5e:	4619      	mov	r1, r3
 8010f60:	68f8      	ldr	r0, [r7, #12]
 8010f62:	f7ff f87e 	bl	8010062 <ld_clust>
 8010f66:	4602      	mov	r2, r0
 8010f68:	693b      	ldr	r3, [r7, #16]
 8010f6a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010f6c:	e7c0      	b.n	8010ef0 <follow_path+0x50>
			if (res != FR_OK) break;
 8010f6e:	bf00      	nop
 8010f70:	e002      	b.n	8010f78 <follow_path+0xd8>
				break;
 8010f72:	bf00      	nop
 8010f74:	e000      	b.n	8010f78 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010f76:	bf00      	nop
			}
		}
	}

	return res;
 8010f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3718      	adds	r7, #24
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}

08010f82 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010f82:	b480      	push	{r7}
 8010f84:	b087      	sub	sp, #28
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8010f8e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d031      	beq.n	8010ffc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	617b      	str	r3, [r7, #20]
 8010f9e:	e002      	b.n	8010fa6 <get_ldnumber+0x24>
 8010fa0:	697b      	ldr	r3, [r7, #20]
 8010fa2:	3301      	adds	r3, #1
 8010fa4:	617b      	str	r3, [r7, #20]
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	781b      	ldrb	r3, [r3, #0]
 8010faa:	2b1f      	cmp	r3, #31
 8010fac:	d903      	bls.n	8010fb6 <get_ldnumber+0x34>
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	781b      	ldrb	r3, [r3, #0]
 8010fb2:	2b3a      	cmp	r3, #58	; 0x3a
 8010fb4:	d1f4      	bne.n	8010fa0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010fb6:	697b      	ldr	r3, [r7, #20]
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	2b3a      	cmp	r3, #58	; 0x3a
 8010fbc:	d11c      	bne.n	8010ff8 <get_ldnumber+0x76>
			tp = *path;
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	1c5a      	adds	r2, r3, #1
 8010fc8:	60fa      	str	r2, [r7, #12]
 8010fca:	781b      	ldrb	r3, [r3, #0]
 8010fcc:	3b30      	subs	r3, #48	; 0x30
 8010fce:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010fd0:	68bb      	ldr	r3, [r7, #8]
 8010fd2:	2b09      	cmp	r3, #9
 8010fd4:	d80e      	bhi.n	8010ff4 <get_ldnumber+0x72>
 8010fd6:	68fa      	ldr	r2, [r7, #12]
 8010fd8:	697b      	ldr	r3, [r7, #20]
 8010fda:	429a      	cmp	r2, r3
 8010fdc:	d10a      	bne.n	8010ff4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010fde:	68bb      	ldr	r3, [r7, #8]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d107      	bne.n	8010ff4 <get_ldnumber+0x72>
					vol = (int)i;
 8010fe4:	68bb      	ldr	r3, [r7, #8]
 8010fe6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010fe8:	697b      	ldr	r3, [r7, #20]
 8010fea:	3301      	adds	r3, #1
 8010fec:	617b      	str	r3, [r7, #20]
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	697a      	ldr	r2, [r7, #20]
 8010ff2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010ff4:	693b      	ldr	r3, [r7, #16]
 8010ff6:	e002      	b.n	8010ffe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010ffc:	693b      	ldr	r3, [r7, #16]
}
 8010ffe:	4618      	mov	r0, r3
 8011000:	371c      	adds	r7, #28
 8011002:	46bd      	mov	sp, r7
 8011004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011008:	4770      	bx	lr
	...

0801100c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801100c:	b580      	push	{r7, lr}
 801100e:	b082      	sub	sp, #8
 8011010:	af00      	add	r7, sp, #0
 8011012:	6078      	str	r0, [r7, #4]
 8011014:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	2200      	movs	r2, #0
 801101a:	70da      	strb	r2, [r3, #3]
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	f04f 32ff 	mov.w	r2, #4294967295
 8011022:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011024:	6839      	ldr	r1, [r7, #0]
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f7fe fb1c 	bl	800f664 <move_window>
 801102c:	4603      	mov	r3, r0
 801102e:	2b00      	cmp	r3, #0
 8011030:	d001      	beq.n	8011036 <check_fs+0x2a>
 8011032:	2304      	movs	r3, #4
 8011034:	e038      	b.n	80110a8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	3334      	adds	r3, #52	; 0x34
 801103a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801103e:	4618      	mov	r0, r3
 8011040:	f7fe f860 	bl	800f104 <ld_word>
 8011044:	4603      	mov	r3, r0
 8011046:	461a      	mov	r2, r3
 8011048:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801104c:	429a      	cmp	r2, r3
 801104e:	d001      	beq.n	8011054 <check_fs+0x48>
 8011050:	2303      	movs	r3, #3
 8011052:	e029      	b.n	80110a8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801105a:	2be9      	cmp	r3, #233	; 0xe9
 801105c:	d009      	beq.n	8011072 <check_fs+0x66>
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011064:	2beb      	cmp	r3, #235	; 0xeb
 8011066:	d11e      	bne.n	80110a6 <check_fs+0x9a>
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801106e:	2b90      	cmp	r3, #144	; 0x90
 8011070:	d119      	bne.n	80110a6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	3334      	adds	r3, #52	; 0x34
 8011076:	3336      	adds	r3, #54	; 0x36
 8011078:	4618      	mov	r0, r3
 801107a:	f7fe f85b 	bl	800f134 <ld_dword>
 801107e:	4603      	mov	r3, r0
 8011080:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011084:	4a0a      	ldr	r2, [pc, #40]	; (80110b0 <check_fs+0xa4>)
 8011086:	4293      	cmp	r3, r2
 8011088:	d101      	bne.n	801108e <check_fs+0x82>
 801108a:	2300      	movs	r3, #0
 801108c:	e00c      	b.n	80110a8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	3334      	adds	r3, #52	; 0x34
 8011092:	3352      	adds	r3, #82	; 0x52
 8011094:	4618      	mov	r0, r3
 8011096:	f7fe f84d 	bl	800f134 <ld_dword>
 801109a:	4602      	mov	r2, r0
 801109c:	4b05      	ldr	r3, [pc, #20]	; (80110b4 <check_fs+0xa8>)
 801109e:	429a      	cmp	r2, r3
 80110a0:	d101      	bne.n	80110a6 <check_fs+0x9a>
 80110a2:	2300      	movs	r3, #0
 80110a4:	e000      	b.n	80110a8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80110a6:	2302      	movs	r3, #2
}
 80110a8:	4618      	mov	r0, r3
 80110aa:	3708      	adds	r7, #8
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	00544146 	.word	0x00544146
 80110b4:	33544146 	.word	0x33544146

080110b8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b096      	sub	sp, #88	; 0x58
 80110bc:	af00      	add	r7, sp, #0
 80110be:	60f8      	str	r0, [r7, #12]
 80110c0:	60b9      	str	r1, [r7, #8]
 80110c2:	4613      	mov	r3, r2
 80110c4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80110c6:	68bb      	ldr	r3, [r7, #8]
 80110c8:	2200      	movs	r2, #0
 80110ca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80110cc:	68f8      	ldr	r0, [r7, #12]
 80110ce:	f7ff ff58 	bl	8010f82 <get_ldnumber>
 80110d2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80110d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	da01      	bge.n	80110de <find_volume+0x26>
 80110da:	230b      	movs	r3, #11
 80110dc:	e231      	b.n	8011542 <find_volume+0x48a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80110de:	4aa8      	ldr	r2, [pc, #672]	; (8011380 <find_volume+0x2c8>)
 80110e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80110e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80110e6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80110e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d101      	bne.n	80110f2 <find_volume+0x3a>
 80110ee:	230c      	movs	r3, #12
 80110f0:	e227      	b.n	8011542 <find_volume+0x48a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80110f2:	68bb      	ldr	r3, [r7, #8]
 80110f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80110f6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80110f8:	79fb      	ldrb	r3, [r7, #7]
 80110fa:	f023 0301 	bic.w	r3, r3, #1
 80110fe:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011102:	781b      	ldrb	r3, [r3, #0]
 8011104:	2b00      	cmp	r3, #0
 8011106:	d01a      	beq.n	801113e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8011108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801110a:	785b      	ldrb	r3, [r3, #1]
 801110c:	4618      	mov	r0, r3
 801110e:	f7fd ff5b 	bl	800efc8 <disk_status>
 8011112:	4603      	mov	r3, r0
 8011114:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011118:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801111c:	f003 0301 	and.w	r3, r3, #1
 8011120:	2b00      	cmp	r3, #0
 8011122:	d10c      	bne.n	801113e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011124:	79fb      	ldrb	r3, [r7, #7]
 8011126:	2b00      	cmp	r3, #0
 8011128:	d007      	beq.n	801113a <find_volume+0x82>
 801112a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801112e:	f003 0304 	and.w	r3, r3, #4
 8011132:	2b00      	cmp	r3, #0
 8011134:	d001      	beq.n	801113a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8011136:	230a      	movs	r3, #10
 8011138:	e203      	b.n	8011542 <find_volume+0x48a>
			}
			return FR_OK;				/* The file system object is valid */
 801113a:	2300      	movs	r3, #0
 801113c:	e201      	b.n	8011542 <find_volume+0x48a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801113e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011140:	2200      	movs	r2, #0
 8011142:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011146:	b2da      	uxtb	r2, r3
 8011148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801114a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801114c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801114e:	785b      	ldrb	r3, [r3, #1]
 8011150:	4618      	mov	r0, r3
 8011152:	f7fd ff53 	bl	800effc <disk_initialize>
 8011156:	4603      	mov	r3, r0
 8011158:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801115c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011160:	f003 0301 	and.w	r3, r3, #1
 8011164:	2b00      	cmp	r3, #0
 8011166:	d001      	beq.n	801116c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011168:	2303      	movs	r3, #3
 801116a:	e1ea      	b.n	8011542 <find_volume+0x48a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801116c:	79fb      	ldrb	r3, [r7, #7]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d007      	beq.n	8011182 <find_volume+0xca>
 8011172:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011176:	f003 0304 	and.w	r3, r3, #4
 801117a:	2b00      	cmp	r3, #0
 801117c:	d001      	beq.n	8011182 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801117e:	230a      	movs	r3, #10
 8011180:	e1df      	b.n	8011542 <find_volume+0x48a>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011182:	2300      	movs	r3, #0
 8011184:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011186:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011188:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801118a:	f7ff ff3f 	bl	801100c <check_fs>
 801118e:	4603      	mov	r3, r0
 8011190:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011194:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011198:	2b02      	cmp	r3, #2
 801119a:	d14b      	bne.n	8011234 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801119c:	2300      	movs	r3, #0
 801119e:	643b      	str	r3, [r7, #64]	; 0x40
 80111a0:	e01f      	b.n	80111e2 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80111a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111a4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80111a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111aa:	011b      	lsls	r3, r3, #4
 80111ac:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80111b0:	4413      	add	r3, r2
 80111b2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80111b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111b6:	3304      	adds	r3, #4
 80111b8:	781b      	ldrb	r3, [r3, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d006      	beq.n	80111cc <find_volume+0x114>
 80111be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111c0:	3308      	adds	r3, #8
 80111c2:	4618      	mov	r0, r3
 80111c4:	f7fd ffb6 	bl	800f134 <ld_dword>
 80111c8:	4602      	mov	r2, r0
 80111ca:	e000      	b.n	80111ce <find_volume+0x116>
 80111cc:	2200      	movs	r2, #0
 80111ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111d0:	009b      	lsls	r3, r3, #2
 80111d2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80111d6:	440b      	add	r3, r1
 80111d8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80111dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111de:	3301      	adds	r3, #1
 80111e0:	643b      	str	r3, [r7, #64]	; 0x40
 80111e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111e4:	2b03      	cmp	r3, #3
 80111e6:	d9dc      	bls.n	80111a2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80111e8:	2300      	movs	r3, #0
 80111ea:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80111ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d002      	beq.n	80111f8 <find_volume+0x140>
 80111f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111f4:	3b01      	subs	r3, #1
 80111f6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80111f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80111fa:	009b      	lsls	r3, r3, #2
 80111fc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8011200:	4413      	add	r3, r2
 8011202:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011206:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011208:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801120a:	2b00      	cmp	r3, #0
 801120c:	d005      	beq.n	801121a <find_volume+0x162>
 801120e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011210:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011212:	f7ff fefb 	bl	801100c <check_fs>
 8011216:	4603      	mov	r3, r0
 8011218:	e000      	b.n	801121c <find_volume+0x164>
 801121a:	2303      	movs	r3, #3
 801121c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011220:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011224:	2b01      	cmp	r3, #1
 8011226:	d905      	bls.n	8011234 <find_volume+0x17c>
 8011228:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801122a:	3301      	adds	r3, #1
 801122c:	643b      	str	r3, [r7, #64]	; 0x40
 801122e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011230:	2b03      	cmp	r3, #3
 8011232:	d9e1      	bls.n	80111f8 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011234:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011238:	2b04      	cmp	r3, #4
 801123a:	d101      	bne.n	8011240 <find_volume+0x188>
 801123c:	2301      	movs	r3, #1
 801123e:	e180      	b.n	8011542 <find_volume+0x48a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011240:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011244:	2b01      	cmp	r3, #1
 8011246:	d901      	bls.n	801124c <find_volume+0x194>
 8011248:	230d      	movs	r3, #13
 801124a:	e17a      	b.n	8011542 <find_volume+0x48a>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801124c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801124e:	3334      	adds	r3, #52	; 0x34
 8011250:	330b      	adds	r3, #11
 8011252:	4618      	mov	r0, r3
 8011254:	f7fd ff56 	bl	800f104 <ld_word>
 8011258:	4603      	mov	r3, r0
 801125a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801125e:	d001      	beq.n	8011264 <find_volume+0x1ac>
 8011260:	230d      	movs	r3, #13
 8011262:	e16e      	b.n	8011542 <find_volume+0x48a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011266:	3334      	adds	r3, #52	; 0x34
 8011268:	3316      	adds	r3, #22
 801126a:	4618      	mov	r0, r3
 801126c:	f7fd ff4a 	bl	800f104 <ld_word>
 8011270:	4603      	mov	r3, r0
 8011272:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011276:	2b00      	cmp	r3, #0
 8011278:	d106      	bne.n	8011288 <find_volume+0x1d0>
 801127a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801127c:	3334      	adds	r3, #52	; 0x34
 801127e:	3324      	adds	r3, #36	; 0x24
 8011280:	4618      	mov	r0, r3
 8011282:	f7fd ff57 	bl	800f134 <ld_dword>
 8011286:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8011288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801128a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801128c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801128e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011290:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8011294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011296:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801129a:	789b      	ldrb	r3, [r3, #2]
 801129c:	2b01      	cmp	r3, #1
 801129e:	d005      	beq.n	80112ac <find_volume+0x1f4>
 80112a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a2:	789b      	ldrb	r3, [r3, #2]
 80112a4:	2b02      	cmp	r3, #2
 80112a6:	d001      	beq.n	80112ac <find_volume+0x1f4>
 80112a8:	230d      	movs	r3, #13
 80112aa:	e14a      	b.n	8011542 <find_volume+0x48a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80112ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112ae:	789b      	ldrb	r3, [r3, #2]
 80112b0:	461a      	mov	r2, r3
 80112b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80112b4:	fb02 f303 	mul.w	r3, r2, r3
 80112b8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80112ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80112c0:	b29a      	uxth	r2, r3
 80112c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80112c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c8:	895b      	ldrh	r3, [r3, #10]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d008      	beq.n	80112e0 <find_volume+0x228>
 80112ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112d0:	895b      	ldrh	r3, [r3, #10]
 80112d2:	461a      	mov	r2, r3
 80112d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112d6:	895b      	ldrh	r3, [r3, #10]
 80112d8:	3b01      	subs	r3, #1
 80112da:	4013      	ands	r3, r2
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d001      	beq.n	80112e4 <find_volume+0x22c>
 80112e0:	230d      	movs	r3, #13
 80112e2:	e12e      	b.n	8011542 <find_volume+0x48a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80112e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112e6:	3334      	adds	r3, #52	; 0x34
 80112e8:	3311      	adds	r3, #17
 80112ea:	4618      	mov	r0, r3
 80112ec:	f7fd ff0a 	bl	800f104 <ld_word>
 80112f0:	4603      	mov	r3, r0
 80112f2:	461a      	mov	r2, r3
 80112f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112f6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80112f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112fa:	891b      	ldrh	r3, [r3, #8]
 80112fc:	f003 030f 	and.w	r3, r3, #15
 8011300:	b29b      	uxth	r3, r3
 8011302:	2b00      	cmp	r3, #0
 8011304:	d001      	beq.n	801130a <find_volume+0x252>
 8011306:	230d      	movs	r3, #13
 8011308:	e11b      	b.n	8011542 <find_volume+0x48a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 801130a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801130c:	3334      	adds	r3, #52	; 0x34
 801130e:	3313      	adds	r3, #19
 8011310:	4618      	mov	r0, r3
 8011312:	f7fd fef7 	bl	800f104 <ld_word>
 8011316:	4603      	mov	r3, r0
 8011318:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 801131a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801131c:	2b00      	cmp	r3, #0
 801131e:	d106      	bne.n	801132e <find_volume+0x276>
 8011320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011322:	3334      	adds	r3, #52	; 0x34
 8011324:	3320      	adds	r3, #32
 8011326:	4618      	mov	r0, r3
 8011328:	f7fd ff04 	bl	800f134 <ld_dword>
 801132c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801132e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011330:	3334      	adds	r3, #52	; 0x34
 8011332:	330e      	adds	r3, #14
 8011334:	4618      	mov	r0, r3
 8011336:	f7fd fee5 	bl	800f104 <ld_word>
 801133a:	4603      	mov	r3, r0
 801133c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801133e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011340:	2b00      	cmp	r3, #0
 8011342:	d101      	bne.n	8011348 <find_volume+0x290>
 8011344:	230d      	movs	r3, #13
 8011346:	e0fc      	b.n	8011542 <find_volume+0x48a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011348:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801134a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801134c:	4413      	add	r3, r2
 801134e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011350:	8912      	ldrh	r2, [r2, #8]
 8011352:	0912      	lsrs	r2, r2, #4
 8011354:	b292      	uxth	r2, r2
 8011356:	4413      	add	r3, r2
 8011358:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801135a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801135c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801135e:	429a      	cmp	r2, r3
 8011360:	d201      	bcs.n	8011366 <find_volume+0x2ae>
 8011362:	230d      	movs	r3, #13
 8011364:	e0ed      	b.n	8011542 <find_volume+0x48a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011366:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801136a:	1ad3      	subs	r3, r2, r3
 801136c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801136e:	8952      	ldrh	r2, [r2, #10]
 8011370:	fbb3 f3f2 	udiv	r3, r3, r2
 8011374:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011378:	2b00      	cmp	r3, #0
 801137a:	d103      	bne.n	8011384 <find_volume+0x2cc>
 801137c:	230d      	movs	r3, #13
 801137e:	e0e0      	b.n	8011542 <find_volume+0x48a>
 8011380:	200207d4 	.word	0x200207d4
		fmt = FS_FAT32;
 8011384:	2303      	movs	r3, #3
 8011386:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801138c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011390:	4293      	cmp	r3, r2
 8011392:	d802      	bhi.n	801139a <find_volume+0x2e2>
 8011394:	2302      	movs	r3, #2
 8011396:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801139a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801139c:	f640 72f5 	movw	r2, #4085	; 0xff5
 80113a0:	4293      	cmp	r3, r2
 80113a2:	d802      	bhi.n	80113aa <find_volume+0x2f2>
 80113a4:	2301      	movs	r3, #1
 80113a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80113aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ac:	1c9a      	adds	r2, r3, #2
 80113ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113b0:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80113b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80113b6:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80113b8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80113ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113bc:	441a      	add	r2, r3
 80113be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113c0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80113c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80113c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113c6:	441a      	add	r2, r3
 80113c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ca:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80113cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80113d0:	2b03      	cmp	r3, #3
 80113d2:	d11e      	bne.n	8011412 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80113d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113d6:	3334      	adds	r3, #52	; 0x34
 80113d8:	332a      	adds	r3, #42	; 0x2a
 80113da:	4618      	mov	r0, r3
 80113dc:	f7fd fe92 	bl	800f104 <ld_word>
 80113e0:	4603      	mov	r3, r0
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d001      	beq.n	80113ea <find_volume+0x332>
 80113e6:	230d      	movs	r3, #13
 80113e8:	e0ab      	b.n	8011542 <find_volume+0x48a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80113ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113ec:	891b      	ldrh	r3, [r3, #8]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d001      	beq.n	80113f6 <find_volume+0x33e>
 80113f2:	230d      	movs	r3, #13
 80113f4:	e0a5      	b.n	8011542 <find_volume+0x48a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80113f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80113f8:	3334      	adds	r3, #52	; 0x34
 80113fa:	332c      	adds	r3, #44	; 0x2c
 80113fc:	4618      	mov	r0, r3
 80113fe:	f7fd fe99 	bl	800f134 <ld_dword>
 8011402:	4602      	mov	r2, r0
 8011404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011406:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801140a:	699b      	ldr	r3, [r3, #24]
 801140c:	009b      	lsls	r3, r3, #2
 801140e:	647b      	str	r3, [r7, #68]	; 0x44
 8011410:	e01f      	b.n	8011452 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8011412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011414:	891b      	ldrh	r3, [r3, #8]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d101      	bne.n	801141e <find_volume+0x366>
 801141a:	230d      	movs	r3, #13
 801141c:	e091      	b.n	8011542 <find_volume+0x48a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801141e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011420:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011422:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011424:	441a      	add	r2, r3
 8011426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011428:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801142a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801142e:	2b02      	cmp	r3, #2
 8011430:	d103      	bne.n	801143a <find_volume+0x382>
 8011432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011434:	699b      	ldr	r3, [r3, #24]
 8011436:	005b      	lsls	r3, r3, #1
 8011438:	e00a      	b.n	8011450 <find_volume+0x398>
 801143a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801143c:	699a      	ldr	r2, [r3, #24]
 801143e:	4613      	mov	r3, r2
 8011440:	005b      	lsls	r3, r3, #1
 8011442:	4413      	add	r3, r2
 8011444:	085a      	lsrs	r2, r3, #1
 8011446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011448:	699b      	ldr	r3, [r3, #24]
 801144a:	f003 0301 	and.w	r3, r3, #1
 801144e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8011450:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8011452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011454:	69da      	ldr	r2, [r3, #28]
 8011456:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011458:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 801145c:	0a5b      	lsrs	r3, r3, #9
 801145e:	429a      	cmp	r2, r3
 8011460:	d201      	bcs.n	8011466 <find_volume+0x3ae>
 8011462:	230d      	movs	r3, #13
 8011464:	e06d      	b.n	8011542 <find_volume+0x48a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011468:	f04f 32ff 	mov.w	r2, #4294967295
 801146c:	615a      	str	r2, [r3, #20]
 801146e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011470:	695a      	ldr	r2, [r3, #20]
 8011472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011474:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8011476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011478:	2280      	movs	r2, #128	; 0x80
 801147a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801147c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011480:	2b03      	cmp	r3, #3
 8011482:	d149      	bne.n	8011518 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011486:	3334      	adds	r3, #52	; 0x34
 8011488:	3330      	adds	r3, #48	; 0x30
 801148a:	4618      	mov	r0, r3
 801148c:	f7fd fe3a 	bl	800f104 <ld_word>
 8011490:	4603      	mov	r3, r0
 8011492:	2b01      	cmp	r3, #1
 8011494:	d140      	bne.n	8011518 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011496:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011498:	3301      	adds	r3, #1
 801149a:	4619      	mov	r1, r3
 801149c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801149e:	f7fe f8e1 	bl	800f664 <move_window>
 80114a2:	4603      	mov	r3, r0
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d137      	bne.n	8011518 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 80114a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114aa:	2200      	movs	r2, #0
 80114ac:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80114ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114b0:	3334      	adds	r3, #52	; 0x34
 80114b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80114b6:	4618      	mov	r0, r3
 80114b8:	f7fd fe24 	bl	800f104 <ld_word>
 80114bc:	4603      	mov	r3, r0
 80114be:	461a      	mov	r2, r3
 80114c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80114c4:	429a      	cmp	r2, r3
 80114c6:	d127      	bne.n	8011518 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80114c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114ca:	3334      	adds	r3, #52	; 0x34
 80114cc:	4618      	mov	r0, r3
 80114ce:	f7fd fe31 	bl	800f134 <ld_dword>
 80114d2:	4602      	mov	r2, r0
 80114d4:	4b1d      	ldr	r3, [pc, #116]	; (801154c <find_volume+0x494>)
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d11e      	bne.n	8011518 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80114da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114dc:	3334      	adds	r3, #52	; 0x34
 80114de:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80114e2:	4618      	mov	r0, r3
 80114e4:	f7fd fe26 	bl	800f134 <ld_dword>
 80114e8:	4602      	mov	r2, r0
 80114ea:	4b19      	ldr	r3, [pc, #100]	; (8011550 <find_volume+0x498>)
 80114ec:	429a      	cmp	r2, r3
 80114ee:	d113      	bne.n	8011518 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80114f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80114f2:	3334      	adds	r3, #52	; 0x34
 80114f4:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80114f8:	4618      	mov	r0, r3
 80114fa:	f7fd fe1b 	bl	800f134 <ld_dword>
 80114fe:	4602      	mov	r2, r0
 8011500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011502:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011506:	3334      	adds	r3, #52	; 0x34
 8011508:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 801150c:	4618      	mov	r0, r3
 801150e:	f7fd fe11 	bl	800f134 <ld_dword>
 8011512:	4602      	mov	r2, r0
 8011514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011516:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801151a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801151e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8011520:	4b0c      	ldr	r3, [pc, #48]	; (8011554 <find_volume+0x49c>)
 8011522:	881b      	ldrh	r3, [r3, #0]
 8011524:	3301      	adds	r3, #1
 8011526:	b29a      	uxth	r2, r3
 8011528:	4b0a      	ldr	r3, [pc, #40]	; (8011554 <find_volume+0x49c>)
 801152a:	801a      	strh	r2, [r3, #0]
 801152c:	4b09      	ldr	r3, [pc, #36]	; (8011554 <find_volume+0x49c>)
 801152e:	881a      	ldrh	r2, [r3, #0]
 8011530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011532:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8011534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011536:	4a08      	ldr	r2, [pc, #32]	; (8011558 <find_volume+0x4a0>)
 8011538:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 801153a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801153c:	f7fe f82a 	bl	800f594 <clear_lock>
#endif
	return FR_OK;
 8011540:	2300      	movs	r3, #0
}
 8011542:	4618      	mov	r0, r3
 8011544:	3758      	adds	r7, #88	; 0x58
 8011546:	46bd      	mov	sp, r7
 8011548:	bd80      	pop	{r7, pc}
 801154a:	bf00      	nop
 801154c:	41615252 	.word	0x41615252
 8011550:	61417272 	.word	0x61417272
 8011554:	200207d8 	.word	0x200207d8
 8011558:	200207fc 	.word	0x200207fc

0801155c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801155c:	b580      	push	{r7, lr}
 801155e:	b084      	sub	sp, #16
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
 8011564:	6039      	str	r1, [r7, #0]
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	2b00      	cmp	r3, #0
 801156a:	d01a      	beq.n	80115a2 <validate+0x46>
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d016      	beq.n	80115a2 <validate+0x46>
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	781b      	ldrb	r3, [r3, #0]
 801157a:	2b00      	cmp	r3, #0
 801157c:	d011      	beq.n	80115a2 <validate+0x46>
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	88da      	ldrh	r2, [r3, #6]
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	889b      	ldrh	r3, [r3, #4]
 8011588:	429a      	cmp	r2, r3
 801158a:	d10a      	bne.n	80115a2 <validate+0x46>
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	785b      	ldrb	r3, [r3, #1]
 8011592:	4618      	mov	r0, r3
 8011594:	f7fd fd18 	bl	800efc8 <disk_status>
 8011598:	4603      	mov	r3, r0
 801159a:	f003 0301 	and.w	r3, r3, #1
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d005      	beq.n	80115ae <validate+0x52>
		*fs = 0;
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	2200      	movs	r2, #0
 80115a6:	601a      	str	r2, [r3, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 80115a8:	2309      	movs	r3, #9
 80115aa:	73fb      	strb	r3, [r7, #15]
 80115ac:	e005      	b.n	80115ba <validate+0x5e>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681a      	ldr	r2, [r3, #0]
 80115b2:	683b      	ldr	r3, [r7, #0]
 80115b4:	601a      	str	r2, [r3, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
 80115b6:	2300      	movs	r3, #0
 80115b8:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 80115ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80115bc:	4618      	mov	r0, r3
 80115be:	3710      	adds	r7, #16
 80115c0:	46bd      	mov	sp, r7
 80115c2:	bd80      	pop	{r7, pc}

080115c4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80115c4:	b580      	push	{r7, lr}
 80115c6:	b088      	sub	sp, #32
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	60f8      	str	r0, [r7, #12]
 80115cc:	60b9      	str	r1, [r7, #8]
 80115ce:	4613      	mov	r3, r2
 80115d0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80115d2:	68bb      	ldr	r3, [r7, #8]
 80115d4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80115d6:	f107 0310 	add.w	r3, r7, #16
 80115da:	4618      	mov	r0, r3
 80115dc:	f7ff fcd1 	bl	8010f82 <get_ldnumber>
 80115e0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80115e2:	69fb      	ldr	r3, [r7, #28]
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	da01      	bge.n	80115ec <f_mount+0x28>
 80115e8:	230b      	movs	r3, #11
 80115ea:	e02b      	b.n	8011644 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80115ec:	4a17      	ldr	r2, [pc, #92]	; (801164c <f_mount+0x88>)
 80115ee:	69fb      	ldr	r3, [r7, #28]
 80115f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80115f4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80115f6:	69bb      	ldr	r3, [r7, #24]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d005      	beq.n	8011608 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80115fc:	69b8      	ldr	r0, [r7, #24]
 80115fe:	f7fd ffc9 	bl	800f594 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8011602:	69bb      	ldr	r3, [r7, #24]
 8011604:	2200      	movs	r2, #0
 8011606:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d002      	beq.n	8011614 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	2200      	movs	r2, #0
 8011612:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8011614:	68fa      	ldr	r2, [r7, #12]
 8011616:	490d      	ldr	r1, [pc, #52]	; (801164c <f_mount+0x88>)
 8011618:	69fb      	ldr	r3, [r7, #28]
 801161a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d002      	beq.n	801162a <f_mount+0x66>
 8011624:	79fb      	ldrb	r3, [r7, #7]
 8011626:	2b01      	cmp	r3, #1
 8011628:	d001      	beq.n	801162e <f_mount+0x6a>
 801162a:	2300      	movs	r3, #0
 801162c:	e00a      	b.n	8011644 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801162e:	f107 010c 	add.w	r1, r7, #12
 8011632:	f107 0308 	add.w	r3, r7, #8
 8011636:	2200      	movs	r2, #0
 8011638:	4618      	mov	r0, r3
 801163a:	f7ff fd3d 	bl	80110b8 <find_volume>
 801163e:	4603      	mov	r3, r0
 8011640:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011642:	7dfb      	ldrb	r3, [r7, #23]
}
 8011644:	4618      	mov	r0, r3
 8011646:	3720      	adds	r7, #32
 8011648:	46bd      	mov	sp, r7
 801164a:	bd80      	pop	{r7, pc}
 801164c:	200207d4 	.word	0x200207d4

08011650 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b09a      	sub	sp, #104	; 0x68
 8011654:	af00      	add	r7, sp, #0
 8011656:	60f8      	str	r0, [r7, #12]
 8011658:	60b9      	str	r1, [r7, #8]
 801165a:	4613      	mov	r3, r2
 801165c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	2b00      	cmp	r3, #0
 8011662:	d101      	bne.n	8011668 <f_open+0x18>
 8011664:	2309      	movs	r3, #9
 8011666:	e1ad      	b.n	80119c4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011668:	79fb      	ldrb	r3, [r7, #7]
 801166a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801166e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011670:	79fa      	ldrb	r2, [r7, #7]
 8011672:	f107 0110 	add.w	r1, r7, #16
 8011676:	f107 0308 	add.w	r3, r7, #8
 801167a:	4618      	mov	r0, r3
 801167c:	f7ff fd1c 	bl	80110b8 <find_volume>
 8011680:	4603      	mov	r3, r0
 8011682:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8011686:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801168a:	2b00      	cmp	r3, #0
 801168c:	f040 8191 	bne.w	80119b2 <f_open+0x362>
		dj.obj.fs = fs;
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011694:	68ba      	ldr	r2, [r7, #8]
 8011696:	f107 0314 	add.w	r3, r7, #20
 801169a:	4611      	mov	r1, r2
 801169c:	4618      	mov	r0, r3
 801169e:	f7ff fbff 	bl	8010ea0 <follow_path>
 80116a2:	4603      	mov	r3, r0
 80116a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80116a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d11a      	bne.n	80116e6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80116b0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80116b4:	b25b      	sxtb	r3, r3
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	da03      	bge.n	80116c2 <f_open+0x72>
				res = FR_INVALID_NAME;
 80116ba:	2306      	movs	r3, #6
 80116bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80116c0:	e011      	b.n	80116e6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80116c2:	79fb      	ldrb	r3, [r7, #7]
 80116c4:	f023 0301 	bic.w	r3, r3, #1
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	bf14      	ite	ne
 80116cc:	2301      	movne	r3, #1
 80116ce:	2300      	moveq	r3, #0
 80116d0:	b2db      	uxtb	r3, r3
 80116d2:	461a      	mov	r2, r3
 80116d4:	f107 0314 	add.w	r3, r7, #20
 80116d8:	4611      	mov	r1, r2
 80116da:	4618      	mov	r0, r3
 80116dc:	f7fd fe12 	bl	800f304 <chk_lock>
 80116e0:	4603      	mov	r3, r0
 80116e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80116e6:	79fb      	ldrb	r3, [r7, #7]
 80116e8:	f003 031c 	and.w	r3, r3, #28
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	d07f      	beq.n	80117f0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80116f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d017      	beq.n	8011728 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80116f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80116fc:	2b04      	cmp	r3, #4
 80116fe:	d10e      	bne.n	801171e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011700:	f7fd fe5c 	bl	800f3bc <enq_lock>
 8011704:	4603      	mov	r3, r0
 8011706:	2b00      	cmp	r3, #0
 8011708:	d006      	beq.n	8011718 <f_open+0xc8>
 801170a:	f107 0314 	add.w	r3, r7, #20
 801170e:	4618      	mov	r0, r3
 8011710:	f7ff f838 	bl	8010784 <dir_register>
 8011714:	4603      	mov	r3, r0
 8011716:	e000      	b.n	801171a <f_open+0xca>
 8011718:	2312      	movs	r3, #18
 801171a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801171e:	79fb      	ldrb	r3, [r7, #7]
 8011720:	f043 0308 	orr.w	r3, r3, #8
 8011724:	71fb      	strb	r3, [r7, #7]
 8011726:	e010      	b.n	801174a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011728:	7ebb      	ldrb	r3, [r7, #26]
 801172a:	f003 0311 	and.w	r3, r3, #17
 801172e:	2b00      	cmp	r3, #0
 8011730:	d003      	beq.n	801173a <f_open+0xea>
					res = FR_DENIED;
 8011732:	2307      	movs	r3, #7
 8011734:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011738:	e007      	b.n	801174a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801173a:	79fb      	ldrb	r3, [r7, #7]
 801173c:	f003 0304 	and.w	r3, r3, #4
 8011740:	2b00      	cmp	r3, #0
 8011742:	d002      	beq.n	801174a <f_open+0xfa>
 8011744:	2308      	movs	r3, #8
 8011746:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801174a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801174e:	2b00      	cmp	r3, #0
 8011750:	d168      	bne.n	8011824 <f_open+0x1d4>
 8011752:	79fb      	ldrb	r3, [r7, #7]
 8011754:	f003 0308 	and.w	r3, r3, #8
 8011758:	2b00      	cmp	r3, #0
 801175a:	d063      	beq.n	8011824 <f_open+0x1d4>
				dw = GET_FATTIME();
 801175c:	f003 fae6 	bl	8014d2c <get_fattime>
 8011760:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011764:	330e      	adds	r3, #14
 8011766:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011768:	4618      	mov	r0, r3
 801176a:	f7fd fd21 	bl	800f1b0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011770:	3316      	adds	r3, #22
 8011772:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011774:	4618      	mov	r0, r3
 8011776:	f7fd fd1b 	bl	800f1b0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801177a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801177c:	330b      	adds	r3, #11
 801177e:	2220      	movs	r2, #32
 8011780:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011782:	693b      	ldr	r3, [r7, #16]
 8011784:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011786:	4611      	mov	r1, r2
 8011788:	4618      	mov	r0, r3
 801178a:	f7fe fc6a 	bl	8010062 <ld_clust>
 801178e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8011794:	2200      	movs	r2, #0
 8011796:	4618      	mov	r0, r3
 8011798:	f7fe fc82 	bl	80100a0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801179c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801179e:	331c      	adds	r3, #28
 80117a0:	2100      	movs	r1, #0
 80117a2:	4618      	mov	r0, r3
 80117a4:	f7fd fd04 	bl	800f1b0 <st_dword>
					fs->wflag = 1;
 80117a8:	693b      	ldr	r3, [r7, #16]
 80117aa:	2201      	movs	r2, #1
 80117ac:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80117ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d037      	beq.n	8011824 <f_open+0x1d4>
						dw = fs->winsect;
 80117b4:	693b      	ldr	r3, [r7, #16]
 80117b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80117b8:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80117ba:	f107 0314 	add.w	r3, r7, #20
 80117be:	2200      	movs	r2, #0
 80117c0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80117c2:	4618      	mov	r0, r3
 80117c4:	f7fe f995 	bl	800faf2 <remove_chain>
 80117c8:	4603      	mov	r3, r0
 80117ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80117ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d126      	bne.n	8011824 <f_open+0x1d4>
							res = move_window(fs, dw);
 80117d6:	693b      	ldr	r3, [r7, #16]
 80117d8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80117da:	4618      	mov	r0, r3
 80117dc:	f7fd ff42 	bl	800f664 <move_window>
 80117e0:	4603      	mov	r3, r0
 80117e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80117ea:	3a01      	subs	r2, #1
 80117ec:	611a      	str	r2, [r3, #16]
 80117ee:	e019      	b.n	8011824 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80117f0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d115      	bne.n	8011824 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80117f8:	7ebb      	ldrb	r3, [r7, #26]
 80117fa:	f003 0310 	and.w	r3, r3, #16
 80117fe:	2b00      	cmp	r3, #0
 8011800:	d003      	beq.n	801180a <f_open+0x1ba>
					res = FR_NO_FILE;
 8011802:	2304      	movs	r3, #4
 8011804:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011808:	e00c      	b.n	8011824 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801180a:	79fb      	ldrb	r3, [r7, #7]
 801180c:	f003 0302 	and.w	r3, r3, #2
 8011810:	2b00      	cmp	r3, #0
 8011812:	d007      	beq.n	8011824 <f_open+0x1d4>
 8011814:	7ebb      	ldrb	r3, [r7, #26]
 8011816:	f003 0301 	and.w	r3, r3, #1
 801181a:	2b00      	cmp	r3, #0
 801181c:	d002      	beq.n	8011824 <f_open+0x1d4>
						res = FR_DENIED;
 801181e:	2307      	movs	r3, #7
 8011820:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8011824:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011828:	2b00      	cmp	r3, #0
 801182a:	d128      	bne.n	801187e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801182c:	79fb      	ldrb	r3, [r7, #7]
 801182e:	f003 0308 	and.w	r3, r3, #8
 8011832:	2b00      	cmp	r3, #0
 8011834:	d003      	beq.n	801183e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8011836:	79fb      	ldrb	r3, [r7, #7]
 8011838:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801183c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8011846:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801184c:	79fb      	ldrb	r3, [r7, #7]
 801184e:	f023 0301 	bic.w	r3, r3, #1
 8011852:	2b00      	cmp	r3, #0
 8011854:	bf14      	ite	ne
 8011856:	2301      	movne	r3, #1
 8011858:	2300      	moveq	r3, #0
 801185a:	b2db      	uxtb	r3, r3
 801185c:	461a      	mov	r2, r3
 801185e:	f107 0314 	add.w	r3, r7, #20
 8011862:	4611      	mov	r1, r2
 8011864:	4618      	mov	r0, r3
 8011866:	f7fd fdcb 	bl	800f400 <inc_lock>
 801186a:	4602      	mov	r2, r0
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	691b      	ldr	r3, [r3, #16]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d102      	bne.n	801187e <f_open+0x22e>
 8011878:	2302      	movs	r3, #2
 801187a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801187e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011882:	2b00      	cmp	r3, #0
 8011884:	f040 8095 	bne.w	80119b2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011888:	693b      	ldr	r3, [r7, #16]
 801188a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801188c:	4611      	mov	r1, r2
 801188e:	4618      	mov	r0, r3
 8011890:	f7fe fbe7 	bl	8010062 <ld_clust>
 8011894:	4602      	mov	r2, r0
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801189a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801189c:	331c      	adds	r3, #28
 801189e:	4618      	mov	r0, r3
 80118a0:	f7fd fc48 	bl	800f134 <ld_dword>
 80118a4:	4602      	mov	r2, r0
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	2200      	movs	r2, #0
 80118ae:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80118b0:	693a      	ldr	r2, [r7, #16]
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80118b6:	693b      	ldr	r3, [r7, #16]
 80118b8:	88da      	ldrh	r2, [r3, #6]
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	79fa      	ldrb	r2, [r7, #7]
 80118c2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	2200      	movs	r2, #0
 80118c8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	2200      	movs	r2, #0
 80118ce:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	2200      	movs	r2, #0
 80118d4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80118d6:	68fb      	ldr	r3, [r7, #12]
 80118d8:	3330      	adds	r3, #48	; 0x30
 80118da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80118de:	2100      	movs	r1, #0
 80118e0:	4618      	mov	r0, r3
 80118e2:	f7fd fcb2 	bl	800f24a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80118e6:	79fb      	ldrb	r3, [r7, #7]
 80118e8:	f003 0320 	and.w	r3, r3, #32
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d060      	beq.n	80119b2 <f_open+0x362>
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	68db      	ldr	r3, [r3, #12]
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d05c      	beq.n	80119b2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	68da      	ldr	r2, [r3, #12]
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	895b      	ldrh	r3, [r3, #10]
 8011904:	025b      	lsls	r3, r3, #9
 8011906:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	689b      	ldr	r3, [r3, #8]
 801190c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801190e:	68fb      	ldr	r3, [r7, #12]
 8011910:	68db      	ldr	r3, [r3, #12]
 8011912:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011914:	e016      	b.n	8011944 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801191a:	4618      	mov	r0, r3
 801191c:	f7fd ff5d 	bl	800f7da <get_fat>
 8011920:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8011922:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011924:	2b01      	cmp	r3, #1
 8011926:	d802      	bhi.n	801192e <f_open+0x2de>
 8011928:	2302      	movs	r3, #2
 801192a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801192e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011934:	d102      	bne.n	801193c <f_open+0x2ec>
 8011936:	2301      	movs	r3, #1
 8011938:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801193c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801193e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011940:	1ad3      	subs	r3, r2, r3
 8011942:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011944:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011948:	2b00      	cmp	r3, #0
 801194a:	d103      	bne.n	8011954 <f_open+0x304>
 801194c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801194e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011950:	429a      	cmp	r2, r3
 8011952:	d8e0      	bhi.n	8011916 <f_open+0x2c6>
				}
				fp->clust = clst;
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011958:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801195a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801195e:	2b00      	cmp	r3, #0
 8011960:	d127      	bne.n	80119b2 <f_open+0x362>
 8011962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011968:	2b00      	cmp	r3, #0
 801196a:	d022      	beq.n	80119b2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801196c:	693b      	ldr	r3, [r7, #16]
 801196e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8011970:	4618      	mov	r0, r3
 8011972:	f7fd ff13 	bl	800f79c <clust2sect>
 8011976:	64f8      	str	r0, [r7, #76]	; 0x4c
 8011978:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801197a:	2b00      	cmp	r3, #0
 801197c:	d103      	bne.n	8011986 <f_open+0x336>
						res = FR_INT_ERR;
 801197e:	2302      	movs	r3, #2
 8011980:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011984:	e015      	b.n	80119b2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011986:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011988:	0a5a      	lsrs	r2, r3, #9
 801198a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801198c:	441a      	add	r2, r3
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011992:	693b      	ldr	r3, [r7, #16]
 8011994:	7858      	ldrb	r0, [r3, #1]
 8011996:	68fb      	ldr	r3, [r7, #12]
 8011998:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	6a1a      	ldr	r2, [r3, #32]
 80119a0:	2301      	movs	r3, #1
 80119a2:	f7fd fb51 	bl	800f048 <disk_read>
 80119a6:	4603      	mov	r3, r0
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d002      	beq.n	80119b2 <f_open+0x362>
 80119ac:	2301      	movs	r3, #1
 80119ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80119b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d002      	beq.n	80119c0 <f_open+0x370>
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	2200      	movs	r2, #0
 80119be:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80119c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80119c4:	4618      	mov	r0, r3
 80119c6:	3768      	adds	r7, #104	; 0x68
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}

080119cc <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b08e      	sub	sp, #56	; 0x38
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	60f8      	str	r0, [r7, #12]
 80119d4:	60b9      	str	r1, [r7, #8]
 80119d6:	607a      	str	r2, [r7, #4]
 80119d8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80119da:	68bb      	ldr	r3, [r7, #8]
 80119dc:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80119de:	683b      	ldr	r3, [r7, #0]
 80119e0:	2200      	movs	r2, #0
 80119e2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	f107 0214 	add.w	r2, r7, #20
 80119ea:	4611      	mov	r1, r2
 80119ec:	4618      	mov	r0, r3
 80119ee:	f7ff fdb5 	bl	801155c <validate>
 80119f2:	4603      	mov	r3, r0
 80119f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80119f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d107      	bne.n	8011a10 <f_read+0x44>
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	7d5b      	ldrb	r3, [r3, #21]
 8011a04:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011a08:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d002      	beq.n	8011a16 <f_read+0x4a>
 8011a10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011a14:	e115      	b.n	8011c42 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	7d1b      	ldrb	r3, [r3, #20]
 8011a1a:	f003 0301 	and.w	r3, r3, #1
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d101      	bne.n	8011a26 <f_read+0x5a>
 8011a22:	2307      	movs	r3, #7
 8011a24:	e10d      	b.n	8011c42 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	68da      	ldr	r2, [r3, #12]
 8011a2a:	68fb      	ldr	r3, [r7, #12]
 8011a2c:	699b      	ldr	r3, [r3, #24]
 8011a2e:	1ad3      	subs	r3, r2, r3
 8011a30:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8011a32:	687a      	ldr	r2, [r7, #4]
 8011a34:	6a3b      	ldr	r3, [r7, #32]
 8011a36:	429a      	cmp	r2, r3
 8011a38:	f240 80fe 	bls.w	8011c38 <f_read+0x26c>
 8011a3c:	6a3b      	ldr	r3, [r7, #32]
 8011a3e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8011a40:	e0fa      	b.n	8011c38 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	699b      	ldr	r3, [r3, #24]
 8011a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	f040 80c6 	bne.w	8011bdc <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	699b      	ldr	r3, [r3, #24]
 8011a54:	0a5b      	lsrs	r3, r3, #9
 8011a56:	697a      	ldr	r2, [r7, #20]
 8011a58:	8952      	ldrh	r2, [r2, #10]
 8011a5a:	3a01      	subs	r2, #1
 8011a5c:	4013      	ands	r3, r2
 8011a5e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8011a60:	69fb      	ldr	r3, [r7, #28]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d12f      	bne.n	8011ac6 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	699b      	ldr	r3, [r3, #24]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d103      	bne.n	8011a76 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	689b      	ldr	r3, [r3, #8]
 8011a72:	633b      	str	r3, [r7, #48]	; 0x30
 8011a74:	e013      	b.n	8011a9e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d007      	beq.n	8011a8e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	699b      	ldr	r3, [r3, #24]
 8011a82:	4619      	mov	r1, r3
 8011a84:	68f8      	ldr	r0, [r7, #12]
 8011a86:	f7fe f931 	bl	800fcec <clmt_clust>
 8011a8a:	6338      	str	r0, [r7, #48]	; 0x30
 8011a8c:	e007      	b.n	8011a9e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8011a8e:	68fa      	ldr	r2, [r7, #12]
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	69db      	ldr	r3, [r3, #28]
 8011a94:	4619      	mov	r1, r3
 8011a96:	4610      	mov	r0, r2
 8011a98:	f7fd fe9f 	bl	800f7da <get_fat>
 8011a9c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8011a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aa0:	2b01      	cmp	r3, #1
 8011aa2:	d804      	bhi.n	8011aae <f_read+0xe2>
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	2202      	movs	r2, #2
 8011aa8:	755a      	strb	r2, [r3, #21]
 8011aaa:	2302      	movs	r3, #2
 8011aac:	e0c9      	b.n	8011c42 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ab4:	d104      	bne.n	8011ac0 <f_read+0xf4>
 8011ab6:	68fb      	ldr	r3, [r7, #12]
 8011ab8:	2201      	movs	r2, #1
 8011aba:	755a      	strb	r2, [r3, #21]
 8011abc:	2301      	movs	r3, #1
 8011abe:	e0c0      	b.n	8011c42 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ac4:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011ac6:	697a      	ldr	r2, [r7, #20]
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	69db      	ldr	r3, [r3, #28]
 8011acc:	4619      	mov	r1, r3
 8011ace:	4610      	mov	r0, r2
 8011ad0:	f7fd fe64 	bl	800f79c <clust2sect>
 8011ad4:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011ad6:	69bb      	ldr	r3, [r7, #24]
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d104      	bne.n	8011ae6 <f_read+0x11a>
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	2202      	movs	r2, #2
 8011ae0:	755a      	strb	r2, [r3, #21]
 8011ae2:	2302      	movs	r3, #2
 8011ae4:	e0ad      	b.n	8011c42 <f_read+0x276>
			sect += csect;
 8011ae6:	69ba      	ldr	r2, [r7, #24]
 8011ae8:	69fb      	ldr	r3, [r7, #28]
 8011aea:	4413      	add	r3, r2
 8011aec:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	0a5b      	lsrs	r3, r3, #9
 8011af2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d039      	beq.n	8011b6e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011afa:	69fa      	ldr	r2, [r7, #28]
 8011afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011afe:	4413      	add	r3, r2
 8011b00:	697a      	ldr	r2, [r7, #20]
 8011b02:	8952      	ldrh	r2, [r2, #10]
 8011b04:	4293      	cmp	r3, r2
 8011b06:	d905      	bls.n	8011b14 <f_read+0x148>
					cc = fs->csize - csect;
 8011b08:	697b      	ldr	r3, [r7, #20]
 8011b0a:	895b      	ldrh	r3, [r3, #10]
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	69fb      	ldr	r3, [r7, #28]
 8011b10:	1ad3      	subs	r3, r2, r3
 8011b12:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011b14:	697b      	ldr	r3, [r7, #20]
 8011b16:	7858      	ldrb	r0, [r3, #1]
 8011b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b1a:	69ba      	ldr	r2, [r7, #24]
 8011b1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011b1e:	f7fd fa93 	bl	800f048 <disk_read>
 8011b22:	4603      	mov	r3, r0
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d004      	beq.n	8011b32 <f_read+0x166>
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	2201      	movs	r2, #1
 8011b2c:	755a      	strb	r2, [r3, #21]
 8011b2e:	2301      	movs	r3, #1
 8011b30:	e087      	b.n	8011c42 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	7d1b      	ldrb	r3, [r3, #20]
 8011b36:	b25b      	sxtb	r3, r3
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	da14      	bge.n	8011b66 <f_read+0x19a>
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	6a1a      	ldr	r2, [r3, #32]
 8011b40:	69bb      	ldr	r3, [r7, #24]
 8011b42:	1ad2      	subs	r2, r2, r3
 8011b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d20d      	bcs.n	8011b66 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	6a1a      	ldr	r2, [r3, #32]
 8011b4e:	69bb      	ldr	r3, [r7, #24]
 8011b50:	1ad3      	subs	r3, r2, r3
 8011b52:	025b      	lsls	r3, r3, #9
 8011b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011b56:	18d0      	adds	r0, r2, r3
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	3330      	adds	r3, #48	; 0x30
 8011b5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011b60:	4619      	mov	r1, r3
 8011b62:	f7fd fb51 	bl	800f208 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b68:	025b      	lsls	r3, r3, #9
 8011b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011b6c:	e050      	b.n	8011c10 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	6a1a      	ldr	r2, [r3, #32]
 8011b72:	69bb      	ldr	r3, [r7, #24]
 8011b74:	429a      	cmp	r2, r3
 8011b76:	d02e      	beq.n	8011bd6 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	7d1b      	ldrb	r3, [r3, #20]
 8011b7c:	b25b      	sxtb	r3, r3
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	da18      	bge.n	8011bb4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011b82:	697b      	ldr	r3, [r7, #20]
 8011b84:	7858      	ldrb	r0, [r3, #1]
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	6a1a      	ldr	r2, [r3, #32]
 8011b90:	2301      	movs	r3, #1
 8011b92:	f7fd fa79 	bl	800f088 <disk_write>
 8011b96:	4603      	mov	r3, r0
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d004      	beq.n	8011ba6 <f_read+0x1da>
 8011b9c:	68fb      	ldr	r3, [r7, #12]
 8011b9e:	2201      	movs	r2, #1
 8011ba0:	755a      	strb	r2, [r3, #21]
 8011ba2:	2301      	movs	r3, #1
 8011ba4:	e04d      	b.n	8011c42 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	7d1b      	ldrb	r3, [r3, #20]
 8011baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011bae:	b2da      	uxtb	r2, r3
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011bb4:	697b      	ldr	r3, [r7, #20]
 8011bb6:	7858      	ldrb	r0, [r3, #1]
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011bbe:	2301      	movs	r3, #1
 8011bc0:	69ba      	ldr	r2, [r7, #24]
 8011bc2:	f7fd fa41 	bl	800f048 <disk_read>
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d004      	beq.n	8011bd6 <f_read+0x20a>
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	2201      	movs	r2, #1
 8011bd0:	755a      	strb	r2, [r3, #21]
 8011bd2:	2301      	movs	r3, #1
 8011bd4:	e035      	b.n	8011c42 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	69ba      	ldr	r2, [r7, #24]
 8011bda:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011bdc:	68fb      	ldr	r3, [r7, #12]
 8011bde:	699b      	ldr	r3, [r3, #24]
 8011be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011be4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011be8:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8011bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	429a      	cmp	r2, r3
 8011bf0:	d901      	bls.n	8011bf6 <f_read+0x22a>
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011bfc:	68fb      	ldr	r3, [r7, #12]
 8011bfe:	699b      	ldr	r3, [r3, #24]
 8011c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c04:	4413      	add	r3, r2
 8011c06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011c08:	4619      	mov	r1, r3
 8011c0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011c0c:	f7fd fafc 	bl	800f208 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8011c10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c14:	4413      	add	r3, r2
 8011c16:	627b      	str	r3, [r7, #36]	; 0x24
 8011c18:	68fb      	ldr	r3, [r7, #12]
 8011c1a:	699a      	ldr	r2, [r3, #24]
 8011c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c1e:	441a      	add	r2, r3
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	619a      	str	r2, [r3, #24]
 8011c24:	683b      	ldr	r3, [r7, #0]
 8011c26:	681a      	ldr	r2, [r3, #0]
 8011c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c2a:	441a      	add	r2, r3
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	601a      	str	r2, [r3, #0]
 8011c30:	687a      	ldr	r2, [r7, #4]
 8011c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c34:	1ad3      	subs	r3, r2, r3
 8011c36:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	f47f af01 	bne.w	8011a42 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8011c40:	2300      	movs	r3, #0
}
 8011c42:	4618      	mov	r0, r3
 8011c44:	3738      	adds	r7, #56	; 0x38
 8011c46:	46bd      	mov	sp, r7
 8011c48:	bd80      	pop	{r7, pc}

08011c4a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011c4a:	b580      	push	{r7, lr}
 8011c4c:	b086      	sub	sp, #24
 8011c4e:	af00      	add	r7, sp, #0
 8011c50:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f107 0208 	add.w	r2, r7, #8
 8011c58:	4611      	mov	r1, r2
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f7ff fc7e 	bl	801155c <validate>
 8011c60:	4603      	mov	r3, r0
 8011c62:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011c64:	7dfb      	ldrb	r3, [r7, #23]
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d168      	bne.n	8011d3c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	7d1b      	ldrb	r3, [r3, #20]
 8011c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d062      	beq.n	8011d3c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	7d1b      	ldrb	r3, [r3, #20]
 8011c7a:	b25b      	sxtb	r3, r3
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	da15      	bge.n	8011cac <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	7858      	ldrb	r0, [r3, #1]
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	6a1a      	ldr	r2, [r3, #32]
 8011c8e:	2301      	movs	r3, #1
 8011c90:	f7fd f9fa 	bl	800f088 <disk_write>
 8011c94:	4603      	mov	r3, r0
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d001      	beq.n	8011c9e <f_sync+0x54>
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	e04f      	b.n	8011d3e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	7d1b      	ldrb	r3, [r3, #20]
 8011ca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ca6:	b2da      	uxtb	r2, r3
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011cac:	f003 f83e 	bl	8014d2c <get_fattime>
 8011cb0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011cb2:	68ba      	ldr	r2, [r7, #8]
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011cb8:	4619      	mov	r1, r3
 8011cba:	4610      	mov	r0, r2
 8011cbc:	f7fd fcd2 	bl	800f664 <move_window>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011cc4:	7dfb      	ldrb	r3, [r7, #23]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d138      	bne.n	8011d3c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011cce:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	330b      	adds	r3, #11
 8011cd4:	68fa      	ldr	r2, [r7, #12]
 8011cd6:	320b      	adds	r2, #11
 8011cd8:	7812      	ldrb	r2, [r2, #0]
 8011cda:	f042 0220 	orr.w	r2, r2, #32
 8011cde:	b2d2      	uxtb	r2, r2
 8011ce0:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	6818      	ldr	r0, [r3, #0]
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	689b      	ldr	r3, [r3, #8]
 8011cea:	461a      	mov	r2, r3
 8011cec:	68f9      	ldr	r1, [r7, #12]
 8011cee:	f7fe f9d7 	bl	80100a0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	f103 021c 	add.w	r2, r3, #28
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	68db      	ldr	r3, [r3, #12]
 8011cfc:	4619      	mov	r1, r3
 8011cfe:	4610      	mov	r0, r2
 8011d00:	f7fd fa56 	bl	800f1b0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	3316      	adds	r3, #22
 8011d08:	6939      	ldr	r1, [r7, #16]
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	f7fd fa50 	bl	800f1b0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011d10:	68fb      	ldr	r3, [r7, #12]
 8011d12:	3312      	adds	r3, #18
 8011d14:	2100      	movs	r1, #0
 8011d16:	4618      	mov	r0, r3
 8011d18:	f7fd fa2f 	bl	800f17a <st_word>
					fs->wflag = 1;
 8011d1c:	68bb      	ldr	r3, [r7, #8]
 8011d1e:	2201      	movs	r2, #1
 8011d20:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7fd fccb 	bl	800f6c0 <sync_fs>
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	7d1b      	ldrb	r3, [r3, #20]
 8011d32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011d36:	b2da      	uxtb	r2, r3
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	3718      	adds	r7, #24
 8011d42:	46bd      	mov	sp, r7
 8011d44:	bd80      	pop	{r7, pc}

08011d46 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011d46:	b580      	push	{r7, lr}
 8011d48:	b084      	sub	sp, #16
 8011d4a:	af00      	add	r7, sp, #0
 8011d4c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f7ff ff7b 	bl	8011c4a <f_sync>
 8011d54:	4603      	mov	r3, r0
 8011d56:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011d58:	7bfb      	ldrb	r3, [r7, #15]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d118      	bne.n	8011d90 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f107 0208 	add.w	r2, r7, #8
 8011d64:	4611      	mov	r1, r2
 8011d66:	4618      	mov	r0, r3
 8011d68:	f7ff fbf8 	bl	801155c <validate>
 8011d6c:	4603      	mov	r3, r0
 8011d6e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011d70:	7bfb      	ldrb	r3, [r7, #15]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d10c      	bne.n	8011d90 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	691b      	ldr	r3, [r3, #16]
 8011d7a:	4618      	mov	r0, r3
 8011d7c:	f7fd fbce 	bl	800f51c <dec_lock>
 8011d80:	4603      	mov	r3, r0
 8011d82:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011d84:	7bfb      	ldrb	r3, [r7, #15]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d102      	bne.n	8011d90 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	2200      	movs	r2, #0
 8011d8e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8011d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d92:	4618      	mov	r0, r3
 8011d94:	3710      	adds	r7, #16
 8011d96:	46bd      	mov	sp, r7
 8011d98:	bd80      	pop	{r7, pc}

08011d9a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011d9a:	b580      	push	{r7, lr}
 8011d9c:	b090      	sub	sp, #64	; 0x40
 8011d9e:	af00      	add	r7, sp, #0
 8011da0:	6078      	str	r0, [r7, #4]
 8011da2:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f107 0208 	add.w	r2, r7, #8
 8011daa:	4611      	mov	r1, r2
 8011dac:	4618      	mov	r0, r3
 8011dae:	f7ff fbd5 	bl	801155c <validate>
 8011db2:	4603      	mov	r3, r0
 8011db4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011db8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d103      	bne.n	8011dc8 <f_lseek+0x2e>
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	7d5b      	ldrb	r3, [r3, #21]
 8011dc4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011dc8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d002      	beq.n	8011dd6 <f_lseek+0x3c>
 8011dd0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011dd4:	e1e6      	b.n	80121a4 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	f000 80d1 	beq.w	8011f82 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011de6:	d15a      	bne.n	8011e9e <f_lseek+0x104>
			tbl = fp->cltbl;
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011dec:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011df0:	1d1a      	adds	r2, r3, #4
 8011df2:	627a      	str	r2, [r7, #36]	; 0x24
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	623b      	str	r3, [r7, #32]
 8011df8:	2302      	movs	r3, #2
 8011dfa:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	689b      	ldr	r3, [r3, #8]
 8011e00:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d03a      	beq.n	8011e7e <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e0a:	61fb      	str	r3, [r7, #28]
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e12:	3302      	adds	r3, #2
 8011e14:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e18:	61bb      	str	r3, [r7, #24]
 8011e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e1c:	3301      	adds	r3, #1
 8011e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011e24:	4618      	mov	r0, r3
 8011e26:	f7fd fcd8 	bl	800f7da <get_fat>
 8011e2a:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e2e:	2b01      	cmp	r3, #1
 8011e30:	d804      	bhi.n	8011e3c <f_lseek+0xa2>
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	2202      	movs	r2, #2
 8011e36:	755a      	strb	r2, [r3, #21]
 8011e38:	2302      	movs	r3, #2
 8011e3a:	e1b3      	b.n	80121a4 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011e3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e42:	d104      	bne.n	8011e4e <f_lseek+0xb4>
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	2201      	movs	r2, #1
 8011e48:	755a      	strb	r2, [r3, #21]
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	e1aa      	b.n	80121a4 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8011e4e:	69bb      	ldr	r3, [r7, #24]
 8011e50:	1c5a      	adds	r2, r3, #1
 8011e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e54:	429a      	cmp	r2, r3
 8011e56:	d0de      	beq.n	8011e16 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011e58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011e5a:	6a3b      	ldr	r3, [r7, #32]
 8011e5c:	429a      	cmp	r2, r3
 8011e5e:	d809      	bhi.n	8011e74 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8011e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e62:	1d1a      	adds	r2, r3, #4
 8011e64:	627a      	str	r2, [r7, #36]	; 0x24
 8011e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011e68:	601a      	str	r2, [r3, #0]
 8011e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e6c:	1d1a      	adds	r2, r3, #4
 8011e6e:	627a      	str	r2, [r7, #36]	; 0x24
 8011e70:	69fa      	ldr	r2, [r7, #28]
 8011e72:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011e74:	68bb      	ldr	r3, [r7, #8]
 8011e76:	699a      	ldr	r2, [r3, #24]
 8011e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e7a:	429a      	cmp	r2, r3
 8011e7c:	d8c4      	bhi.n	8011e08 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011e84:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011e86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011e88:	6a3b      	ldr	r3, [r7, #32]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	d803      	bhi.n	8011e96 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e90:	2200      	movs	r2, #0
 8011e92:	601a      	str	r2, [r3, #0]
 8011e94:	e184      	b.n	80121a0 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011e96:	2311      	movs	r3, #17
 8011e98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011e9c:	e180      	b.n	80121a0 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	68da      	ldr	r2, [r3, #12]
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	429a      	cmp	r2, r3
 8011ea6:	d202      	bcs.n	8011eae <f_lseek+0x114>
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	68db      	ldr	r3, [r3, #12]
 8011eac:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	683a      	ldr	r2, [r7, #0]
 8011eb2:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011eb4:	683b      	ldr	r3, [r7, #0]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	f000 8172 	beq.w	80121a0 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011ebc:	683b      	ldr	r3, [r7, #0]
 8011ebe:	3b01      	subs	r3, #1
 8011ec0:	4619      	mov	r1, r3
 8011ec2:	6878      	ldr	r0, [r7, #4]
 8011ec4:	f7fd ff12 	bl	800fcec <clmt_clust>
 8011ec8:	4602      	mov	r2, r0
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011ece:	68ba      	ldr	r2, [r7, #8]
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	69db      	ldr	r3, [r3, #28]
 8011ed4:	4619      	mov	r1, r3
 8011ed6:	4610      	mov	r0, r2
 8011ed8:	f7fd fc60 	bl	800f79c <clust2sect>
 8011edc:	6178      	str	r0, [r7, #20]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011ede:	697b      	ldr	r3, [r7, #20]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	d104      	bne.n	8011eee <f_lseek+0x154>
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	2202      	movs	r2, #2
 8011ee8:	755a      	strb	r2, [r3, #21]
 8011eea:	2302      	movs	r3, #2
 8011eec:	e15a      	b.n	80121a4 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011eee:	683b      	ldr	r3, [r7, #0]
 8011ef0:	3b01      	subs	r3, #1
 8011ef2:	0a5b      	lsrs	r3, r3, #9
 8011ef4:	68ba      	ldr	r2, [r7, #8]
 8011ef6:	8952      	ldrh	r2, [r2, #10]
 8011ef8:	3a01      	subs	r2, #1
 8011efa:	4013      	ands	r3, r2
 8011efc:	697a      	ldr	r2, [r7, #20]
 8011efe:	4413      	add	r3, r2
 8011f00:	617b      	str	r3, [r7, #20]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	699b      	ldr	r3, [r3, #24]
 8011f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	f000 8148 	beq.w	80121a0 <f_lseek+0x406>
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	6a1a      	ldr	r2, [r3, #32]
 8011f14:	697b      	ldr	r3, [r7, #20]
 8011f16:	429a      	cmp	r2, r3
 8011f18:	f000 8142 	beq.w	80121a0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	7d1b      	ldrb	r3, [r3, #20]
 8011f20:	b25b      	sxtb	r3, r3
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	da18      	bge.n	8011f58 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011f26:	68bb      	ldr	r3, [r7, #8]
 8011f28:	7858      	ldrb	r0, [r3, #1]
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	6a1a      	ldr	r2, [r3, #32]
 8011f34:	2301      	movs	r3, #1
 8011f36:	f7fd f8a7 	bl	800f088 <disk_write>
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d004      	beq.n	8011f4a <f_lseek+0x1b0>
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2201      	movs	r2, #1
 8011f44:	755a      	strb	r2, [r3, #21]
 8011f46:	2301      	movs	r3, #1
 8011f48:	e12c      	b.n	80121a4 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	7d1b      	ldrb	r3, [r3, #20]
 8011f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f52:	b2da      	uxtb	r2, r3
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011f58:	68bb      	ldr	r3, [r7, #8]
 8011f5a:	7858      	ldrb	r0, [r3, #1]
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011f62:	2301      	movs	r3, #1
 8011f64:	697a      	ldr	r2, [r7, #20]
 8011f66:	f7fd f86f 	bl	800f048 <disk_read>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d004      	beq.n	8011f7a <f_lseek+0x1e0>
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2201      	movs	r2, #1
 8011f74:	755a      	strb	r2, [r3, #21]
 8011f76:	2301      	movs	r3, #1
 8011f78:	e114      	b.n	80121a4 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	697a      	ldr	r2, [r7, #20]
 8011f7e:	621a      	str	r2, [r3, #32]
 8011f80:	e10e      	b.n	80121a0 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	68da      	ldr	r2, [r3, #12]
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	429a      	cmp	r2, r3
 8011f8a:	d208      	bcs.n	8011f9e <f_lseek+0x204>
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	7d1b      	ldrb	r3, [r3, #20]
 8011f90:	f003 0302 	and.w	r3, r3, #2
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d102      	bne.n	8011f9e <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	68db      	ldr	r3, [r3, #12]
 8011f9c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	699b      	ldr	r3, [r3, #24]
 8011fa2:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011fac:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011fae:	683b      	ldr	r3, [r7, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	f000 80a7 	beq.w	8012104 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011fb6:	68bb      	ldr	r3, [r7, #8]
 8011fb8:	895b      	ldrh	r3, [r3, #10]
 8011fba:	025b      	lsls	r3, r3, #9
 8011fbc:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d01b      	beq.n	8011ffc <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011fc4:	683b      	ldr	r3, [r7, #0]
 8011fc6:	1e5a      	subs	r2, r3, #1
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	fbb2 f2f3 	udiv	r2, r2, r3
 8011fce:	693b      	ldr	r3, [r7, #16]
 8011fd0:	1e59      	subs	r1, r3, #1
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011fd8:	429a      	cmp	r2, r3
 8011fda:	d30f      	bcc.n	8011ffc <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011fdc:	693b      	ldr	r3, [r7, #16]
 8011fde:	1e5a      	subs	r2, r3, #1
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	425b      	negs	r3, r3
 8011fe4:	401a      	ands	r2, r3
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	699b      	ldr	r3, [r3, #24]
 8011fee:	683a      	ldr	r2, [r7, #0]
 8011ff0:	1ad3      	subs	r3, r2, r3
 8011ff2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	69db      	ldr	r3, [r3, #28]
 8011ff8:	63bb      	str	r3, [r7, #56]	; 0x38
 8011ffa:	e022      	b.n	8012042 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	689b      	ldr	r3, [r3, #8]
 8012000:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8012002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012004:	2b00      	cmp	r3, #0
 8012006:	d119      	bne.n	801203c <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2100      	movs	r1, #0
 801200c:	4618      	mov	r0, r3
 801200e:	f7fd fdd5 	bl	800fbbc <create_chain>
 8012012:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012016:	2b01      	cmp	r3, #1
 8012018:	d104      	bne.n	8012024 <f_lseek+0x28a>
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	2202      	movs	r2, #2
 801201e:	755a      	strb	r2, [r3, #21]
 8012020:	2302      	movs	r3, #2
 8012022:	e0bf      	b.n	80121a4 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012026:	f1b3 3fff 	cmp.w	r3, #4294967295
 801202a:	d104      	bne.n	8012036 <f_lseek+0x29c>
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	2201      	movs	r2, #1
 8012030:	755a      	strb	r2, [r3, #21]
 8012032:	2301      	movs	r3, #1
 8012034:	e0b6      	b.n	80121a4 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801203a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012040:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8012042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012044:	2b00      	cmp	r3, #0
 8012046:	d05d      	beq.n	8012104 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8012048:	e03a      	b.n	80120c0 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 801204a:	683a      	ldr	r2, [r7, #0]
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	1ad3      	subs	r3, r2, r3
 8012050:	603b      	str	r3, [r7, #0]
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	699a      	ldr	r2, [r3, #24]
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	441a      	add	r2, r3
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	7d1b      	ldrb	r3, [r3, #20]
 8012062:	f003 0302 	and.w	r3, r3, #2
 8012066:	2b00      	cmp	r3, #0
 8012068:	d00b      	beq.n	8012082 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801206e:	4618      	mov	r0, r3
 8012070:	f7fd fda4 	bl	800fbbc <create_chain>
 8012074:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8012076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012078:	2b00      	cmp	r3, #0
 801207a:	d108      	bne.n	801208e <f_lseek+0x2f4>
							ofs = 0; break;
 801207c:	2300      	movs	r3, #0
 801207e:	603b      	str	r3, [r7, #0]
 8012080:	e022      	b.n	80120c8 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012086:	4618      	mov	r0, r3
 8012088:	f7fd fba7 	bl	800f7da <get_fat>
 801208c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801208e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012094:	d104      	bne.n	80120a0 <f_lseek+0x306>
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	2201      	movs	r2, #1
 801209a:	755a      	strb	r2, [r3, #21]
 801209c:	2301      	movs	r3, #1
 801209e:	e081      	b.n	80121a4 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80120a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120a2:	2b01      	cmp	r3, #1
 80120a4:	d904      	bls.n	80120b0 <f_lseek+0x316>
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	699a      	ldr	r2, [r3, #24]
 80120aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120ac:	429a      	cmp	r2, r3
 80120ae:	d804      	bhi.n	80120ba <f_lseek+0x320>
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	2202      	movs	r2, #2
 80120b4:	755a      	strb	r2, [r3, #21]
 80120b6:	2302      	movs	r3, #2
 80120b8:	e074      	b.n	80121a4 <f_lseek+0x40a>
					fp->clust = clst;
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80120be:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80120c0:	683a      	ldr	r2, [r7, #0]
 80120c2:	68fb      	ldr	r3, [r7, #12]
 80120c4:	429a      	cmp	r2, r3
 80120c6:	d8c0      	bhi.n	801204a <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	699a      	ldr	r2, [r3, #24]
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	441a      	add	r2, r3
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80120d4:	683b      	ldr	r3, [r7, #0]
 80120d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d012      	beq.n	8012104 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80120e2:	4618      	mov	r0, r3
 80120e4:	f7fd fb5a 	bl	800f79c <clust2sect>
 80120e8:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80120ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d104      	bne.n	80120fa <f_lseek+0x360>
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	2202      	movs	r2, #2
 80120f4:	755a      	strb	r2, [r3, #21]
 80120f6:	2302      	movs	r3, #2
 80120f8:	e054      	b.n	80121a4 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80120fa:	683b      	ldr	r3, [r7, #0]
 80120fc:	0a5b      	lsrs	r3, r3, #9
 80120fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012100:	4413      	add	r3, r2
 8012102:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	699a      	ldr	r2, [r3, #24]
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	68db      	ldr	r3, [r3, #12]
 801210c:	429a      	cmp	r2, r3
 801210e:	d90a      	bls.n	8012126 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	699a      	ldr	r2, [r3, #24]
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	7d1b      	ldrb	r3, [r3, #20]
 801211c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012120:	b2da      	uxtb	r2, r3
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	699b      	ldr	r3, [r3, #24]
 801212a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801212e:	2b00      	cmp	r3, #0
 8012130:	d036      	beq.n	80121a0 <f_lseek+0x406>
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	6a1a      	ldr	r2, [r3, #32]
 8012136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012138:	429a      	cmp	r2, r3
 801213a:	d031      	beq.n	80121a0 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	7d1b      	ldrb	r3, [r3, #20]
 8012140:	b25b      	sxtb	r3, r3
 8012142:	2b00      	cmp	r3, #0
 8012144:	da18      	bge.n	8012178 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012146:	68bb      	ldr	r3, [r7, #8]
 8012148:	7858      	ldrb	r0, [r3, #1]
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	6a1a      	ldr	r2, [r3, #32]
 8012154:	2301      	movs	r3, #1
 8012156:	f7fc ff97 	bl	800f088 <disk_write>
 801215a:	4603      	mov	r3, r0
 801215c:	2b00      	cmp	r3, #0
 801215e:	d004      	beq.n	801216a <f_lseek+0x3d0>
 8012160:	687b      	ldr	r3, [r7, #4]
 8012162:	2201      	movs	r2, #1
 8012164:	755a      	strb	r2, [r3, #21]
 8012166:	2301      	movs	r3, #1
 8012168:	e01c      	b.n	80121a4 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	7d1b      	ldrb	r3, [r3, #20]
 801216e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012172:	b2da      	uxtb	r2, r3
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8012178:	68bb      	ldr	r3, [r7, #8]
 801217a:	7858      	ldrb	r0, [r3, #1]
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8012182:	2301      	movs	r3, #1
 8012184:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012186:	f7fc ff5f 	bl	800f048 <disk_read>
 801218a:	4603      	mov	r3, r0
 801218c:	2b00      	cmp	r3, #0
 801218e:	d004      	beq.n	801219a <f_lseek+0x400>
 8012190:	687b      	ldr	r3, [r7, #4]
 8012192:	2201      	movs	r2, #1
 8012194:	755a      	strb	r2, [r3, #21]
 8012196:	2301      	movs	r3, #1
 8012198:	e004      	b.n	80121a4 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801219e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80121a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	3740      	adds	r7, #64	; 0x40
 80121a8:	46bd      	mov	sp, r7
 80121aa:	bd80      	pop	{r7, pc}

080121ac <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b086      	sub	sp, #24
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
 80121b4:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d101      	bne.n	80121c0 <f_opendir+0x14>
 80121bc:	2309      	movs	r3, #9
 80121be:	e064      	b.n	801228a <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80121c4:	f107 010c 	add.w	r1, r7, #12
 80121c8:	463b      	mov	r3, r7
 80121ca:	2200      	movs	r2, #0
 80121cc:	4618      	mov	r0, r3
 80121ce:	f7fe ff73 	bl	80110b8 <find_volume>
 80121d2:	4603      	mov	r3, r0
 80121d4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80121d6:	7dfb      	ldrb	r3, [r7, #23]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d14f      	bne.n	801227c <f_opendir+0xd0>
		obj->fs = fs;
 80121dc:	68fa      	ldr	r2, [r7, #12]
 80121de:	693b      	ldr	r3, [r7, #16]
 80121e0:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80121e2:	683b      	ldr	r3, [r7, #0]
 80121e4:	4619      	mov	r1, r3
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	f7fe fe5a 	bl	8010ea0 <follow_path>
 80121ec:	4603      	mov	r3, r0
 80121ee:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80121f0:	7dfb      	ldrb	r3, [r7, #23]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d13d      	bne.n	8012272 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80121fc:	b25b      	sxtb	r3, r3
 80121fe:	2b00      	cmp	r3, #0
 8012200:	db12      	blt.n	8012228 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8012202:	693b      	ldr	r3, [r7, #16]
 8012204:	799b      	ldrb	r3, [r3, #6]
 8012206:	f003 0310 	and.w	r3, r3, #16
 801220a:	2b00      	cmp	r3, #0
 801220c:	d00a      	beq.n	8012224 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801220e:	68fa      	ldr	r2, [r7, #12]
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	6a1b      	ldr	r3, [r3, #32]
 8012214:	4619      	mov	r1, r3
 8012216:	4610      	mov	r0, r2
 8012218:	f7fd ff23 	bl	8010062 <ld_clust>
 801221c:	4602      	mov	r2, r0
 801221e:	693b      	ldr	r3, [r7, #16]
 8012220:	609a      	str	r2, [r3, #8]
 8012222:	e001      	b.n	8012228 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8012224:	2305      	movs	r3, #5
 8012226:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8012228:	7dfb      	ldrb	r3, [r7, #23]
 801222a:	2b00      	cmp	r3, #0
 801222c:	d121      	bne.n	8012272 <f_opendir+0xc6>
				obj->id = fs->id;
 801222e:	68fb      	ldr	r3, [r7, #12]
 8012230:	88da      	ldrh	r2, [r3, #6]
 8012232:	693b      	ldr	r3, [r7, #16]
 8012234:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8012236:	2100      	movs	r1, #0
 8012238:	6878      	ldr	r0, [r7, #4]
 801223a:	f7fd fd8b 	bl	800fd54 <dir_sdi>
 801223e:	4603      	mov	r3, r0
 8012240:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8012242:	7dfb      	ldrb	r3, [r7, #23]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d114      	bne.n	8012272 <f_opendir+0xc6>
					if (obj->sclust) {
 8012248:	693b      	ldr	r3, [r7, #16]
 801224a:	689b      	ldr	r3, [r3, #8]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d00d      	beq.n	801226c <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8012250:	2100      	movs	r1, #0
 8012252:	6878      	ldr	r0, [r7, #4]
 8012254:	f7fd f8d4 	bl	800f400 <inc_lock>
 8012258:	4602      	mov	r2, r0
 801225a:	693b      	ldr	r3, [r7, #16]
 801225c:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801225e:	693b      	ldr	r3, [r7, #16]
 8012260:	691b      	ldr	r3, [r3, #16]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d105      	bne.n	8012272 <f_opendir+0xc6>
 8012266:	2312      	movs	r3, #18
 8012268:	75fb      	strb	r3, [r7, #23]
 801226a:	e002      	b.n	8012272 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 801226c:	693b      	ldr	r3, [r7, #16]
 801226e:	2200      	movs	r2, #0
 8012270:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8012272:	7dfb      	ldrb	r3, [r7, #23]
 8012274:	2b04      	cmp	r3, #4
 8012276:	d101      	bne.n	801227c <f_opendir+0xd0>
 8012278:	2305      	movs	r3, #5
 801227a:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 801227c:	7dfb      	ldrb	r3, [r7, #23]
 801227e:	2b00      	cmp	r3, #0
 8012280:	d002      	beq.n	8012288 <f_opendir+0xdc>
 8012282:	693b      	ldr	r3, [r7, #16]
 8012284:	2200      	movs	r2, #0
 8012286:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012288:	7dfb      	ldrb	r3, [r7, #23]
}
 801228a:	4618      	mov	r0, r3
 801228c:	3718      	adds	r7, #24
 801228e:	46bd      	mov	sp, r7
 8012290:	bd80      	pop	{r7, pc}

08012292 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8012292:	b580      	push	{r7, lr}
 8012294:	b084      	sub	sp, #16
 8012296:	af00      	add	r7, sp, #0
 8012298:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	f107 0208 	add.w	r2, r7, #8
 80122a0:	4611      	mov	r1, r2
 80122a2:	4618      	mov	r0, r3
 80122a4:	f7ff f95a 	bl	801155c <validate>
 80122a8:	4603      	mov	r3, r0
 80122aa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80122ac:	7bfb      	ldrb	r3, [r7, #15]
 80122ae:	2b00      	cmp	r3, #0
 80122b0:	d110      	bne.n	80122d4 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	691b      	ldr	r3, [r3, #16]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d006      	beq.n	80122c8 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	691b      	ldr	r3, [r3, #16]
 80122be:	4618      	mov	r0, r3
 80122c0:	f7fd f92c 	bl	800f51c <dec_lock>
 80122c4:	4603      	mov	r3, r0
 80122c6:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 80122c8:	7bfb      	ldrb	r3, [r7, #15]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d102      	bne.n	80122d4 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	2200      	movs	r2, #0
 80122d2:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80122d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80122d6:	4618      	mov	r0, r3
 80122d8:	3710      	adds	r7, #16
 80122da:	46bd      	mov	sp, r7
 80122dc:	bd80      	pop	{r7, pc}

080122de <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80122de:	b580      	push	{r7, lr}
 80122e0:	b084      	sub	sp, #16
 80122e2:	af00      	add	r7, sp, #0
 80122e4:	6078      	str	r0, [r7, #4]
 80122e6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	f107 0208 	add.w	r2, r7, #8
 80122ee:	4611      	mov	r1, r2
 80122f0:	4618      	mov	r0, r3
 80122f2:	f7ff f933 	bl	801155c <validate>
 80122f6:	4603      	mov	r3, r0
 80122f8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80122fa:	7bfb      	ldrb	r3, [r7, #15]
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d126      	bne.n	801234e <f_readdir+0x70>
		if (!fno) {
 8012300:	683b      	ldr	r3, [r7, #0]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d106      	bne.n	8012314 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8012306:	2100      	movs	r1, #0
 8012308:	6878      	ldr	r0, [r7, #4]
 801230a:	f7fd fd23 	bl	800fd54 <dir_sdi>
 801230e:	4603      	mov	r3, r0
 8012310:	73fb      	strb	r3, [r7, #15]
 8012312:	e01c      	b.n	801234e <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8012314:	2100      	movs	r1, #0
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f7fe f8cd 	bl	80104b6 <dir_read>
 801231c:	4603      	mov	r3, r0
 801231e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8012320:	7bfb      	ldrb	r3, [r7, #15]
 8012322:	2b04      	cmp	r3, #4
 8012324:	d101      	bne.n	801232a <f_readdir+0x4c>
 8012326:	2300      	movs	r3, #0
 8012328:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 801232a:	7bfb      	ldrb	r3, [r7, #15]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d10e      	bne.n	801234e <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8012330:	6839      	ldr	r1, [r7, #0]
 8012332:	6878      	ldr	r0, [r7, #4]
 8012334:	f7fe fb1e 	bl	8010974 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8012338:	2100      	movs	r1, #0
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f7fd fd85 	bl	800fe4a <dir_next>
 8012340:	4603      	mov	r3, r0
 8012342:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8012344:	7bfb      	ldrb	r3, [r7, #15]
 8012346:	2b04      	cmp	r3, #4
 8012348:	d101      	bne.n	801234e <f_readdir+0x70>
 801234a:	2300      	movs	r3, #0
 801234c:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 801234e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012350:	4618      	mov	r0, r3
 8012352:	3710      	adds	r7, #16
 8012354:	46bd      	mov	sp, r7
 8012356:	bd80      	pop	{r7, pc}

08012358 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012358:	b480      	push	{r7}
 801235a:	b087      	sub	sp, #28
 801235c:	af00      	add	r7, sp, #0
 801235e:	60f8      	str	r0, [r7, #12]
 8012360:	60b9      	str	r1, [r7, #8]
 8012362:	4613      	mov	r3, r2
 8012364:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8012366:	2301      	movs	r3, #1
 8012368:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801236a:	2300      	movs	r3, #0
 801236c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801236e:	4b1f      	ldr	r3, [pc, #124]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 8012370:	7a5b      	ldrb	r3, [r3, #9]
 8012372:	b2db      	uxtb	r3, r3
 8012374:	2b00      	cmp	r3, #0
 8012376:	d131      	bne.n	80123dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012378:	4b1c      	ldr	r3, [pc, #112]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 801237a:	7a5b      	ldrb	r3, [r3, #9]
 801237c:	b2db      	uxtb	r3, r3
 801237e:	461a      	mov	r2, r3
 8012380:	4b1a      	ldr	r3, [pc, #104]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 8012382:	2100      	movs	r1, #0
 8012384:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012386:	4b19      	ldr	r3, [pc, #100]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 8012388:	7a5b      	ldrb	r3, [r3, #9]
 801238a:	b2db      	uxtb	r3, r3
 801238c:	4a17      	ldr	r2, [pc, #92]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 801238e:	009b      	lsls	r3, r3, #2
 8012390:	4413      	add	r3, r2
 8012392:	68fa      	ldr	r2, [r7, #12]
 8012394:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012396:	4b15      	ldr	r3, [pc, #84]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 8012398:	7a5b      	ldrb	r3, [r3, #9]
 801239a:	b2db      	uxtb	r3, r3
 801239c:	461a      	mov	r2, r3
 801239e:	4b13      	ldr	r3, [pc, #76]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 80123a0:	4413      	add	r3, r2
 80123a2:	79fa      	ldrb	r2, [r7, #7]
 80123a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80123a6:	4b11      	ldr	r3, [pc, #68]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 80123a8:	7a5b      	ldrb	r3, [r3, #9]
 80123aa:	b2db      	uxtb	r3, r3
 80123ac:	1c5a      	adds	r2, r3, #1
 80123ae:	b2d1      	uxtb	r1, r2
 80123b0:	4a0e      	ldr	r2, [pc, #56]	; (80123ec <FATFS_LinkDriverEx+0x94>)
 80123b2:	7251      	strb	r1, [r2, #9]
 80123b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80123b6:	7dbb      	ldrb	r3, [r7, #22]
 80123b8:	3330      	adds	r3, #48	; 0x30
 80123ba:	b2da      	uxtb	r2, r3
 80123bc:	68bb      	ldr	r3, [r7, #8]
 80123be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	3301      	adds	r3, #1
 80123c4:	223a      	movs	r2, #58	; 0x3a
 80123c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80123c8:	68bb      	ldr	r3, [r7, #8]
 80123ca:	3302      	adds	r3, #2
 80123cc:	222f      	movs	r2, #47	; 0x2f
 80123ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	3303      	adds	r3, #3
 80123d4:	2200      	movs	r2, #0
 80123d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80123d8:	2300      	movs	r3, #0
 80123da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80123dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80123de:	4618      	mov	r0, r3
 80123e0:	371c      	adds	r7, #28
 80123e2:	46bd      	mov	sp, r7
 80123e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123e8:	4770      	bx	lr
 80123ea:	bf00      	nop
 80123ec:	200209fc 	.word	0x200209fc

080123f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80123f0:	b580      	push	{r7, lr}
 80123f2:	b082      	sub	sp, #8
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
 80123f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80123fa:	2200      	movs	r2, #0
 80123fc:	6839      	ldr	r1, [r7, #0]
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f7ff ffaa 	bl	8012358 <FATFS_LinkDriverEx>
 8012404:	4603      	mov	r3, r0
}
 8012406:	4618      	mov	r0, r3
 8012408:	3708      	adds	r7, #8
 801240a:	46bd      	mov	sp, r7
 801240c:	bd80      	pop	{r7, pc}
	...

08012410 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8012410:	b480      	push	{r7}
 8012412:	b085      	sub	sp, #20
 8012414:	af00      	add	r7, sp, #0
 8012416:	6078      	str	r0, [r7, #4]
 8012418:	460b      	mov	r3, r1
 801241a:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 801241c:	2300      	movs	r3, #0
 801241e:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8012420:	2301      	movs	r3, #1
 8012422:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8012424:	4b15      	ldr	r3, [pc, #84]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 8012426:	7a5b      	ldrb	r3, [r3, #9]
 8012428:	b2db      	uxtb	r3, r3
 801242a:	2b00      	cmp	r3, #0
 801242c:	d01e      	beq.n	801246c <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	781b      	ldrb	r3, [r3, #0]
 8012432:	3b30      	subs	r3, #48	; 0x30
 8012434:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8012436:	7bbb      	ldrb	r3, [r7, #14]
 8012438:	4a10      	ldr	r2, [pc, #64]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 801243a:	009b      	lsls	r3, r3, #2
 801243c:	4413      	add	r3, r2
 801243e:	685b      	ldr	r3, [r3, #4]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d013      	beq.n	801246c <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8012444:	7bbb      	ldrb	r3, [r7, #14]
 8012446:	4a0d      	ldr	r2, [pc, #52]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 8012448:	009b      	lsls	r3, r3, #2
 801244a:	4413      	add	r3, r2
 801244c:	2200      	movs	r2, #0
 801244e:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8012450:	7bbb      	ldrb	r3, [r7, #14]
 8012452:	4a0a      	ldr	r2, [pc, #40]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 8012454:	4413      	add	r3, r2
 8012456:	2200      	movs	r2, #0
 8012458:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 801245a:	4b08      	ldr	r3, [pc, #32]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 801245c:	7a5b      	ldrb	r3, [r3, #9]
 801245e:	b2db      	uxtb	r3, r3
 8012460:	3b01      	subs	r3, #1
 8012462:	b2da      	uxtb	r2, r3
 8012464:	4b05      	ldr	r3, [pc, #20]	; (801247c <FATFS_UnLinkDriverEx+0x6c>)
 8012466:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8012468:	2300      	movs	r3, #0
 801246a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 801246c:	7bfb      	ldrb	r3, [r7, #15]
}
 801246e:	4618      	mov	r0, r3
 8012470:	3714      	adds	r7, #20
 8012472:	46bd      	mov	sp, r7
 8012474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012478:	4770      	bx	lr
 801247a:	bf00      	nop
 801247c:	200209fc 	.word	0x200209fc

08012480 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b082      	sub	sp, #8
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8012488:	2100      	movs	r1, #0
 801248a:	6878      	ldr	r0, [r7, #4]
 801248c:	f7ff ffc0 	bl	8012410 <FATFS_UnLinkDriverEx>
 8012490:	4603      	mov	r3, r0
}
 8012492:	4618      	mov	r0, r3
 8012494:	3708      	adds	r7, #8
 8012496:	46bd      	mov	sp, r7
 8012498:	bd80      	pop	{r7, pc}
	...

0801249c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801249c:	b480      	push	{r7}
 801249e:	b085      	sub	sp, #20
 80124a0:	af00      	add	r7, sp, #0
 80124a2:	4603      	mov	r3, r0
 80124a4:	6039      	str	r1, [r7, #0]
 80124a6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80124a8:	88fb      	ldrh	r3, [r7, #6]
 80124aa:	2b7f      	cmp	r3, #127	; 0x7f
 80124ac:	d802      	bhi.n	80124b4 <ff_convert+0x18>
		c = chr;
 80124ae:	88fb      	ldrh	r3, [r7, #6]
 80124b0:	81fb      	strh	r3, [r7, #14]
 80124b2:	e025      	b.n	8012500 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80124b4:	683b      	ldr	r3, [r7, #0]
 80124b6:	2b00      	cmp	r3, #0
 80124b8:	d00b      	beq.n	80124d2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80124ba:	88fb      	ldrh	r3, [r7, #6]
 80124bc:	2bff      	cmp	r3, #255	; 0xff
 80124be:	d805      	bhi.n	80124cc <ff_convert+0x30>
 80124c0:	88fb      	ldrh	r3, [r7, #6]
 80124c2:	3b80      	subs	r3, #128	; 0x80
 80124c4:	4a12      	ldr	r2, [pc, #72]	; (8012510 <ff_convert+0x74>)
 80124c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124ca:	e000      	b.n	80124ce <ff_convert+0x32>
 80124cc:	2300      	movs	r3, #0
 80124ce:	81fb      	strh	r3, [r7, #14]
 80124d0:	e016      	b.n	8012500 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80124d2:	2300      	movs	r3, #0
 80124d4:	81fb      	strh	r3, [r7, #14]
 80124d6:	e009      	b.n	80124ec <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80124d8:	89fb      	ldrh	r3, [r7, #14]
 80124da:	4a0d      	ldr	r2, [pc, #52]	; (8012510 <ff_convert+0x74>)
 80124dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124e0:	88fa      	ldrh	r2, [r7, #6]
 80124e2:	429a      	cmp	r2, r3
 80124e4:	d006      	beq.n	80124f4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80124e6:	89fb      	ldrh	r3, [r7, #14]
 80124e8:	3301      	adds	r3, #1
 80124ea:	81fb      	strh	r3, [r7, #14]
 80124ec:	89fb      	ldrh	r3, [r7, #14]
 80124ee:	2b7f      	cmp	r3, #127	; 0x7f
 80124f0:	d9f2      	bls.n	80124d8 <ff_convert+0x3c>
 80124f2:	e000      	b.n	80124f6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80124f4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80124f6:	89fb      	ldrh	r3, [r7, #14]
 80124f8:	3380      	adds	r3, #128	; 0x80
 80124fa:	b29b      	uxth	r3, r3
 80124fc:	b2db      	uxtb	r3, r3
 80124fe:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8012500:	89fb      	ldrh	r3, [r7, #14]
}
 8012502:	4618      	mov	r0, r3
 8012504:	3714      	adds	r7, #20
 8012506:	46bd      	mov	sp, r7
 8012508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801250c:	4770      	bx	lr
 801250e:	bf00      	nop
 8012510:	08024d1c 	.word	0x08024d1c

08012514 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8012514:	b480      	push	{r7}
 8012516:	b087      	sub	sp, #28
 8012518:	af00      	add	r7, sp, #0
 801251a:	4603      	mov	r3, r0
 801251c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801251e:	88fb      	ldrh	r3, [r7, #6]
 8012520:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012524:	d201      	bcs.n	801252a <ff_wtoupper+0x16>
 8012526:	4b3e      	ldr	r3, [pc, #248]	; (8012620 <ff_wtoupper+0x10c>)
 8012528:	e000      	b.n	801252c <ff_wtoupper+0x18>
 801252a:	4b3e      	ldr	r3, [pc, #248]	; (8012624 <ff_wtoupper+0x110>)
 801252c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801252e:	697b      	ldr	r3, [r7, #20]
 8012530:	1c9a      	adds	r2, r3, #2
 8012532:	617a      	str	r2, [r7, #20]
 8012534:	881b      	ldrh	r3, [r3, #0]
 8012536:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8012538:	8a7b      	ldrh	r3, [r7, #18]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d068      	beq.n	8012610 <ff_wtoupper+0xfc>
 801253e:	88fa      	ldrh	r2, [r7, #6]
 8012540:	8a7b      	ldrh	r3, [r7, #18]
 8012542:	429a      	cmp	r2, r3
 8012544:	d364      	bcc.n	8012610 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8012546:	697b      	ldr	r3, [r7, #20]
 8012548:	1c9a      	adds	r2, r3, #2
 801254a:	617a      	str	r2, [r7, #20]
 801254c:	881b      	ldrh	r3, [r3, #0]
 801254e:	823b      	strh	r3, [r7, #16]
 8012550:	8a3b      	ldrh	r3, [r7, #16]
 8012552:	0a1b      	lsrs	r3, r3, #8
 8012554:	81fb      	strh	r3, [r7, #14]
 8012556:	8a3b      	ldrh	r3, [r7, #16]
 8012558:	b2db      	uxtb	r3, r3
 801255a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801255c:	88fa      	ldrh	r2, [r7, #6]
 801255e:	8a79      	ldrh	r1, [r7, #18]
 8012560:	8a3b      	ldrh	r3, [r7, #16]
 8012562:	440b      	add	r3, r1
 8012564:	429a      	cmp	r2, r3
 8012566:	da49      	bge.n	80125fc <ff_wtoupper+0xe8>
			switch (cmd) {
 8012568:	89fb      	ldrh	r3, [r7, #14]
 801256a:	2b08      	cmp	r3, #8
 801256c:	d84f      	bhi.n	801260e <ff_wtoupper+0xfa>
 801256e:	a201      	add	r2, pc, #4	; (adr r2, 8012574 <ff_wtoupper+0x60>)
 8012570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012574:	08012599 	.word	0x08012599
 8012578:	080125ab 	.word	0x080125ab
 801257c:	080125c1 	.word	0x080125c1
 8012580:	080125c9 	.word	0x080125c9
 8012584:	080125d1 	.word	0x080125d1
 8012588:	080125d9 	.word	0x080125d9
 801258c:	080125e1 	.word	0x080125e1
 8012590:	080125e9 	.word	0x080125e9
 8012594:	080125f1 	.word	0x080125f1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8012598:	88fa      	ldrh	r2, [r7, #6]
 801259a:	8a7b      	ldrh	r3, [r7, #18]
 801259c:	1ad3      	subs	r3, r2, r3
 801259e:	005b      	lsls	r3, r3, #1
 80125a0:	697a      	ldr	r2, [r7, #20]
 80125a2:	4413      	add	r3, r2
 80125a4:	881b      	ldrh	r3, [r3, #0]
 80125a6:	80fb      	strh	r3, [r7, #6]
 80125a8:	e027      	b.n	80125fa <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 80125aa:	88fa      	ldrh	r2, [r7, #6]
 80125ac:	8a7b      	ldrh	r3, [r7, #18]
 80125ae:	1ad3      	subs	r3, r2, r3
 80125b0:	b29b      	uxth	r3, r3
 80125b2:	f003 0301 	and.w	r3, r3, #1
 80125b6:	b29b      	uxth	r3, r3
 80125b8:	88fa      	ldrh	r2, [r7, #6]
 80125ba:	1ad3      	subs	r3, r2, r3
 80125bc:	80fb      	strh	r3, [r7, #6]
 80125be:	e01c      	b.n	80125fa <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80125c0:	88fb      	ldrh	r3, [r7, #6]
 80125c2:	3b10      	subs	r3, #16
 80125c4:	80fb      	strh	r3, [r7, #6]
 80125c6:	e018      	b.n	80125fa <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80125c8:	88fb      	ldrh	r3, [r7, #6]
 80125ca:	3b20      	subs	r3, #32
 80125cc:	80fb      	strh	r3, [r7, #6]
 80125ce:	e014      	b.n	80125fa <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80125d0:	88fb      	ldrh	r3, [r7, #6]
 80125d2:	3b30      	subs	r3, #48	; 0x30
 80125d4:	80fb      	strh	r3, [r7, #6]
 80125d6:	e010      	b.n	80125fa <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80125d8:	88fb      	ldrh	r3, [r7, #6]
 80125da:	3b1a      	subs	r3, #26
 80125dc:	80fb      	strh	r3, [r7, #6]
 80125de:	e00c      	b.n	80125fa <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80125e0:	88fb      	ldrh	r3, [r7, #6]
 80125e2:	3308      	adds	r3, #8
 80125e4:	80fb      	strh	r3, [r7, #6]
 80125e6:	e008      	b.n	80125fa <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80125e8:	88fb      	ldrh	r3, [r7, #6]
 80125ea:	3b50      	subs	r3, #80	; 0x50
 80125ec:	80fb      	strh	r3, [r7, #6]
 80125ee:	e004      	b.n	80125fa <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80125f0:	88fb      	ldrh	r3, [r7, #6]
 80125f2:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80125f6:	80fb      	strh	r3, [r7, #6]
 80125f8:	bf00      	nop
			}
			break;
 80125fa:	e008      	b.n	801260e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80125fc:	89fb      	ldrh	r3, [r7, #14]
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d195      	bne.n	801252e <ff_wtoupper+0x1a>
 8012602:	8a3b      	ldrh	r3, [r7, #16]
 8012604:	005b      	lsls	r3, r3, #1
 8012606:	697a      	ldr	r2, [r7, #20]
 8012608:	4413      	add	r3, r2
 801260a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801260c:	e78f      	b.n	801252e <ff_wtoupper+0x1a>
			break;
 801260e:	bf00      	nop
	}

	return chr;
 8012610:	88fb      	ldrh	r3, [r7, #6]
}
 8012612:	4618      	mov	r0, r3
 8012614:	371c      	adds	r7, #28
 8012616:	46bd      	mov	sp, r7
 8012618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261c:	4770      	bx	lr
 801261e:	bf00      	nop
 8012620:	08024e1c 	.word	0x08024e1c
 8012624:	08025010 	.word	0x08025010

08012628 <Adjust_Brightness>:
#include <App_BacklightControl.h>

uint16_t Light_Sensor_Values[2];

void Adjust_Brightness(uint16_t value)
{
 8012628:	b580      	push	{r7, lr}
 801262a:	b082      	sub	sp, #8
 801262c:	af00      	add	r7, sp, #0
 801262e:	4603      	mov	r3, r0
 8012630:	80fb      	strh	r3, [r7, #6]
	if(value > 100)
 8012632:	88fb      	ldrh	r3, [r7, #6]
 8012634:	2b64      	cmp	r3, #100	; 0x64
 8012636:	d903      	bls.n	8012640 <Adjust_Brightness+0x18>
	{
		MX_TIM5_Init(10);
 8012638:	200a      	movs	r0, #10
 801263a:	f003 f847 	bl	80156cc <MX_TIM5_Init>
	}
	else
	{
		MX_TIM5_Init(10);
	}
}
 801263e:	e009      	b.n	8012654 <Adjust_Brightness+0x2c>
	else if(value > 50)
 8012640:	88fb      	ldrh	r3, [r7, #6]
 8012642:	2b32      	cmp	r3, #50	; 0x32
 8012644:	d903      	bls.n	801264e <Adjust_Brightness+0x26>
		MX_TIM5_Init(10);
 8012646:	200a      	movs	r0, #10
 8012648:	f003 f840 	bl	80156cc <MX_TIM5_Init>
}
 801264c:	e002      	b.n	8012654 <Adjust_Brightness+0x2c>
		MX_TIM5_Init(10);
 801264e:	200a      	movs	r0, #10
 8012650:	f003 f83c 	bl	80156cc <MX_TIM5_Init>
}
 8012654:	bf00      	nop
 8012656:	3708      	adds	r7, #8
 8012658:	46bd      	mov	sp, r7
 801265a:	bd80      	pop	{r7, pc}

0801265c <LCD_Brightness_Control>:

void LCD_Brightness_Control()
{
 801265c:	b580      	push	{r7, lr}
 801265e:	af00      	add	r7, sp, #0
	ADPS9309_GetValues(Light_Sensor_Values);
 8012660:	4804      	ldr	r0, [pc, #16]	; (8012674 <LCD_Brightness_Control+0x18>)
 8012662:	f003 fe51 	bl	8016308 <ADPS9309_GetValues>
	Adjust_Brightness(Light_Sensor_Values[0]);
 8012666:	4b03      	ldr	r3, [pc, #12]	; (8012674 <LCD_Brightness_Control+0x18>)
 8012668:	881b      	ldrh	r3, [r3, #0]
 801266a:	4618      	mov	r0, r3
 801266c:	f7ff ffdc 	bl	8012628 <Adjust_Brightness>
}
 8012670:	bf00      	nop
 8012672:	bd80      	pop	{r7, pc}
 8012674:	200215d0 	.word	0x200215d0

08012678 <Application_Init>:

#include "main.h"
#include "APDS9309.h"

void Application_Init(void)
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b08e      	sub	sp, #56	; 0x38
 801267c:	af00      	add	r7, sp, #0

	/*--------------------------------
	 *Delay startup
	 *------------------------------*/
	HAL_Delay(100);
 801267e:	2064      	movs	r0, #100	; 0x64
 8012680:	f7ee fcac 	bl	8000fdc <HAL_Delay>
	//Configure peripherals
	/***************************************************************/

	//IO_App_Init();

	SPI_Test();
 8012684:	f007 fcb3 	bl	8019fee <SPI_Test>

	Init_M41T94rtc();
 8012688:	f004 fbb6 	bl	8016df8 <Init_M41T94rtc>

	DMA_Init();
 801268c:	f006 fbb0 	bl	8018df0 <DMA_Init>

	// TODO  App_VisionModules_Init();

	//TODO  App_EventManager_Init();

	if(NV_RAM_SPI_Test() == SPI_OK)
 8012690:	f006 f837 	bl	8018702 <NV_RAM_SPI_Test>
 8012694:	4603      	mov	r3, r0
 8012696:	2b00      	cmp	r3, #0
 8012698:	d103      	bne.n	80126a2 <Application_Init+0x2a>
	{
		IC_Flags.RTC_OK = true;
 801269a:	4b20      	ldr	r3, [pc, #128]	; (801271c <Application_Init+0xa4>)
 801269c:	2201      	movs	r2, #1
 801269e:	701a      	strb	r2, [r3, #0]
 80126a0:	e002      	b.n	80126a8 <Application_Init+0x30>
	}
	else
	{
		IC_Flags.RTC_OK = false;
 80126a2:	4b1e      	ldr	r3, [pc, #120]	; (801271c <Application_Init+0xa4>)
 80126a4:	2200      	movs	r2, #0
 80126a6:	701a      	strb	r2, [r3, #0]
	}

	if(ADPS9309_Init() == APDS9309_OK)
 80126a8:	f003 fdfa 	bl	80162a0 <ADPS9309_Init>
 80126ac:	4603      	mov	r3, r0
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d103      	bne.n	80126ba <Application_Init+0x42>
	{
		IC_Flags.Light_Sensor_OK = true;
 80126b2:	4b1a      	ldr	r3, [pc, #104]	; (801271c <Application_Init+0xa4>)
 80126b4:	2201      	movs	r2, #1
 80126b6:	705a      	strb	r2, [r3, #1]
 80126b8:	e002      	b.n	80126c0 <Application_Init+0x48>
	}
	else
	{
		IC_Flags.Light_Sensor_OK = false;
 80126ba:	4b18      	ldr	r3, [pc, #96]	; (801271c <Application_Init+0xa4>)
 80126bc:	2200      	movs	r2, #0
 80126be:	705a      	strb	r2, [r3, #1]
	}

	/*===============================
	 * Initialise ACK flag
	 *==============================*/
	App_ACK_Init ();
 80126c0:	f000 fa14 	bl	8012aec <App_ACK_Init>

	//=== Initialise LCD ===
	LCD_Init();
 80126c4:	f006 fe3e 	bl	8019344 <LCD_Init>
	uint8_t NOR_STATUS = 0;
 80126c8:	2300      	movs	r3, #0
 80126ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char NOR_Msg[50] = {0};
 80126ce:	1d3b      	adds	r3, r7, #4
 80126d0:	2232      	movs	r2, #50	; 0x32
 80126d2:	2100      	movs	r1, #0
 80126d4:	4618      	mov	r0, r3
 80126d6:	f00b fdbc 	bl	801e252 <memset>
	/****************************************************************/
	//Configure External NORFLASH Device
	/***************************************************************/
	S29GL01GS_Init(&NOR_STATUS, &NOR_Msg[0]);
 80126da:	1d3a      	adds	r2, r7, #4
 80126dc:	f107 0337 	add.w	r3, r7, #55	; 0x37
 80126e0:	4611      	mov	r1, r2
 80126e2:	4618      	mov	r0, r3
 80126e4:	f006 f8bc 	bl	8018860 <S29GL01GS_Init>

	if(NOR_STATUS == 0)
 80126e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d103      	bne.n	80126f8 <Application_Init+0x80>
	{
		IC_Flags.NOR_FLASH_OK = true;
 80126f0:	4b0a      	ldr	r3, [pc, #40]	; (801271c <Application_Init+0xa4>)
 80126f2:	2201      	movs	r2, #1
 80126f4:	709a      	strb	r2, [r3, #2]
 80126f6:	e002      	b.n	80126fe <Application_Init+0x86>
	}
	else
	{
		IC_Flags.NOR_FLASH_OK = false;
 80126f8:	4b08      	ldr	r3, [pc, #32]	; (801271c <Application_Init+0xa4>)
 80126fa:	2200      	movs	r2, #0
 80126fc:	709a      	strb	r2, [r3, #2]
	}
//	S29GL01GS_Test();

	//=== SN65DSI83_Send_Settings();
	SN65DSI83_Send_Settings();
 80126fe:	f006 faaf 	bl	8018c60 <SN65DSI83_Send_Settings>



	TIM3_Start();
 8012702:	f007 fce7 	bl	801a0d4 <TIM3_Start>

	// === Turn on Display ===
	BSP_LCD_DisplayOn();
 8012706:	f004 f952 	bl	80169ae <BSP_LCD_DisplayOn>

	// === Clear Screen Black ===
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 801270a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 801270e:	f003 ff41 	bl	8016594 <BSP_LCD_Clear>

	//	IO_Output_control(LCD_Power, On);
	//	IO_Output_control(LCD_BL, On);
}
 8012712:	bf00      	nop
 8012714:	3738      	adds	r7, #56	; 0x38
 8012716:	46bd      	mov	sp, r7
 8012718:	bd80      	pop	{r7, pc}
 801271a:	bf00      	nop
 801271c:	20021404 	.word	0x20021404

08012720 <IO_App_Read_Inputs>:
 *---------
 * None
 *
 *-----------------------------------------*/
void IO_App_Read_Inputs(void)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	af00      	add	r7, sp, #0
	Input_Flags.Estop_Mon 				= IO_Input_Read(Estop_Mon);
 8012724:	2000      	movs	r0, #0
 8012726:	f006 fbbf 	bl	8018ea8 <IO_Input_Read>
 801272a:	4603      	mov	r3, r0
 801272c:	461a      	mov	r2, r3
 801272e:	4bbe      	ldr	r3, [pc, #760]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012730:	701a      	strb	r2, [r3, #0]
	Input_Flags.Button_1        		= IO_Input_Read(Button_1     );
 8012732:	2001      	movs	r0, #1
 8012734:	f006 fbb8 	bl	8018ea8 <IO_Input_Read>
 8012738:	4603      	mov	r3, r0
 801273a:	461a      	mov	r2, r3
 801273c:	4bba      	ldr	r3, [pc, #744]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801273e:	705a      	strb	r2, [r3, #1]
	Input_Flags.Button_2        		= IO_Input_Read(Button_2     );
 8012740:	2002      	movs	r0, #2
 8012742:	f006 fbb1 	bl	8018ea8 <IO_Input_Read>
 8012746:	4603      	mov	r3, r0
 8012748:	461a      	mov	r2, r3
 801274a:	4bb7      	ldr	r3, [pc, #732]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801274c:	709a      	strb	r2, [r3, #2]
	Input_Flags.Button_3        		= IO_Input_Read(Button_3     );
 801274e:	2003      	movs	r0, #3
 8012750:	f006 fbaa 	bl	8018ea8 <IO_Input_Read>
 8012754:	4603      	mov	r3, r0
 8012756:	461a      	mov	r2, r3
 8012758:	4bb3      	ldr	r3, [pc, #716]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801275a:	70da      	strb	r2, [r3, #3]
	Input_Flags.Button_4        		= IO_Input_Read(Button_4     );
 801275c:	2004      	movs	r0, #4
 801275e:	f006 fba3 	bl	8018ea8 <IO_Input_Read>
 8012762:	4603      	mov	r3, r0
 8012764:	461a      	mov	r2, r3
 8012766:	4bb0      	ldr	r3, [pc, #704]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012768:	711a      	strb	r2, [r3, #4]
	Input_Flags.Button_5        		= IO_Input_Read(Button_5     );
 801276a:	2005      	movs	r0, #5
 801276c:	f006 fb9c 	bl	8018ea8 <IO_Input_Read>
 8012770:	4603      	mov	r3, r0
 8012772:	461a      	mov	r2, r3
 8012774:	4bac      	ldr	r3, [pc, #688]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012776:	715a      	strb	r2, [r3, #5]
	Input_Flags.USB_OTG_Fault   		= IO_Input_Read(USB_OTG_Fault);
 8012778:	2006      	movs	r0, #6
 801277a:	f006 fb95 	bl	8018ea8 <IO_Input_Read>
 801277e:	4603      	mov	r3, r0
 8012780:	461a      	mov	r2, r3
 8012782:	4ba9      	ldr	r3, [pc, #676]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012784:	719a      	strb	r2, [r3, #6]
	Input_Flags.Proxy1_PNP      		= IO_Input_Read(Proxy1_PNP   );
 8012786:	2007      	movs	r0, #7
 8012788:	f006 fb8e 	bl	8018ea8 <IO_Input_Read>
 801278c:	4603      	mov	r3, r0
 801278e:	461a      	mov	r2, r3
 8012790:	4ba5      	ldr	r3, [pc, #660]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012792:	71da      	strb	r2, [r3, #7]
	Input_Flags.Proxy1_NPN      		= IO_Input_Read(Proxy1_NPN   );
 8012794:	2008      	movs	r0, #8
 8012796:	f006 fb87 	bl	8018ea8 <IO_Input_Read>
 801279a:	4603      	mov	r3, r0
 801279c:	461a      	mov	r2, r3
 801279e:	4ba2      	ldr	r3, [pc, #648]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127a0:	721a      	strb	r2, [r3, #8]
	Input_Flags.Ext_In_2        		= IO_Input_Read(Ext_In_2     );
 80127a2:	2009      	movs	r0, #9
 80127a4:	f006 fb80 	bl	8018ea8 <IO_Input_Read>
 80127a8:	4603      	mov	r3, r0
 80127aa:	461a      	mov	r2, r3
 80127ac:	4b9e      	ldr	r3, [pc, #632]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127ae:	725a      	strb	r2, [r3, #9]
	Input_Flags.Ext_In_3        		= IO_Input_Read(Ext_In_3     );
 80127b0:	200a      	movs	r0, #10
 80127b2:	f006 fb79 	bl	8018ea8 <IO_Input_Read>
 80127b6:	4603      	mov	r3, r0
 80127b8:	461a      	mov	r2, r3
 80127ba:	4b9b      	ldr	r3, [pc, #620]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127bc:	729a      	strb	r2, [r3, #10]
	Input_Flags.Ext_In_4        		= IO_Input_Read(Ext_In_4     );
 80127be:	200b      	movs	r0, #11
 80127c0:	f006 fb72 	bl	8018ea8 <IO_Input_Read>
 80127c4:	4603      	mov	r3, r0
 80127c6:	461a      	mov	r2, r3
 80127c8:	4b97      	ldr	r3, [pc, #604]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127ca:	72da      	strb	r2, [r3, #11]
	Input_Flags.Ext_In_5        		= IO_Input_Read(Ext_In_5     );
 80127cc:	200c      	movs	r0, #12
 80127ce:	f006 fb6b 	bl	8018ea8 <IO_Input_Read>
 80127d2:	4603      	mov	r3, r0
 80127d4:	461a      	mov	r2, r3
 80127d6:	4b94      	ldr	r3, [pc, #592]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127d8:	731a      	strb	r2, [r3, #12]
	Input_Flags.Ext_In_6        		= IO_Input_Read(Ext_In_6     );
 80127da:	200d      	movs	r0, #13
 80127dc:	f006 fb64 	bl	8018ea8 <IO_Input_Read>
 80127e0:	4603      	mov	r3, r0
 80127e2:	461a      	mov	r2, r3
 80127e4:	4b90      	ldr	r3, [pc, #576]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127e6:	735a      	strb	r2, [r3, #13]
	Input_Flags.Ext_In_1        		= IO_Input_Read(Ext_In_1     );
 80127e8:	200e      	movs	r0, #14
 80127ea:	f006 fb5d 	bl	8018ea8 <IO_Input_Read>
 80127ee:	4603      	mov	r3, r0
 80127f0:	461a      	mov	r2, r3
 80127f2:	4b8d      	ldr	r3, [pc, #564]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80127f4:	739a      	strb	r2, [r3, #14]
	Input_Flags.Estop_In_Ext    		= IO_Input_Read(Estop_In_Ext );
 80127f6:	200f      	movs	r0, #15
 80127f8:	f006 fb56 	bl	8018ea8 <IO_Input_Read>
 80127fc:	4603      	mov	r3, r0
 80127fe:	461a      	mov	r2, r3
 8012800:	4b89      	ldr	r3, [pc, #548]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012802:	73da      	strb	r2, [r3, #15]
	Input_Flags.CNTRL_InEXT     		= IO_Input_Read(CNTRL_InEXT  );
 8012804:	2010      	movs	r0, #16
 8012806:	f006 fb4f 	bl	8018ea8 <IO_Input_Read>
 801280a:	4603      	mov	r3, r0
 801280c:	461a      	mov	r2, r3
 801280e:	4b86      	ldr	r3, [pc, #536]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012810:	741a      	strb	r2, [r3, #16]
	Input_Flags.CNTRL_InFWD     		= IO_Input_Read(CNTRL_InFWD  );
 8012812:	2011      	movs	r0, #17
 8012814:	f006 fb48 	bl	8018ea8 <IO_Input_Read>
 8012818:	4603      	mov	r3, r0
 801281a:	461a      	mov	r2, r3
 801281c:	4b82      	ldr	r3, [pc, #520]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801281e:	745a      	strb	r2, [r3, #17]
	Input_Flags.CNTRL_InREV     		= IO_Input_Read(CNTRL_InREV  );
 8012820:	2012      	movs	r0, #18
 8012822:	f006 fb41 	bl	8018ea8 <IO_Input_Read>
 8012826:	4603      	mov	r3, r0
 8012828:	461a      	mov	r2, r3
 801282a:	4b7f      	ldr	r3, [pc, #508]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801282c:	749a      	strb	r2, [r3, #18]
	Input_Flags.CNTRL_InRES     		= IO_Input_Read(CNTRL_InRES  );
 801282e:	2013      	movs	r0, #19
 8012830:	f006 fb3a 	bl	8018ea8 <IO_Input_Read>
 8012834:	4603      	mov	r3, r0
 8012836:	461a      	mov	r2, r3
 8012838:	4b7b      	ldr	r3, [pc, #492]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801283a:	74da      	strb	r2, [r3, #19]
	Input_Flags.RWD_CTS         		= IO_Input_Read(RWD_CTS      );
 801283c:	2014      	movs	r0, #20
 801283e:	f006 fb33 	bl	8018ea8 <IO_Input_Read>
 8012842:	4603      	mov	r3, r0
 8012844:	461a      	mov	r2, r3
 8012846:	4b78      	ldr	r3, [pc, #480]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012848:	751a      	strb	r2, [r3, #20]
	Input_Flags.Proxy2_NPN      		= IO_Input_Read(Proxy2_NPN   );
 801284a:	2015      	movs	r0, #21
 801284c:	f006 fb2c 	bl	8018ea8 <IO_Input_Read>
 8012850:	4603      	mov	r3, r0
 8012852:	461a      	mov	r2, r3
 8012854:	4b74      	ldr	r3, [pc, #464]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012856:	755a      	strb	r2, [r3, #21]
	Input_Flags.Expander_Int    		= IO_Input_Read(Expander_Int );
 8012858:	2016      	movs	r0, #22
 801285a:	f006 fb25 	bl	8018ea8 <IO_Input_Read>
 801285e:	4603      	mov	r3, r0
 8012860:	461a      	mov	r2, r3
 8012862:	4b71      	ldr	r3, [pc, #452]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012864:	759a      	strb	r2, [r3, #22]
	Input_Flags.Estop_In_Int    		= IO_Input_Read(Estop_In_Int );
 8012866:	2017      	movs	r0, #23
 8012868:	f006 fb1e 	bl	8018ea8 <IO_Input_Read>
 801286c:	4603      	mov	r3, r0
 801286e:	461a      	mov	r2, r3
 8012870:	4b6d      	ldr	r3, [pc, #436]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012872:	75da      	strb	r2, [r3, #23]
	Input_Flags.Module_detect1			= IO_Input_Read(Module_detect1			);//1//IO_Expander Inputs : IO_Epander1
 8012874:	2018      	movs	r0, #24
 8012876:	f006 fb17 	bl	8018ea8 <IO_Input_Read>
 801287a:	4603      	mov	r3, r0
 801287c:	461a      	mov	r2, r3
 801287e:	4b6a      	ldr	r3, [pc, #424]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012880:	761a      	strb	r2, [r3, #24]
	Input_Flags.Module_detect2			= IO_Input_Read(Module_detect2			);//2
 8012882:	2019      	movs	r0, #25
 8012884:	f006 fb10 	bl	8018ea8 <IO_Input_Read>
 8012888:	4603      	mov	r3, r0
 801288a:	461a      	mov	r2, r3
 801288c:	4b66      	ldr	r3, [pc, #408]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801288e:	765a      	strb	r2, [r3, #25]
	Input_Flags.Module_detect3			= IO_Input_Read(Module_detect3			);//3
 8012890:	201a      	movs	r0, #26
 8012892:	f006 fb09 	bl	8018ea8 <IO_Input_Read>
 8012896:	4603      	mov	r3, r0
 8012898:	461a      	mov	r2, r3
 801289a:	4b63      	ldr	r3, [pc, #396]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 801289c:	769a      	strb	r2, [r3, #26]
	Input_Flags.Module_detect4			= IO_Input_Read(Module_detect4			);//4
 801289e:	201b      	movs	r0, #27
 80128a0:	f006 fb02 	bl	8018ea8 <IO_Input_Read>
 80128a4:	4603      	mov	r3, r0
 80128a6:	461a      	mov	r2, r3
 80128a8:	4b5f      	ldr	r3, [pc, #380]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128aa:	76da      	strb	r2, [r3, #27]
	Input_Flags.Charge_Active			= IO_Input_Read(Charge_Active			);//5
 80128ac:	201c      	movs	r0, #28
 80128ae:	f006 fafb 	bl	8018ea8 <IO_Input_Read>
 80128b2:	4603      	mov	r3, r0
 80128b4:	461a      	mov	r2, r3
 80128b6:	4b5c      	ldr	r3, [pc, #368]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128b8:	771a      	strb	r2, [r3, #28]
	Input_Flags.PSU_Protect				= IO_Input_Read(PSU_Protect				);//6
 80128ba:	201d      	movs	r0, #29
 80128bc:	f006 faf4 	bl	8018ea8 <IO_Input_Read>
 80128c0:	4603      	mov	r3, r0
 80128c2:	461a      	mov	r2, r3
 80128c4:	4b58      	ldr	r3, [pc, #352]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128c6:	775a      	strb	r2, [r3, #29]
	Input_Flags.fbk_CAN_PWR				= IO_Input_Read(fbk_CAN_PWR				);//7	//: IO_Epander2
 80128c8:	201e      	movs	r0, #30
 80128ca:	f006 faed 	bl	8018ea8 <IO_Input_Read>
 80128ce:	4603      	mov	r3, r0
 80128d0:	461a      	mov	r2, r3
 80128d2:	4b55      	ldr	r3, [pc, #340]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128d4:	779a      	strb	r2, [r3, #30]
	Input_Flags.fbk_V_EXT_Uart			= IO_Input_Read(fbk_V_EXT_Uart			);//8
 80128d6:	201f      	movs	r0, #31
 80128d8:	f006 fae6 	bl	8018ea8 <IO_Input_Read>
 80128dc:	4603      	mov	r3, r0
 80128de:	461a      	mov	r2, r3
 80128e0:	4b51      	ldr	r3, [pc, #324]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128e2:	77da      	strb	r2, [r3, #31]
	Input_Flags.fbk_V_Proxy				= IO_Input_Read(fbk_V_Proxy				);//9
 80128e4:	2020      	movs	r0, #32
 80128e6:	f006 fadf 	bl	8018ea8 <IO_Input_Read>
 80128ea:	4603      	mov	r3, r0
 80128ec:	461a      	mov	r2, r3
 80128ee:	4b4e      	ldr	r3, [pc, #312]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80128f0:	f883 2020 	strb.w	r2, [r3, #32]
	Input_Flags.fbk_V_Ethernet			= IO_Input_Read(fbk_V_Ethernet			);//10
 80128f4:	2021      	movs	r0, #33	; 0x21
 80128f6:	f006 fad7 	bl	8018ea8 <IO_Input_Read>
 80128fa:	4603      	mov	r3, r0
 80128fc:	461a      	mov	r2, r3
 80128fe:	4b4a      	ldr	r3, [pc, #296]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012900:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	Input_Flags.fbk_V_Control			= IO_Input_Read(fbk_V_Control			);//11
 8012904:	2022      	movs	r0, #34	; 0x22
 8012906:	f006 facf 	bl	8018ea8 <IO_Input_Read>
 801290a:	4603      	mov	r3, r0
 801290c:	461a      	mov	r2, r3
 801290e:	4b46      	ldr	r3, [pc, #280]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012910:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	Input_Flags.fbk_Siren1				= IO_Input_Read(fbk_Siren1				);//12
 8012914:	2023      	movs	r0, #35	; 0x23
 8012916:	f006 fac7 	bl	8018ea8 <IO_Input_Read>
 801291a:	4603      	mov	r3, r0
 801291c:	461a      	mov	r2, r3
 801291e:	4b42      	ldr	r3, [pc, #264]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012920:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	Input_Flags.fbk_Siren2				= IO_Input_Read(fbk_Siren2				);//13
 8012924:	2024      	movs	r0, #36	; 0x24
 8012926:	f006 fabf 	bl	8018ea8 <IO_Input_Read>
 801292a:	4603      	mov	r3, r0
 801292c:	461a      	mov	r2, r3
 801292e:	4b3e      	ldr	r3, [pc, #248]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	Input_Flags.Charge_fault			= IO_Input_Read(Charge_fault			);//14
 8012934:	2025      	movs	r0, #37	; 0x25
 8012936:	f006 fab7 	bl	8018ea8 <IO_Input_Read>
 801293a:	4603      	mov	r3, r0
 801293c:	461a      	mov	r2, r3
 801293e:	4b3a      	ldr	r3, [pc, #232]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012940:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	Input_Flags.fbk_F_Light_White     	= IO_Input_Read(fbk_F_Light_White     	);//15
 8012944:	2026      	movs	r0, #38	; 0x26
 8012946:	f006 faaf 	bl	8018ea8 <IO_Input_Read>
 801294a:	4603      	mov	r3, r0
 801294c:	461a      	mov	r2, r3
 801294e:	4b36      	ldr	r3, [pc, #216]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012950:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	Input_Flags.fbk_F_Light_Red     	= IO_Input_Read(fbk_F_Light_Red     	);//16
 8012954:	2027      	movs	r0, #39	; 0x27
 8012956:	f006 faa7 	bl	8018ea8 <IO_Input_Read>
 801295a:	4603      	mov	r3, r0
 801295c:	461a      	mov	r2, r3
 801295e:	4b32      	ldr	r3, [pc, #200]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012960:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	Input_Flags.fbk_F_Light_Flash_Red   = IO_Input_Read(fbk_F_Light_Flash_Red   );//17
 8012964:	2028      	movs	r0, #40	; 0x28
 8012966:	f006 fa9f 	bl	8018ea8 <IO_Input_Read>
 801296a:	4603      	mov	r3, r0
 801296c:	461a      	mov	r2, r3
 801296e:	4b2e      	ldr	r3, [pc, #184]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012970:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	Input_Flags.fbk_F_Light_Dev     	= IO_Input_Read(fbk_F_Light_Dev     	);//18
 8012974:	2029      	movs	r0, #41	; 0x29
 8012976:	f006 fa97 	bl	8018ea8 <IO_Input_Read>
 801297a:	4603      	mov	r3, r0
 801297c:	461a      	mov	r2, r3
 801297e:	4b2a      	ldr	r3, [pc, #168]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012980:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	Input_Flags.fbk_R_Light_White     	= IO_Input_Read(fbk_R_Light_White     	);//19
 8012984:	202a      	movs	r0, #42	; 0x2a
 8012986:	f006 fa8f 	bl	8018ea8 <IO_Input_Read>
 801298a:	4603      	mov	r3, r0
 801298c:	461a      	mov	r2, r3
 801298e:	4b26      	ldr	r3, [pc, #152]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012990:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	Input_Flags.fbk_R_Light_Red     	= IO_Input_Read(fbk_R_Light_Red     	);//20
 8012994:	202b      	movs	r0, #43	; 0x2b
 8012996:	f006 fa87 	bl	8018ea8 <IO_Input_Read>
 801299a:	4603      	mov	r3, r0
 801299c:	461a      	mov	r2, r3
 801299e:	4b22      	ldr	r3, [pc, #136]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129a0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	Input_Flags.fbk_R_Light_Flash_Red   = IO_Input_Read(fbk_R_Light_Flash_Red   );//21
 80129a4:	202c      	movs	r0, #44	; 0x2c
 80129a6:	f006 fa7f 	bl	8018ea8 <IO_Input_Read>
 80129aa:	4603      	mov	r3, r0
 80129ac:	461a      	mov	r2, r3
 80129ae:	4b1e      	ldr	r3, [pc, #120]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129b0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	Input_Flags.fbk_R_Light_Dev     	= IO_Input_Read(fbk_R_Light_Dev     	);//22
 80129b4:	202d      	movs	r0, #45	; 0x2d
 80129b6:	f006 fa77 	bl	8018ea8 <IO_Input_Read>
 80129ba:	4603      	mov	r3, r0
 80129bc:	461a      	mov	r2, r3
 80129be:	4b1a      	ldr	r3, [pc, #104]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	Input_Flags.LCD_PWR_Fault			= IO_Input_Read(LCD_PWR_Fault			);//23	//: IO_Epander2
 80129c4:	202e      	movs	r0, #46	; 0x2e
 80129c6:	f006 fa6f 	bl	8018ea8 <IO_Input_Read>
 80129ca:	4603      	mov	r3, r0
 80129cc:	461a      	mov	r2, r3
 80129ce:	4b16      	ldr	r3, [pc, #88]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129d0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	Input_Flags.Variant0				= IO_Input_Read(Variant0				);//24
 80129d4:	202f      	movs	r0, #47	; 0x2f
 80129d6:	f006 fa67 	bl	8018ea8 <IO_Input_Read>
 80129da:	4603      	mov	r3, r0
 80129dc:	461a      	mov	r2, r3
 80129de:	4b12      	ldr	r3, [pc, #72]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	Input_Flags.Variant1				= IO_Input_Read(Variant1				);//25
 80129e4:	2030      	movs	r0, #48	; 0x30
 80129e6:	f006 fa5f 	bl	8018ea8 <IO_Input_Read>
 80129ea:	4603      	mov	r3, r0
 80129ec:	461a      	mov	r2, r3
 80129ee:	4b0e      	ldr	r3, [pc, #56]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 80129f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	Input_Flags.Revision0				= IO_Input_Read(Revision0				);//26
 80129f4:	2031      	movs	r0, #49	; 0x31
 80129f6:	f006 fa57 	bl	8018ea8 <IO_Input_Read>
 80129fa:	4603      	mov	r3, r0
 80129fc:	461a      	mov	r2, r3
 80129fe:	4b0a      	ldr	r3, [pc, #40]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012a00:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	Input_Flags.Revision1				= IO_Input_Read(Revision1				);//27
 8012a04:	2032      	movs	r0, #50	; 0x32
 8012a06:	f006 fa4f 	bl	8018ea8 <IO_Input_Read>
 8012a0a:	4603      	mov	r3, r0
 8012a0c:	461a      	mov	r2, r3
 8012a0e:	4b06      	ldr	r3, [pc, #24]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012a10:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	Input_Flags.Revision2				= IO_Input_Read(Revision2				);//28
 8012a14:	2033      	movs	r0, #51	; 0x33
 8012a16:	f006 fa47 	bl	8018ea8 <IO_Input_Read>
 8012a1a:	4603      	mov	r3, r0
 8012a1c:	461a      	mov	r2, r3
 8012a1e:	4b02      	ldr	r3, [pc, #8]	; (8012a28 <IO_App_Read_Inputs+0x308>)
 8012a20:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

}
 8012a24:	bf00      	nop
 8012a26:	bd80      	pop	{r7, pc}
 8012a28:	20021510 	.word	0x20021510

08012a2c <TextToScreen>:
 * @param  BColor: 		Background Color
 * @param  Size: 		Size of text
 * @retval RGB pixel color
 */
void TextToScreen(int x, int y, char *textString ,uint8_t Mode, uint32_t FColor, uint32_t BColor, Text_SizeTypdef Size)
{
 8012a2c:	b580      	push	{r7, lr}
 8012a2e:	b084      	sub	sp, #16
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	60f8      	str	r0, [r7, #12]
 8012a34:	60b9      	str	r1, [r7, #8]
 8012a36:	607a      	str	r2, [r7, #4]
 8012a38:	70fb      	strb	r3, [r7, #3]
	BSP_LCD_SetBackColor(BColor);
 8012a3a:	69f8      	ldr	r0, [r7, #28]
 8012a3c:	f003 fd76 	bl	801652c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 8012a40:	69b8      	ldr	r0, [r7, #24]
 8012a42:	f003 fd59 	bl	80164f8 <BSP_LCD_SetTextColor>

	switch(Size)
 8012a46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012a4a:	2b03      	cmp	r3, #3
 8012a4c:	d81a      	bhi.n	8012a84 <TextToScreen+0x58>
 8012a4e:	a201      	add	r2, pc, #4	; (adr r2, 8012a54 <TextToScreen+0x28>)
 8012a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a54:	08012a65 	.word	0x08012a65
 8012a58:	08012a6d 	.word	0x08012a6d
 8012a5c:	08012a75 	.word	0x08012a75
 8012a60:	08012a7d 	.word	0x08012a7d
	{
	case Text_Extra_Small:

		BSP_LCD_SetFont(&Font12);
 8012a64:	480e      	ldr	r0, [pc, #56]	; (8012aa0 <TextToScreen+0x74>)
 8012a66:	f003 fd7b 	bl	8016560 <BSP_LCD_SetFont>
		break;
 8012a6a:	e00c      	b.n	8012a86 <TextToScreen+0x5a>

	case Text_Small:

		BSP_LCD_SetFont(&Font16);
 8012a6c:	480d      	ldr	r0, [pc, #52]	; (8012aa4 <TextToScreen+0x78>)
 8012a6e:	f003 fd77 	bl	8016560 <BSP_LCD_SetFont>
		break;
 8012a72:	e008      	b.n	8012a86 <TextToScreen+0x5a>

	case Text_Medium:

		BSP_LCD_SetFont(&Font20);
 8012a74:	480c      	ldr	r0, [pc, #48]	; (8012aa8 <TextToScreen+0x7c>)
 8012a76:	f003 fd73 	bl	8016560 <BSP_LCD_SetFont>
		break;
 8012a7a:	e004      	b.n	8012a86 <TextToScreen+0x5a>

	case Text_Large:

		BSP_LCD_SetFont(&Font24);
 8012a7c:	480b      	ldr	r0, [pc, #44]	; (8012aac <TextToScreen+0x80>)
 8012a7e:	f003 fd6f 	bl	8016560 <BSP_LCD_SetFont>
		break;
 8012a82:	e000      	b.n	8012a86 <TextToScreen+0x5a>

	default:
		break;
 8012a84:	bf00      	nop
	}


	BSP_LCD_DisplayStringAt(x, y, textString, Mode);
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	b298      	uxth	r0, r3
 8012a8a:	68bb      	ldr	r3, [r7, #8]
 8012a8c:	b299      	uxth	r1, r3
 8012a8e:	78fb      	ldrb	r3, [r7, #3]
 8012a90:	687a      	ldr	r2, [r7, #4]
 8012a92:	f003 fdef 	bl	8016674 <BSP_LCD_DisplayStringAt>
}
 8012a96:	bf00      	nop
 8012a98:	3710      	adds	r7, #16
 8012a9a:	46bd      	mov	sp, r7
 8012a9c:	bd80      	pop	{r7, pc}
 8012a9e:	bf00      	nop
 8012aa0:	20020008 	.word	0x20020008
 8012aa4:	20020010 	.word	0x20020010
 8012aa8:	20020018 	.word	0x20020018
 8012aac:	20020020 	.word	0x20020020

08012ab0 <TextToScreen_SML>:

void TextToScreen_SML(int x, int y, char *textString, uint32_t FColor, uint32_t BColor)
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b084      	sub	sp, #16
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	60f8      	str	r0, [r7, #12]
 8012ab8:	60b9      	str	r1, [r7, #8]
 8012aba:	607a      	str	r2, [r7, #4]
 8012abc:	603b      	str	r3, [r7, #0]
	BSP_LCD_SetBackColor(BColor);
 8012abe:	69b8      	ldr	r0, [r7, #24]
 8012ac0:	f003 fd34 	bl	801652c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 8012ac4:	6838      	ldr	r0, [r7, #0]
 8012ac6:	f003 fd17 	bl	80164f8 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font16);
 8012aca:	4807      	ldr	r0, [pc, #28]	; (8012ae8 <TextToScreen_SML+0x38>)
 8012acc:	f003 fd48 	bl	8016560 <BSP_LCD_SetFont>

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	b298      	uxth	r0, r3
 8012ad4:	68bb      	ldr	r3, [r7, #8]
 8012ad6:	b299      	uxth	r1, r3
 8012ad8:	2303      	movs	r3, #3
 8012ada:	687a      	ldr	r2, [r7, #4]
 8012adc:	f003 fdca 	bl	8016674 <BSP_LCD_DisplayStringAt>
}
 8012ae0:	bf00      	nop
 8012ae2:	3710      	adds	r7, #16
 8012ae4:	46bd      	mov	sp, r7
 8012ae6:	bd80      	pop	{r7, pc}
 8012ae8:	20020010 	.word	0x20020010

08012aec <App_ACK_Init>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Init (void)
{
 8012aec:	b480      	push	{r7}
 8012aee:	af00      	add	r7, sp, #0

	User_Button[ACK_Up].ACK_Flag			=	&Input_Flags.Button_1;
 8012af0:	4b08      	ldr	r3, [pc, #32]	; (8012b14 <App_ACK_Init+0x28>)
 8012af2:	4a09      	ldr	r2, [pc, #36]	; (8012b18 <App_ACK_Init+0x2c>)
 8012af4:	601a      	str	r2, [r3, #0]
	User_Button[ACK_Down].ACK_Flag			=	&Input_Flags.Button_2;
 8012af6:	4b07      	ldr	r3, [pc, #28]	; (8012b14 <App_ACK_Init+0x28>)
 8012af8:	4a08      	ldr	r2, [pc, #32]	; (8012b1c <App_ACK_Init+0x30>)
 8012afa:	60da      	str	r2, [r3, #12]
	User_Button[ACK_Left].ACK_Flag			=	&Input_Flags.Button_3;
 8012afc:	4b05      	ldr	r3, [pc, #20]	; (8012b14 <App_ACK_Init+0x28>)
 8012afe:	4a08      	ldr	r2, [pc, #32]	; (8012b20 <App_ACK_Init+0x34>)
 8012b00:	619a      	str	r2, [r3, #24]
	User_Button[ACK_Right].ACK_Flag			=	&Input_Flags.Button_4;
 8012b02:	4b04      	ldr	r3, [pc, #16]	; (8012b14 <App_ACK_Init+0x28>)
 8012b04:	4a07      	ldr	r2, [pc, #28]	; (8012b24 <App_ACK_Init+0x38>)
 8012b06:	625a      	str	r2, [r3, #36]	; 0x24

}
 8012b08:	bf00      	nop
 8012b0a:	46bd      	mov	sp, r7
 8012b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b10:	4770      	bx	lr
 8012b12:	bf00      	nop
 8012b14:	200215d8 	.word	0x200215d8
 8012b18:	20021511 	.word	0x20021511
 8012b1c:	20021512 	.word	0x20021512
 8012b20:	20021513 	.word	0x20021513
 8012b24:	20021514 	.word	0x20021514

08012b28 <App_ACK_CheckFlag>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
bool App_ACK_CheckFlag (User_Buttons Button)
{
 8012b28:	b480      	push	{r7}
 8012b2a:	b083      	sub	sp, #12
 8012b2c:	af00      	add	r7, sp, #0
 8012b2e:	4603      	mov	r3, r0
 8012b30:	71fb      	strb	r3, [r7, #7]
	if(User_Button[Button].Button_Pressed)
 8012b32:	79fa      	ldrb	r2, [r7, #7]
 8012b34:	4909      	ldr	r1, [pc, #36]	; (8012b5c <App_ACK_CheckFlag+0x34>)
 8012b36:	4613      	mov	r3, r2
 8012b38:	005b      	lsls	r3, r3, #1
 8012b3a:	4413      	add	r3, r2
 8012b3c:	009b      	lsls	r3, r3, #2
 8012b3e:	440b      	add	r3, r1
 8012b40:	3304      	adds	r3, #4
 8012b42:	781b      	ldrb	r3, [r3, #0]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d001      	beq.n	8012b4c <App_ACK_CheckFlag+0x24>
	{
		return true;
 8012b48:	2301      	movs	r3, #1
 8012b4a:	e000      	b.n	8012b4e <App_ACK_CheckFlag+0x26>
	}

	return false;
 8012b4c:	2300      	movs	r3, #0

}
 8012b4e:	4618      	mov	r0, r3
 8012b50:	370c      	adds	r7, #12
 8012b52:	46bd      	mov	sp, r7
 8012b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b58:	4770      	bx	lr
 8012b5a:	bf00      	nop
 8012b5c:	200215d8 	.word	0x200215d8

08012b60 <App_ACK_Handler>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Handler (void)
{
 8012b60:	b590      	push	{r4, r7, lr}
 8012b62:	b083      	sub	sp, #12
 8012b64:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < Button_Count; i++)
 8012b66:	2300      	movs	r3, #0
 8012b68:	71fb      	strb	r3, [r7, #7]
 8012b6a:	e095      	b.n	8012c98 <App_ACK_Handler+0x138>
	{
		if((*User_Button[i].ACK_Flag) && User_Button[i].Time_Pressed == 0  && (!User_Button[i].ACK_Processed))
 8012b6c:	79fa      	ldrb	r2, [r7, #7]
 8012b6e:	494e      	ldr	r1, [pc, #312]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012b70:	4613      	mov	r3, r2
 8012b72:	005b      	lsls	r3, r3, #1
 8012b74:	4413      	add	r3, r2
 8012b76:	009b      	lsls	r3, r3, #2
 8012b78:	440b      	add	r3, r1
 8012b7a:	681b      	ldr	r3, [r3, #0]
 8012b7c:	781b      	ldrb	r3, [r3, #0]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d025      	beq.n	8012bce <App_ACK_Handler+0x6e>
 8012b82:	79fa      	ldrb	r2, [r7, #7]
 8012b84:	4948      	ldr	r1, [pc, #288]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012b86:	4613      	mov	r3, r2
 8012b88:	005b      	lsls	r3, r3, #1
 8012b8a:	4413      	add	r3, r2
 8012b8c:	009b      	lsls	r3, r3, #2
 8012b8e:	440b      	add	r3, r1
 8012b90:	3308      	adds	r3, #8
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d11a      	bne.n	8012bce <App_ACK_Handler+0x6e>
 8012b98:	79fa      	ldrb	r2, [r7, #7]
 8012b9a:	4943      	ldr	r1, [pc, #268]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012b9c:	4613      	mov	r3, r2
 8012b9e:	005b      	lsls	r3, r3, #1
 8012ba0:	4413      	add	r3, r2
 8012ba2:	009b      	lsls	r3, r3, #2
 8012ba4:	440b      	add	r3, r1
 8012ba6:	3305      	adds	r3, #5
 8012ba8:	781b      	ldrb	r3, [r3, #0]
 8012baa:	f083 0301 	eor.w	r3, r3, #1
 8012bae:	b2db      	uxtb	r3, r3
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d00c      	beq.n	8012bce <App_ACK_Handler+0x6e>
		{
			User_Button[i].Time_Pressed = time_now();
 8012bb4:	79fc      	ldrb	r4, [r7, #7]
 8012bb6:	f00a f9e9 	bl	801cf8c <time_now>
 8012bba:	4601      	mov	r1, r0
 8012bbc:	4a3a      	ldr	r2, [pc, #232]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012bbe:	4623      	mov	r3, r4
 8012bc0:	005b      	lsls	r3, r3, #1
 8012bc2:	4423      	add	r3, r4
 8012bc4:	009b      	lsls	r3, r3, #2
 8012bc6:	4413      	add	r3, r2
 8012bc8:	3308      	adds	r3, #8
 8012bca:	6019      	str	r1, [r3, #0]
 8012bcc:	e02c      	b.n	8012c28 <App_ACK_Handler+0xc8>


		}

		else if((!*User_Button[i].ACK_Flag) && (User_Button[i].ACK_Processed))
 8012bce:	79fa      	ldrb	r2, [r7, #7]
 8012bd0:	4935      	ldr	r1, [pc, #212]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012bd2:	4613      	mov	r3, r2
 8012bd4:	005b      	lsls	r3, r3, #1
 8012bd6:	4413      	add	r3, r2
 8012bd8:	009b      	lsls	r3, r3, #2
 8012bda:	440b      	add	r3, r1
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	781b      	ldrb	r3, [r3, #0]
 8012be0:	f083 0301 	eor.w	r3, r3, #1
 8012be4:	b2db      	uxtb	r3, r3
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d01e      	beq.n	8012c28 <App_ACK_Handler+0xc8>
 8012bea:	79fa      	ldrb	r2, [r7, #7]
 8012bec:	492e      	ldr	r1, [pc, #184]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012bee:	4613      	mov	r3, r2
 8012bf0:	005b      	lsls	r3, r3, #1
 8012bf2:	4413      	add	r3, r2
 8012bf4:	009b      	lsls	r3, r3, #2
 8012bf6:	440b      	add	r3, r1
 8012bf8:	3305      	adds	r3, #5
 8012bfa:	781b      	ldrb	r3, [r3, #0]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d013      	beq.n	8012c28 <App_ACK_Handler+0xc8>
		{
			User_Button[i].Time_Pressed = 0;
 8012c00:	79fa      	ldrb	r2, [r7, #7]
 8012c02:	4929      	ldr	r1, [pc, #164]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c04:	4613      	mov	r3, r2
 8012c06:	005b      	lsls	r3, r3, #1
 8012c08:	4413      	add	r3, r2
 8012c0a:	009b      	lsls	r3, r3, #2
 8012c0c:	440b      	add	r3, r1
 8012c0e:	3308      	adds	r3, #8
 8012c10:	2200      	movs	r2, #0
 8012c12:	601a      	str	r2, [r3, #0]
			User_Button[i].ACK_Processed = false;
 8012c14:	79fa      	ldrb	r2, [r7, #7]
 8012c16:	4924      	ldr	r1, [pc, #144]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c18:	4613      	mov	r3, r2
 8012c1a:	005b      	lsls	r3, r3, #1
 8012c1c:	4413      	add	r3, r2
 8012c1e:	009b      	lsls	r3, r3, #2
 8012c20:	440b      	add	r3, r1
 8012c22:	3305      	adds	r3, #5
 8012c24:	2200      	movs	r2, #0
 8012c26:	701a      	strb	r2, [r3, #0]

		}

		if(App_ACK_TimeSince_Pressed(i) > 100 && (!User_Button[i].ACK_Processed) && (*User_Button[i].ACK_Flag))
 8012c28:	79fb      	ldrb	r3, [r7, #7]
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	f000 f83e 	bl	8012cac <App_ACK_TimeSince_Pressed>
 8012c30:	4603      	mov	r3, r0
 8012c32:	2b64      	cmp	r3, #100	; 0x64
 8012c34:	d923      	bls.n	8012c7e <App_ACK_Handler+0x11e>
 8012c36:	79fa      	ldrb	r2, [r7, #7]
 8012c38:	491b      	ldr	r1, [pc, #108]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c3a:	4613      	mov	r3, r2
 8012c3c:	005b      	lsls	r3, r3, #1
 8012c3e:	4413      	add	r3, r2
 8012c40:	009b      	lsls	r3, r3, #2
 8012c42:	440b      	add	r3, r1
 8012c44:	3305      	adds	r3, #5
 8012c46:	781b      	ldrb	r3, [r3, #0]
 8012c48:	f083 0301 	eor.w	r3, r3, #1
 8012c4c:	b2db      	uxtb	r3, r3
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d015      	beq.n	8012c7e <App_ACK_Handler+0x11e>
 8012c52:	79fa      	ldrb	r2, [r7, #7]
 8012c54:	4914      	ldr	r1, [pc, #80]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c56:	4613      	mov	r3, r2
 8012c58:	005b      	lsls	r3, r3, #1
 8012c5a:	4413      	add	r3, r2
 8012c5c:	009b      	lsls	r3, r3, #2
 8012c5e:	440b      	add	r3, r1
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	781b      	ldrb	r3, [r3, #0]
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d00a      	beq.n	8012c7e <App_ACK_Handler+0x11e>
		{
			User_Button[i].Button_Pressed = true;
 8012c68:	79fa      	ldrb	r2, [r7, #7]
 8012c6a:	490f      	ldr	r1, [pc, #60]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c6c:	4613      	mov	r3, r2
 8012c6e:	005b      	lsls	r3, r3, #1
 8012c70:	4413      	add	r3, r2
 8012c72:	009b      	lsls	r3, r3, #2
 8012c74:	440b      	add	r3, r1
 8012c76:	3304      	adds	r3, #4
 8012c78:	2201      	movs	r2, #1
 8012c7a:	701a      	strb	r2, [r3, #0]
 8012c7c:	e009      	b.n	8012c92 <App_ACK_Handler+0x132>
		}
		else
		{
			User_Button[i].Button_Pressed = false;
 8012c7e:	79fa      	ldrb	r2, [r7, #7]
 8012c80:	4909      	ldr	r1, [pc, #36]	; (8012ca8 <App_ACK_Handler+0x148>)
 8012c82:	4613      	mov	r3, r2
 8012c84:	005b      	lsls	r3, r3, #1
 8012c86:	4413      	add	r3, r2
 8012c88:	009b      	lsls	r3, r3, #2
 8012c8a:	440b      	add	r3, r1
 8012c8c:	3304      	adds	r3, #4
 8012c8e:	2200      	movs	r2, #0
 8012c90:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < Button_Count; i++)
 8012c92:	79fb      	ldrb	r3, [r7, #7]
 8012c94:	3301      	adds	r3, #1
 8012c96:	71fb      	strb	r3, [r7, #7]
 8012c98:	79fb      	ldrb	r3, [r7, #7]
 8012c9a:	2b03      	cmp	r3, #3
 8012c9c:	f67f af66 	bls.w	8012b6c <App_ACK_Handler+0xc>
		}
	}
}
 8012ca0:	bf00      	nop
 8012ca2:	370c      	adds	r7, #12
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	bd90      	pop	{r4, r7, pc}
 8012ca8:	200215d8 	.word	0x200215d8

08012cac <App_ACK_TimeSince_Pressed>:
 *---------
 *32-bit integer of time since press
 *
 *-----------------------------------------*/
uint32_t App_ACK_TimeSince_Pressed (uint8_t Button)
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b084      	sub	sp, #16
 8012cb0:	af00      	add	r7, sp, #0
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	71fb      	strb	r3, [r7, #7]
	uint32_t time_since_pressed = 0;
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	60fb      	str	r3, [r7, #12]

	if(User_Button[Button].Time_Pressed != 0)
 8012cba:	79fa      	ldrb	r2, [r7, #7]
 8012cbc:	490e      	ldr	r1, [pc, #56]	; (8012cf8 <App_ACK_TimeSince_Pressed+0x4c>)
 8012cbe:	4613      	mov	r3, r2
 8012cc0:	005b      	lsls	r3, r3, #1
 8012cc2:	4413      	add	r3, r2
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	440b      	add	r3, r1
 8012cc8:	3308      	adds	r3, #8
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d00e      	beq.n	8012cee <App_ACK_TimeSince_Pressed+0x42>
	{
		time_since_pressed = time_since(User_Button[Button].Time_Pressed);
 8012cd0:	79fa      	ldrb	r2, [r7, #7]
 8012cd2:	4909      	ldr	r1, [pc, #36]	; (8012cf8 <App_ACK_TimeSince_Pressed+0x4c>)
 8012cd4:	4613      	mov	r3, r2
 8012cd6:	005b      	lsls	r3, r3, #1
 8012cd8:	4413      	add	r3, r2
 8012cda:	009b      	lsls	r3, r3, #2
 8012cdc:	440b      	add	r3, r1
 8012cde:	3308      	adds	r3, #8
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	f00a f95e 	bl	801cfa4 <time_since>
 8012ce8:	60f8      	str	r0, [r7, #12]
		return time_since_pressed;
 8012cea:	68fb      	ldr	r3, [r7, #12]
 8012cec:	e000      	b.n	8012cf0 <App_ACK_TimeSince_Pressed+0x44>
	}
	else
		return 0;
 8012cee:	2300      	movs	r3, #0
}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3710      	adds	r7, #16
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}
 8012cf8:	200215d8 	.word	0x200215d8

08012cfc <App_VisionModules_Process>:
	Pulse400_Module.interface = COM;
	Pulse400_Module.vision_inbuf = COM_EXP1_Buffer;
}

void App_VisionModules_Process(void)
{
 8012cfc:	b580      	push	{r7, lr}
 8012cfe:	af00      	add	r7, sp, #0
	vision_process(&Pulse400_Module);
 8012d00:	4802      	ldr	r0, [pc, #8]	; (8012d0c <App_VisionModules_Process+0x10>)
 8012d02:	f00a fb93 	bl	801d42c <vision_process>
}
 8012d06:	bf00      	nop
 8012d08:	bd80      	pop	{r7, pc}
 8012d0a:	bf00      	nop
 8012d0c:	2002afa0 	.word	0x2002afa0

08012d10 <Vision_GetWRptr>:

int Vision_GetWRptr(vision_device* reader)
{
 8012d10:	b580      	push	{r7, lr}
 8012d12:	b082      	sub	sp, #8
 8012d14:	af00      	add	r7, sp, #0
 8012d16:	6078      	str	r0, [r7, #4]
	return DMA_UART_Vision_Get_WRPtr(VISION_BUF_LEN);
 8012d18:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8012d1c:	f000 f80c 	bl	8012d38 <DMA_UART_Vision_Get_WRPtr>
 8012d20:	4603      	mov	r3, r0
}
 8012d22:	4618      	mov	r0, r3
 8012d24:	3708      	adds	r7, #8
 8012d26:	46bd      	mov	sp, r7
 8012d28:	bd80      	pop	{r7, pc}

08012d2a <System_Filter_Control>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void System_Filter_Control(void)
{
 8012d2a:	b480      	push	{r7}
 8012d2c:	af00      	add	r7, sp, #0
	 * Update Speed Zone
	 *------------------------------*/
//	App_Update_SpeedZone();


}
 8012d2e:	bf00      	nop
 8012d30:	46bd      	mov	sp, r7
 8012d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d36:	4770      	bx	lr

08012d38 <DMA_UART_Vision_Get_WRPtr>:
 *Outputs:
 *---------
 *	integer offset in the Rx buffer.
 *-----------------------------------------*/
uint16_t DMA_UART_Vision_Get_WRPtr(uint16_t rx_buffer_size)
{
 8012d38:	b480      	push	{r7}
 8012d3a:	b085      	sub	sp, #20
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	4603      	mov	r3, r0
 8012d40:	80fb      	strh	r3, [r7, #6]
	uint16_t bytes_left = 0;
 8012d42:	2300      	movs	r3, #0
 8012d44:	81fb      	strh	r3, [r7, #14]
	bytes_left = huartx[COM_EXP1].hdmarx->Instance->NDTR;
 8012d46:	4b0b      	ldr	r3, [pc, #44]	; (8012d74 <DMA_UART_Vision_Get_WRPtr+0x3c>)
 8012d48:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	685b      	ldr	r3, [r3, #4]
 8012d4e:	81fb      	strh	r3, [r7, #14]

	return (rx_buffer_size-1)&(rx_buffer_size - bytes_left);
 8012d50:	88fb      	ldrh	r3, [r7, #6]
 8012d52:	3b01      	subs	r3, #1
 8012d54:	b29b      	uxth	r3, r3
 8012d56:	b21a      	sxth	r2, r3
 8012d58:	88f9      	ldrh	r1, [r7, #6]
 8012d5a:	89fb      	ldrh	r3, [r7, #14]
 8012d5c:	1acb      	subs	r3, r1, r3
 8012d5e:	b29b      	uxth	r3, r3
 8012d60:	b21b      	sxth	r3, r3
 8012d62:	4013      	ands	r3, r2
 8012d64:	b21b      	sxth	r3, r3
 8012d66:	b29b      	uxth	r3, r3
}
 8012d68:	4618      	mov	r0, r3
 8012d6a:	3714      	adds	r7, #20
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d72:	4770      	bx	lr
 8012d74:	20032184 	.word	0x20032184

08012d78 <App_EventControl>:

	Active_Event = &EventList[EV_Empty];
}

void App_EventControl (void)
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	af00      	add	r7, sp, #0
	// ---- Handle all event flags (set events) ----
	App_EventHandler();
 8012d7c:	f000 fdc4 	bl	8013908 <App_EventHandler>

	// ---- Update all events in group lists ----
	App_EventManageUpdates();
 8012d80:	f000 fb94 	bl	80134ac <App_EventManageUpdates>

	// ---- Handle Active Events ----
	App_EventHandleActives();
 8012d84:	f000 f802 	bl	8012d8c <App_EventHandleActives>
}
 8012d88:	bf00      	nop
 8012d8a:	bd80      	pop	{r7, pc}

08012d8c <App_EventHandleActives>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventHandleActives(void)
{
 8012d8c:	b580      	push	{r7, lr}
 8012d8e:	b082      	sub	sp, #8
 8012d90:	af00      	add	r7, sp, #0
	uint8_t Most_Important = 0;
 8012d92:	2300      	movs	r3, #0
 8012d94:	71bb      	strb	r3, [r7, #6]
	uint16_t ApplyEventID = 0, SplashEventID = 0;
 8012d96:	2300      	movs	r3, #0
 8012d98:	80bb      	strh	r3, [r7, #4]
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	807b      	strh	r3, [r7, #2]

	Most_Important = App_EventDetermineMostImportantEventGroup();
 8012d9e:	f000 f88f 	bl	8012ec0 <App_EventDetermineMostImportantEventGroup>
 8012da2:	4603      	mov	r3, r0
 8012da4:	71bb      	strb	r3, [r7, #6]
	ApplyEventID 	= App_EventDetermineApplyID();
 8012da6:	f000 f8bf 	bl	8012f28 <App_EventDetermineApplyID>
 8012daa:	4603      	mov	r3, r0
 8012dac:	80bb      	strh	r3, [r7, #4]
	SplashEventID	= App_EventDetermineSplashID();
 8012dae:	f000 f8f7 	bl	8012fa0 <App_EventDetermineSplashID>
 8012db2:	4603      	mov	r3, r0
 8012db4:	807b      	strh	r3, [r7, #2]

	// ---- Clear active events processed flags when higher priority events occur ----
	for (uint8_t i = 0; i < evGroupSize - 1; i++)
 8012db6:	2300      	movs	r3, #0
 8012db8:	71fb      	strb	r3, [r7, #7]
 8012dba:	e01d      	b.n	8012df8 <App_EventHandleActives+0x6c>
	{
		if(evGroups[i].evCounter > 0)
 8012dbc:	79fb      	ldrb	r3, [r7, #7]
 8012dbe:	4a3e      	ldr	r2, [pc, #248]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012dc0:	2198      	movs	r1, #152	; 0x98
 8012dc2:	fb01 f303 	mul.w	r3, r1, r3
 8012dc6:	4413      	add	r3, r2
 8012dc8:	3396      	adds	r3, #150	; 0x96
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d010      	beq.n	8012df2 <App_EventHandleActives+0x66>
			EventList[evGroups[i + 1].evIndex[0]].Processed = false;
 8012dd0:	79fb      	ldrb	r3, [r7, #7]
 8012dd2:	3301      	adds	r3, #1
 8012dd4:	4a38      	ldr	r2, [pc, #224]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012dd6:	2198      	movs	r1, #152	; 0x98
 8012dd8:	fb01 f303 	mul.w	r3, r1, r3
 8012ddc:	4413      	add	r3, r2
 8012dde:	881b      	ldrh	r3, [r3, #0]
 8012de0:	4619      	mov	r1, r3
 8012de2:	4a36      	ldr	r2, [pc, #216]	; (8012ebc <App_EventHandleActives+0x130>)
 8012de4:	234c      	movs	r3, #76	; 0x4c
 8012de6:	fb03 f301 	mul.w	r3, r3, r1
 8012dea:	4413      	add	r3, r2
 8012dec:	3330      	adds	r3, #48	; 0x30
 8012dee:	2200      	movs	r2, #0
 8012df0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < evGroupSize - 1; i++)
 8012df2:	79fb      	ldrb	r3, [r7, #7]
 8012df4:	3301      	adds	r3, #1
 8012df6:	71fb      	strb	r3, [r7, #7]
 8012df8:	79fb      	ldrb	r3, [r7, #7]
 8012dfa:	2b07      	cmp	r3, #7
 8012dfc:	d9de      	bls.n	8012dbc <App_EventHandleActives+0x30>
	}

	// ---- If the most important group's action is greater than the lowest action in the enum, apply event ID ----
	if (App_EventDetermineMostImportantAction(evGroups[Most_Important].evIndex[0]) > Act_DisplayOnly)
 8012dfe:	79bb      	ldrb	r3, [r7, #6]
 8012e00:	4a2d      	ldr	r2, [pc, #180]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e02:	2198      	movs	r1, #152	; 0x98
 8012e04:	fb01 f303 	mul.w	r3, r1, r3
 8012e08:	4413      	add	r3, r2
 8012e0a:	881b      	ldrh	r3, [r3, #0]
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	f000 f917 	bl	8013040 <App_EventDetermineMostImportantAction>
 8012e12:	4603      	mov	r3, r0
 8012e14:	2b01      	cmp	r3, #1
 8012e16:	d906      	bls.n	8012e26 <App_EventHandleActives+0x9a>
	{
		// ---- Process event data, update active event / splash event ----
		App_EventProcess(ApplyEventID, SplashEventID);
 8012e18:	887a      	ldrh	r2, [r7, #2]
 8012e1a:	88bb      	ldrh	r3, [r7, #4]
 8012e1c:	4611      	mov	r1, r2
 8012e1e:	4618      	mov	r0, r3
 8012e20:	f000 f9e4 	bl	80131ec <App_EventProcess>
		else
		{

		}
	}
}
 8012e24:	e044      	b.n	8012eb0 <App_EventHandleActives+0x124>
		if (evGroups[Type_Internal].evCounter > 0)
 8012e26:	4b24      	ldr	r3, [pc, #144]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e28:	f893 312e 	ldrb.w	r3, [r3, #302]	; 0x12e
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d008      	beq.n	8012e42 <App_EventHandleActives+0xb6>
			App_EventProcess(evGroups[Type_Internal].evIndex[0], SplashEventID);
 8012e30:	4b21      	ldr	r3, [pc, #132]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e32:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8012e36:	887a      	ldrh	r2, [r7, #2]
 8012e38:	4611      	mov	r1, r2
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	f000 f9d6 	bl	80131ec <App_EventProcess>
}
 8012e40:	e036      	b.n	8012eb0 <App_EventHandleActives+0x124>
		else if (evGroups[Type_System].evCounter > 0)
 8012e42:	4b1d      	ldr	r3, [pc, #116]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e44:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 8012e48:	2b00      	cmp	r3, #0
 8012e4a:	d008      	beq.n	8012e5e <App_EventHandleActives+0xd2>
			App_EventProcess(evGroups[Type_System].evIndex[0], SplashEventID);
 8012e4c:	4b1a      	ldr	r3, [pc, #104]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e4e:	f8b3 3130 	ldrh.w	r3, [r3, #304]	; 0x130
 8012e52:	887a      	ldrh	r2, [r7, #2]
 8012e54:	4611      	mov	r1, r2
 8012e56:	4618      	mov	r0, r3
 8012e58:	f000 f9c8 	bl	80131ec <App_EventProcess>
}
 8012e5c:	e028      	b.n	8012eb0 <App_EventHandleActives+0x124>
		else if (evGroups[Type_Operational].evCounter > 0)
 8012e5e:	4b16      	ldr	r3, [pc, #88]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e60:	f893 325e 	ldrb.w	r3, [r3, #606]	; 0x25e
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d008      	beq.n	8012e7a <App_EventHandleActives+0xee>
			App_EventProcess(evGroups[Type_Operational].evIndex[0], SplashEventID);
 8012e68:	4b13      	ldr	r3, [pc, #76]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e6a:	f8b3 31c8 	ldrh.w	r3, [r3, #456]	; 0x1c8
 8012e6e:	887a      	ldrh	r2, [r7, #2]
 8012e70:	4611      	mov	r1, r2
 8012e72:	4618      	mov	r0, r3
 8012e74:	f000 f9ba 	bl	80131ec <App_EventProcess>
}
 8012e78:	e01a      	b.n	8012eb0 <App_EventHandleActives+0x124>
		else if (evGroups[Type_Vehicle].evCounter > 0)
 8012e7a:	4b0f      	ldr	r3, [pc, #60]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e7c:	f893 338e 	ldrb.w	r3, [r3, #910]	; 0x38e
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d008      	beq.n	8012e96 <App_EventHandleActives+0x10a>
			App_EventProcess(evGroups[Type_Vehicle].evIndex[0], SplashEventID);
 8012e84:	4b0c      	ldr	r3, [pc, #48]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e86:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 8012e8a:	887a      	ldrh	r2, [r7, #2]
 8012e8c:	4611      	mov	r1, r2
 8012e8e:	4618      	mov	r0, r3
 8012e90:	f000 f9ac 	bl	80131ec <App_EventProcess>
}
 8012e94:	e00c      	b.n	8012eb0 <App_EventHandleActives+0x124>
		else if (evGroups[Type_PDS].evCounter > 0)
 8012e96:	4b08      	ldr	r3, [pc, #32]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012e98:	f893 3426 	ldrb.w	r3, [r3, #1062]	; 0x426
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d007      	beq.n	8012eb0 <App_EventHandleActives+0x124>
			App_EventProcess(evGroups[Type_PDS].evIndex[0], SplashEventID);
 8012ea0:	4b05      	ldr	r3, [pc, #20]	; (8012eb8 <App_EventHandleActives+0x12c>)
 8012ea2:	f8b3 3390 	ldrh.w	r3, [r3, #912]	; 0x390
 8012ea6:	887a      	ldrh	r2, [r7, #2]
 8012ea8:	4611      	mov	r1, r2
 8012eaa:	4618      	mov	r0, r3
 8012eac:	f000 f99e 	bl	80131ec <App_EventProcess>
}
 8012eb0:	bf00      	nop
 8012eb2:	3708      	adds	r7, #8
 8012eb4:	46bd      	mov	sp, r7
 8012eb6:	bd80      	pop	{r7, pc}
 8012eb8:	2002b2a8 	.word	0x2002b2a8
 8012ebc:	2002bd58 	.word	0x2002bd58

08012ec0 <App_EventDetermineMostImportantEventGroup>:
 *Outputs:
 *---------
 * Index of evGroup
 *-------------------------------------------------------------*/
uint8_t App_EventDetermineMostImportantEventGroup (void)
{
 8012ec0:	b580      	push	{r7, lr}
 8012ec2:	b082      	sub	sp, #8
 8012ec4:	af00      	add	r7, sp, #0

	uint8_t Index, Action = 0, ActionMost = 0;
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	713b      	strb	r3, [r7, #4]
 8012eca:	2300      	movs	r3, #0
 8012ecc:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i = 1; i < evGroupSize; i++)
 8012ece:	2301      	movs	r3, #1
 8012ed0:	717b      	strb	r3, [r7, #5]
 8012ed2:	e01c      	b.n	8012f0e <App_EventDetermineMostImportantEventGroup+0x4e>
	{
		Action = App_EventReferenceDetermineMostImportantAction(&EventList[evGroups[i].evIndex[0]]);
 8012ed4:	797b      	ldrb	r3, [r7, #5]
 8012ed6:	4a12      	ldr	r2, [pc, #72]	; (8012f20 <App_EventDetermineMostImportantEventGroup+0x60>)
 8012ed8:	2198      	movs	r1, #152	; 0x98
 8012eda:	fb01 f303 	mul.w	r3, r1, r3
 8012ede:	4413      	add	r3, r2
 8012ee0:	881b      	ldrh	r3, [r3, #0]
 8012ee2:	461a      	mov	r2, r3
 8012ee4:	234c      	movs	r3, #76	; 0x4c
 8012ee6:	fb03 f302 	mul.w	r3, r3, r2
 8012eea:	4a0e      	ldr	r2, [pc, #56]	; (8012f24 <App_EventDetermineMostImportantEventGroup+0x64>)
 8012eec:	4413      	add	r3, r2
 8012eee:	4618      	mov	r0, r3
 8012ef0:	f000 f932 	bl	8013158 <App_EventReferenceDetermineMostImportantAction>
 8012ef4:	4603      	mov	r3, r0
 8012ef6:	713b      	strb	r3, [r7, #4]

		if (Action > ActionMost)
 8012ef8:	793a      	ldrb	r2, [r7, #4]
 8012efa:	79bb      	ldrb	r3, [r7, #6]
 8012efc:	429a      	cmp	r2, r3
 8012efe:	d903      	bls.n	8012f08 <App_EventDetermineMostImportantEventGroup+0x48>
		{
			ActionMost = Action;
 8012f00:	793b      	ldrb	r3, [r7, #4]
 8012f02:	71bb      	strb	r3, [r7, #6]
			Index = i;
 8012f04:	797b      	ldrb	r3, [r7, #5]
 8012f06:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 1; i < evGroupSize; i++)
 8012f08:	797b      	ldrb	r3, [r7, #5]
 8012f0a:	3301      	adds	r3, #1
 8012f0c:	717b      	strb	r3, [r7, #5]
 8012f0e:	797b      	ldrb	r3, [r7, #5]
 8012f10:	2b08      	cmp	r3, #8
 8012f12:	d9df      	bls.n	8012ed4 <App_EventDetermineMostImportantEventGroup+0x14>
		}
	}

	return Index;
 8012f14:	79fb      	ldrb	r3, [r7, #7]

}
 8012f16:	4618      	mov	r0, r3
 8012f18:	3708      	adds	r7, #8
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	bd80      	pop	{r7, pc}
 8012f1e:	bf00      	nop
 8012f20:	2002b2a8 	.word	0x2002b2a8
 8012f24:	2002bd58 	.word	0x2002bd58

08012f28 <App_EventDetermineApplyID>:

uint16_t App_EventDetermineApplyID (void)
{
 8012f28:	b580      	push	{r7, lr}
 8012f2a:	b082      	sub	sp, #8
 8012f2c:	af00      	add	r7, sp, #0
	// ---- Create temporary variables to store values in ----
	uint8_t Action = 0, ActionMost = 0;
 8012f2e:	2300      	movs	r3, #0
 8012f30:	70bb      	strb	r3, [r7, #2]
 8012f32:	2300      	movs	r3, #0
 8012f34:	71fb      	strb	r3, [r7, #7]
	uint16_t Index = 0;
 8012f36:	2300      	movs	r3, #0
 8012f38:	80bb      	strh	r3, [r7, #4]

	// ---- Since all the groups are prioritized so only compare the first indexes of the groups ----
	for(uint8_t i = 1; i < evGroupSize; i++)
 8012f3a:	2301      	movs	r3, #1
 8012f3c:	70fb      	strb	r3, [r7, #3]
 8012f3e:	e022      	b.n	8012f86 <App_EventDetermineApplyID+0x5e>
	{
		// ---- Determine the most import action ----
		Action = App_EventReferenceDetermineMostImportantAction(&EventList[evGroups[i].evIndex[0]]);
 8012f40:	78fb      	ldrb	r3, [r7, #3]
 8012f42:	4a15      	ldr	r2, [pc, #84]	; (8012f98 <App_EventDetermineApplyID+0x70>)
 8012f44:	2198      	movs	r1, #152	; 0x98
 8012f46:	fb01 f303 	mul.w	r3, r1, r3
 8012f4a:	4413      	add	r3, r2
 8012f4c:	881b      	ldrh	r3, [r3, #0]
 8012f4e:	461a      	mov	r2, r3
 8012f50:	234c      	movs	r3, #76	; 0x4c
 8012f52:	fb03 f302 	mul.w	r3, r3, r2
 8012f56:	4a11      	ldr	r2, [pc, #68]	; (8012f9c <App_EventDetermineApplyID+0x74>)
 8012f58:	4413      	add	r3, r2
 8012f5a:	4618      	mov	r0, r3
 8012f5c:	f000 f8fc 	bl	8013158 <App_EventReferenceDetermineMostImportantAction>
 8012f60:	4603      	mov	r3, r0
 8012f62:	70bb      	strb	r3, [r7, #2]

		// ---- If the action has a greater priority ----
		if (Action > ActionMost)
 8012f64:	78ba      	ldrb	r2, [r7, #2]
 8012f66:	79fb      	ldrb	r3, [r7, #7]
 8012f68:	429a      	cmp	r2, r3
 8012f6a:	d909      	bls.n	8012f80 <App_EventDetermineApplyID+0x58>
		{
			// ---- Keep track of the most important action and group index ----
			ActionMost = Action;
 8012f6c:	78bb      	ldrb	r3, [r7, #2]
 8012f6e:	71fb      	strb	r3, [r7, #7]
			Index = evGroups[i].evIndex[0];
 8012f70:	78fb      	ldrb	r3, [r7, #3]
 8012f72:	4a09      	ldr	r2, [pc, #36]	; (8012f98 <App_EventDetermineApplyID+0x70>)
 8012f74:	2198      	movs	r1, #152	; 0x98
 8012f76:	fb01 f303 	mul.w	r3, r1, r3
 8012f7a:	4413      	add	r3, r2
 8012f7c:	881b      	ldrh	r3, [r3, #0]
 8012f7e:	80bb      	strh	r3, [r7, #4]
	for(uint8_t i = 1; i < evGroupSize; i++)
 8012f80:	78fb      	ldrb	r3, [r7, #3]
 8012f82:	3301      	adds	r3, #1
 8012f84:	70fb      	strb	r3, [r7, #3]
 8012f86:	78fb      	ldrb	r3, [r7, #3]
 8012f88:	2b08      	cmp	r3, #8
 8012f8a:	d9d9      	bls.n	8012f40 <App_EventDetermineApplyID+0x18>
		}
	}

	// ---- Return the group with the most important action ----
	return Index;
 8012f8c:	88bb      	ldrh	r3, [r7, #4]
}
 8012f8e:	4618      	mov	r0, r3
 8012f90:	3708      	adds	r7, #8
 8012f92:	46bd      	mov	sp, r7
 8012f94:	bd80      	pop	{r7, pc}
 8012f96:	bf00      	nop
 8012f98:	2002b2a8 	.word	0x2002b2a8
 8012f9c:	2002bd58 	.word	0x2002bd58

08012fa0 <App_EventDetermineSplashID>:

uint16_t App_EventDetermineSplashID (void)
{
 8012fa0:	b480      	push	{r7}
 8012fa2:	b083      	sub	sp, #12
 8012fa4:	af00      	add	r7, sp, #0
	for(uint8_t i = Disp_Generic_SplashScreen; i <= Disp_Dedicated_SplashScreen; i++)
 8012fa6:	2303      	movs	r3, #3
 8012fa8:	71fb      	strb	r3, [r7, #7]
 8012faa:	e03a      	b.n	8013022 <App_EventDetermineSplashID+0x82>
	{
		for (uint8_t j = 0 ; j < evScreen[i].evCounter; j++)
 8012fac:	2300      	movs	r3, #0
 8012fae:	71bb      	strb	r3, [r7, #6]
 8012fb0:	e029      	b.n	8013006 <App_EventDetermineSplashID+0x66>
		{
			if ((evScreen[i].evCounter) && (EventList[evScreen[i].evIndex[j]].SplashActive))
 8012fb2:	79fb      	ldrb	r3, [r7, #7]
 8012fb4:	4a20      	ldr	r2, [pc, #128]	; (8013038 <App_EventDetermineSplashID+0x98>)
 8012fb6:	2198      	movs	r1, #152	; 0x98
 8012fb8:	fb01 f303 	mul.w	r3, r1, r3
 8012fbc:	4413      	add	r3, r2
 8012fbe:	3396      	adds	r3, #150	; 0x96
 8012fc0:	781b      	ldrb	r3, [r3, #0]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d01c      	beq.n	8013000 <App_EventDetermineSplashID+0x60>
 8012fc6:	79fa      	ldrb	r2, [r7, #7]
 8012fc8:	79bb      	ldrb	r3, [r7, #6]
 8012fca:	491b      	ldr	r1, [pc, #108]	; (8013038 <App_EventDetermineSplashID+0x98>)
 8012fcc:	204c      	movs	r0, #76	; 0x4c
 8012fce:	fb00 f202 	mul.w	r2, r0, r2
 8012fd2:	4413      	add	r3, r2
 8012fd4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012fd8:	4619      	mov	r1, r3
 8012fda:	4a18      	ldr	r2, [pc, #96]	; (801303c <App_EventDetermineSplashID+0x9c>)
 8012fdc:	234c      	movs	r3, #76	; 0x4c
 8012fde:	fb03 f301 	mul.w	r3, r3, r1
 8012fe2:	4413      	add	r3, r2
 8012fe4:	333c      	adds	r3, #60	; 0x3c
 8012fe6:	781b      	ldrb	r3, [r3, #0]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d009      	beq.n	8013000 <App_EventDetermineSplashID+0x60>
			{
				return evScreen[i].evIndex[j];
 8012fec:	79fa      	ldrb	r2, [r7, #7]
 8012fee:	79bb      	ldrb	r3, [r7, #6]
 8012ff0:	4911      	ldr	r1, [pc, #68]	; (8013038 <App_EventDetermineSplashID+0x98>)
 8012ff2:	204c      	movs	r0, #76	; 0x4c
 8012ff4:	fb00 f202 	mul.w	r2, r0, r2
 8012ff8:	4413      	add	r3, r2
 8012ffa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8012ffe:	e014      	b.n	801302a <App_EventDetermineSplashID+0x8a>
		for (uint8_t j = 0 ; j < evScreen[i].evCounter; j++)
 8013000:	79bb      	ldrb	r3, [r7, #6]
 8013002:	3301      	adds	r3, #1
 8013004:	71bb      	strb	r3, [r7, #6]
 8013006:	79fb      	ldrb	r3, [r7, #7]
 8013008:	4a0b      	ldr	r2, [pc, #44]	; (8013038 <App_EventDetermineSplashID+0x98>)
 801300a:	2198      	movs	r1, #152	; 0x98
 801300c:	fb01 f303 	mul.w	r3, r1, r3
 8013010:	4413      	add	r3, r2
 8013012:	3396      	adds	r3, #150	; 0x96
 8013014:	781b      	ldrb	r3, [r3, #0]
 8013016:	79ba      	ldrb	r2, [r7, #6]
 8013018:	429a      	cmp	r2, r3
 801301a:	d3ca      	bcc.n	8012fb2 <App_EventDetermineSplashID+0x12>
	for(uint8_t i = Disp_Generic_SplashScreen; i <= Disp_Dedicated_SplashScreen; i++)
 801301c:	79fb      	ldrb	r3, [r7, #7]
 801301e:	3301      	adds	r3, #1
 8013020:	71fb      	strb	r3, [r7, #7]
 8013022:	79fb      	ldrb	r3, [r7, #7]
 8013024:	2b04      	cmp	r3, #4
 8013026:	d9c1      	bls.n	8012fac <App_EventDetermineSplashID+0xc>
			}
		}
	}

	return 0;
 8013028:	2300      	movs	r3, #0
}
 801302a:	4618      	mov	r0, r3
 801302c:	370c      	adds	r7, #12
 801302e:	46bd      	mov	sp, r7
 8013030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013034:	4770      	bx	lr
 8013036:	bf00      	nop
 8013038:	20030790 	.word	0x20030790
 801303c:	2002bd58 	.word	0x2002bd58

08013040 <App_EventDetermineMostImportantAction>:
 *Outputs:
 *---------
 * Index of evGroup
 *-------------------------------------------------------------*/
uint8_t App_EventDetermineMostImportantAction(uint16_t evAction)
{
 8013040:	b580      	push	{r7, lr}
 8013042:	b084      	sub	sp, #16
 8013044:	af00      	add	r7, sp, #0
 8013046:	4603      	mov	r3, r0
 8013048:	80fb      	strh	r3, [r7, #6]
	// ---- Create a temporary value to store the of the most important action in ----
	uint8_t Action = Act_None;
 801304a:	2300      	movs	r3, #0
 801304c:	73fb      	strb	r3, [r7, #15]

	// ---- Check if the acknowledgment of the event is not set ----
	if (EventList[evAction].ACKReceived == false)
 801304e:	88fb      	ldrh	r3, [r7, #6]
 8013050:	4a40      	ldr	r2, [pc, #256]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 8013052:	214c      	movs	r1, #76	; 0x4c
 8013054:	fb01 f303 	mul.w	r3, r1, r3
 8013058:	4413      	add	r3, r2
 801305a:	3334      	adds	r3, #52	; 0x34
 801305c:	781b      	ldrb	r3, [r3, #0]
 801305e:	f083 0301 	eor.w	r3, r3, #1
 8013062:	b2db      	uxtb	r3, r3
 8013064:	2b00      	cmp	r3, #0
 8013066:	d066      	beq.n	8013136 <App_EventDetermineMostImportantAction+0xf6>
	{
		// ---- Check the if action 1 has bigger priority ----
		if (EventList[evAction].EventAction1 > Action)
 8013068:	88fb      	ldrh	r3, [r7, #6]
 801306a:	4a3a      	ldr	r2, [pc, #232]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 801306c:	214c      	movs	r1, #76	; 0x4c
 801306e:	fb01 f303 	mul.w	r3, r1, r3
 8013072:	4413      	add	r3, r2
 8013074:	3324      	adds	r3, #36	; 0x24
 8013076:	781b      	ldrb	r3, [r3, #0]
 8013078:	7bfa      	ldrb	r2, [r7, #15]
 801307a:	429a      	cmp	r2, r3
 801307c:	d208      	bcs.n	8013090 <App_EventDetermineMostImportantAction+0x50>
		{
			Action = EventList[evAction].EventAction1;
 801307e:	88fb      	ldrh	r3, [r7, #6]
 8013080:	4a34      	ldr	r2, [pc, #208]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 8013082:	214c      	movs	r1, #76	; 0x4c
 8013084:	fb01 f303 	mul.w	r3, r1, r3
 8013088:	4413      	add	r3, r2
 801308a:	3324      	adds	r3, #36	; 0x24
 801308c:	781b      	ldrb	r3, [r3, #0]
 801308e:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check the if action 2 has bigger priority, and if the time have elapsed ----
		if ((EventList[evAction].EventAction2 > Action) && (time_since(EventList[evAction].TimeStampSystic) >= EventList[evAction].EventActionTime1_2))
 8013090:	88fb      	ldrh	r3, [r7, #6]
 8013092:	4a30      	ldr	r2, [pc, #192]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 8013094:	214c      	movs	r1, #76	; 0x4c
 8013096:	fb01 f303 	mul.w	r3, r1, r3
 801309a:	4413      	add	r3, r2
 801309c:	3325      	adds	r3, #37	; 0x25
 801309e:	781b      	ldrb	r3, [r3, #0]
 80130a0:	7bfa      	ldrb	r2, [r7, #15]
 80130a2:	429a      	cmp	r2, r3
 80130a4:	d21d      	bcs.n	80130e2 <App_EventDetermineMostImportantAction+0xa2>
 80130a6:	88fb      	ldrh	r3, [r7, #6]
 80130a8:	4a2a      	ldr	r2, [pc, #168]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 80130aa:	214c      	movs	r1, #76	; 0x4c
 80130ac:	fb01 f303 	mul.w	r3, r1, r3
 80130b0:	4413      	add	r3, r2
 80130b2:	3320      	adds	r3, #32
 80130b4:	681b      	ldr	r3, [r3, #0]
 80130b6:	4618      	mov	r0, r3
 80130b8:	f009 ff74 	bl	801cfa4 <time_since>
 80130bc:	88fb      	ldrh	r3, [r7, #6]
 80130be:	4a25      	ldr	r2, [pc, #148]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 80130c0:	214c      	movs	r1, #76	; 0x4c
 80130c2:	fb01 f303 	mul.w	r3, r1, r3
 80130c6:	4413      	add	r3, r2
 80130c8:	3328      	adds	r3, #40	; 0x28
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	4298      	cmp	r0, r3
 80130ce:	d308      	bcc.n	80130e2 <App_EventDetermineMostImportantAction+0xa2>
		{
			Action = EventList[evAction].EventAction2;
 80130d0:	88fb      	ldrh	r3, [r7, #6]
 80130d2:	4a20      	ldr	r2, [pc, #128]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 80130d4:	214c      	movs	r1, #76	; 0x4c
 80130d6:	fb01 f303 	mul.w	r3, r1, r3
 80130da:	4413      	add	r3, r2
 80130dc:	3325      	adds	r3, #37	; 0x25
 80130de:	781b      	ldrb	r3, [r3, #0]
 80130e0:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check the if action 3 has bigger priority, and if the time have elapsed ----
		if ((EventList[evAction].EventAction3 > Action) && (time_since(EventList[evAction].TimeStampSystic) >= EventList[evAction].EventActionTime2_3))
 80130e2:	88fb      	ldrh	r3, [r7, #6]
 80130e4:	4a1b      	ldr	r2, [pc, #108]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 80130e6:	214c      	movs	r1, #76	; 0x4c
 80130e8:	fb01 f303 	mul.w	r3, r1, r3
 80130ec:	4413      	add	r3, r2
 80130ee:	3326      	adds	r3, #38	; 0x26
 80130f0:	781b      	ldrb	r3, [r3, #0]
 80130f2:	7bfa      	ldrb	r2, [r7, #15]
 80130f4:	429a      	cmp	r2, r3
 80130f6:	d227      	bcs.n	8013148 <App_EventDetermineMostImportantAction+0x108>
 80130f8:	88fb      	ldrh	r3, [r7, #6]
 80130fa:	4a16      	ldr	r2, [pc, #88]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 80130fc:	214c      	movs	r1, #76	; 0x4c
 80130fe:	fb01 f303 	mul.w	r3, r1, r3
 8013102:	4413      	add	r3, r2
 8013104:	3320      	adds	r3, #32
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	4618      	mov	r0, r3
 801310a:	f009 ff4b 	bl	801cfa4 <time_since>
 801310e:	88fb      	ldrh	r3, [r7, #6]
 8013110:	4a10      	ldr	r2, [pc, #64]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 8013112:	214c      	movs	r1, #76	; 0x4c
 8013114:	fb01 f303 	mul.w	r3, r1, r3
 8013118:	4413      	add	r3, r2
 801311a:	332c      	adds	r3, #44	; 0x2c
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	4298      	cmp	r0, r3
 8013120:	d312      	bcc.n	8013148 <App_EventDetermineMostImportantAction+0x108>
		{
			Action = EventList[evAction].EventAction3;
 8013122:	88fb      	ldrh	r3, [r7, #6]
 8013124:	4a0b      	ldr	r2, [pc, #44]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 8013126:	214c      	movs	r1, #76	; 0x4c
 8013128:	fb01 f303 	mul.w	r3, r1, r3
 801312c:	4413      	add	r3, r2
 801312e:	3326      	adds	r3, #38	; 0x26
 8013130:	781b      	ldrb	r3, [r3, #0]
 8013132:	73fb      	strb	r3, [r7, #15]
 8013134:	e008      	b.n	8013148 <App_EventDetermineMostImportantAction+0x108>
		}
	}
	// ---- Check if the acknowledgment of the event is set ----
	else
	{
		Action = (uint8_t) EventList[evAction].EventACKAction;
 8013136:	88fb      	ldrh	r3, [r7, #6]
 8013138:	4a06      	ldr	r2, [pc, #24]	; (8013154 <App_EventDetermineMostImportantAction+0x114>)
 801313a:	214c      	movs	r1, #76	; 0x4c
 801313c:	fb01 f303 	mul.w	r3, r1, r3
 8013140:	4413      	add	r3, r2
 8013142:	3335      	adds	r3, #53	; 0x35
 8013144:	781b      	ldrb	r3, [r3, #0]
 8013146:	73fb      	strb	r3, [r7, #15]
	}

	// ---- Return the biggest priority action ----
	return Action;
 8013148:	7bfb      	ldrb	r3, [r7, #15]
}
 801314a:	4618      	mov	r0, r3
 801314c:	3710      	adds	r7, #16
 801314e:	46bd      	mov	sp, r7
 8013150:	bd80      	pop	{r7, pc}
 8013152:	bf00      	nop
 8013154:	2002bd58 	.word	0x2002bd58

08013158 <App_EventReferenceDetermineMostImportantAction>:

uint8_t App_EventReferenceDetermineMostImportantAction(Event* ActionEvent)
{
 8013158:	b580      	push	{r7, lr}
 801315a:	b084      	sub	sp, #16
 801315c:	af00      	add	r7, sp, #0
 801315e:	6078      	str	r0, [r7, #4]
	// ---- Create a temporary variable to store the most important action in ----
	uint8_t Action = 0;
 8013160:	2300      	movs	r3, #0
 8013162:	73fb      	strb	r3, [r7, #15]

	// ---- Check if the acknowledgment of the event is not set ----
	if (ActionEvent->ACKReceived == false)
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801316a:	f083 0301 	eor.w	r3, r3, #1
 801316e:	b2db      	uxtb	r3, r3
 8013170:	2b00      	cmp	r3, #0
 8013172:	d032      	beq.n	80131da <App_EventReferenceDetermineMostImportantAction+0x82>
	{
		// ---- Check if action 1 is greater than the temporary action ----
		if (ActionEvent->EventAction1 > Action)
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801317a:	7bfa      	ldrb	r2, [r7, #15]
 801317c:	429a      	cmp	r2, r3
 801317e:	d203      	bcs.n	8013188 <App_EventReferenceDetermineMostImportantAction+0x30>
		{
			Action = (uint8_t) ActionEvent->EventAction1;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8013186:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check if action 2 is greater than the temporary action, and if time has elapsed ----
		if (((uint8_t) ActionEvent->EventAction2 > Action) && (time_since(ActionEvent->TimeStampSystic) >= ActionEvent->EventActionTime1_2))
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 801318e:	7bfa      	ldrb	r2, [r7, #15]
 8013190:	429a      	cmp	r2, r3
 8013192:	d20d      	bcs.n	80131b0 <App_EventReferenceDetermineMostImportantAction+0x58>
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	6a1b      	ldr	r3, [r3, #32]
 8013198:	4618      	mov	r0, r3
 801319a:	f009 ff03 	bl	801cfa4 <time_since>
 801319e:	4602      	mov	r2, r0
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80131a4:	429a      	cmp	r2, r3
 80131a6:	d303      	bcc.n	80131b0 <App_EventReferenceDetermineMostImportantAction+0x58>
		{
			Action = (uint8_t) ActionEvent->EventAction2;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80131ae:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check if action 3 is greater than the temporary action, and if time has elapsed ----
		if (((uint8_t) ActionEvent->EventAction3 > Action) && (time_since(ActionEvent->TimeStampSystic) >= ActionEvent->EventActionTime2_3))
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80131b6:	7bfa      	ldrb	r2, [r7, #15]
 80131b8:	429a      	cmp	r2, r3
 80131ba:	d212      	bcs.n	80131e2 <App_EventReferenceDetermineMostImportantAction+0x8a>
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	6a1b      	ldr	r3, [r3, #32]
 80131c0:	4618      	mov	r0, r3
 80131c2:	f009 feef 	bl	801cfa4 <time_since>
 80131c6:	4602      	mov	r2, r0
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80131cc:	429a      	cmp	r2, r3
 80131ce:	d308      	bcc.n	80131e2 <App_EventReferenceDetermineMostImportantAction+0x8a>
		{
			Action = (uint8_t) ActionEvent->EventAction3;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80131d6:	73fb      	strb	r3, [r7, #15]
 80131d8:	e003      	b.n	80131e2 <App_EventReferenceDetermineMostImportantAction+0x8a>
		}
	}
	// ---- Check if the acknowledgment of the event is set ----
	else
	{
		Action = (uint8_t) ActionEvent->EventACKAction;
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80131e0:	73fb      	strb	r3, [r7, #15]
	}

	// ---- Return the most important action (temporary value) ----
	return Action;
 80131e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	3710      	adds	r7, #16
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bd80      	pop	{r7, pc}

080131ec <App_EventProcess>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventProcess(uint16_t ApplyEvent, uint16_t SplashEvent)
{
 80131ec:	b580      	push	{r7, lr}
 80131ee:	b082      	sub	sp, #8
 80131f0:	af00      	add	r7, sp, #0
 80131f2:	4603      	mov	r3, r0
 80131f4:	460a      	mov	r2, r1
 80131f6:	80fb      	strh	r3, [r7, #6]
 80131f8:	4613      	mov	r3, r2
 80131fa:	80bb      	strh	r3, [r7, #4]
	// ---- Display the event, splash screen take priority over active event ----
	App_EventDisplay(ApplyEvent, SplashEvent);
 80131fc:	88ba      	ldrh	r2, [r7, #4]
 80131fe:	88fb      	ldrh	r3, [r7, #6]
 8013200:	4611      	mov	r1, r2
 8013202:	4618      	mov	r0, r3
 8013204:	f000 f80c 	bl	8013220 <App_EventDisplay>

	// ---- Apply the event however required ----
	App_EventApply(ApplyEvent);
 8013208:	88fb      	ldrh	r3, [r7, #6]
 801320a:	4618      	mov	r0, r3
 801320c:	f000 f872 	bl	80132f4 <App_EventApply>

	//Handle acknowledgment actions
	App_EventACK(ApplyEvent);
 8013210:	88fb      	ldrh	r3, [r7, #6]
 8013212:	4618      	mov	r0, r3
 8013214:	f000 f8a4 	bl	8013360 <App_EventACK>
}
 8013218:	bf00      	nop
 801321a:	3708      	adds	r7, #8
 801321c:	46bd      	mov	sp, r7
 801321e:	bd80      	pop	{r7, pc}

08013220 <App_EventDisplay>:

void App_EventDisplay(uint16_t ApplyEventActive, uint16_t SplashEventActive)
{
 8013220:	b580      	push	{r7, lr}
 8013222:	b082      	sub	sp, #8
 8013224:	af00      	add	r7, sp, #0
 8013226:	4603      	mov	r3, r0
 8013228:	460a      	mov	r2, r1
 801322a:	80fb      	strh	r3, [r7, #6]
 801322c:	4613      	mov	r3, r2
 801322e:	80bb      	strh	r3, [r7, #4]
	// ---- Create static values to keep track of the current splash event is active ----
	static uint32_t SplashDuration = 0;
	static bool SplashScreenActive = false;

	// ---- Check if there are a splash event that is active in the event list, received ----
	if (SplashEventActive != EV_Empty)
 8013230:	88bb      	ldrh	r3, [r7, #4]
 8013232:	2b00      	cmp	r3, #0
 8013234:	d043      	beq.n	80132be <App_EventDisplay+0x9e>
	{
		// ---- Check if a splash screen has not been activated, If splash screen is not already the event displayed  ----
		if ((!SplashScreenActive) && (ActiveDisplay_Event->EventID != EventList[SplashEventActive].EventID))
 8013236:	4b2b      	ldr	r3, [pc, #172]	; (80132e4 <App_EventDisplay+0xc4>)
 8013238:	781b      	ldrb	r3, [r3, #0]
 801323a:	f083 0301 	eor.w	r3, r3, #1
 801323e:	b2db      	uxtb	r3, r3
 8013240:	2b00      	cmp	r3, #0
 8013242:	d01d      	beq.n	8013280 <App_EventDisplay+0x60>
 8013244:	4b28      	ldr	r3, [pc, #160]	; (80132e8 <App_EventDisplay+0xc8>)
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	885a      	ldrh	r2, [r3, #2]
 801324a:	88bb      	ldrh	r3, [r7, #4]
 801324c:	4927      	ldr	r1, [pc, #156]	; (80132ec <App_EventDisplay+0xcc>)
 801324e:	204c      	movs	r0, #76	; 0x4c
 8013250:	fb00 f303 	mul.w	r3, r0, r3
 8013254:	440b      	add	r3, r1
 8013256:	3302      	adds	r3, #2
 8013258:	881b      	ldrh	r3, [r3, #0]
 801325a:	429a      	cmp	r2, r3
 801325c:	d010      	beq.n	8013280 <App_EventDisplay+0x60>
		{
			// ---- Update reference to active display event ----
			ActiveDisplay_Event = &EventList[SplashEventActive];
 801325e:	88bb      	ldrh	r3, [r7, #4]
 8013260:	224c      	movs	r2, #76	; 0x4c
 8013262:	fb02 f303 	mul.w	r3, r2, r3
 8013266:	4a21      	ldr	r2, [pc, #132]	; (80132ec <App_EventDisplay+0xcc>)
 8013268:	4413      	add	r3, r2
 801326a:	4a1f      	ldr	r2, [pc, #124]	; (80132e8 <App_EventDisplay+0xc8>)
 801326c:	6013      	str	r3, [r2, #0]

			// ---- Update local variables to inform the function a splash screen is active ----
			SplashDuration = time_now();
 801326e:	f009 fe8d 	bl	801cf8c <time_now>
 8013272:	4602      	mov	r2, r0
 8013274:	4b1e      	ldr	r3, [pc, #120]	; (80132f0 <App_EventDisplay+0xd0>)
 8013276:	601a      	str	r2, [r3, #0]
			SplashScreenActive = true;
 8013278:	4b1a      	ldr	r3, [pc, #104]	; (80132e4 <App_EventDisplay+0xc4>)
 801327a:	2201      	movs	r2, #1
 801327c:	701a      	strb	r2, [r3, #0]

		// ---- Update local variables to inform the function a splash screen is not active anymore----
		SplashDuration = 0;
		SplashScreenActive = false;
	}
}
 801327e:	e02c      	b.n	80132da <App_EventDisplay+0xba>
			if ((time_since(SplashDuration) >= ActiveDisplay_Event->SplashTime) || (!ActiveDisplay_Event->EventActive))
 8013280:	4b1b      	ldr	r3, [pc, #108]	; (80132f0 <App_EventDisplay+0xd0>)
 8013282:	681b      	ldr	r3, [r3, #0]
 8013284:	4618      	mov	r0, r3
 8013286:	f009 fe8d 	bl	801cfa4 <time_since>
 801328a:	4602      	mov	r2, r0
 801328c:	4b16      	ldr	r3, [pc, #88]	; (80132e8 <App_EventDisplay+0xc8>)
 801328e:	681b      	ldr	r3, [r3, #0]
 8013290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013292:	429a      	cmp	r2, r3
 8013294:	d207      	bcs.n	80132a6 <App_EventDisplay+0x86>
 8013296:	4b14      	ldr	r3, [pc, #80]	; (80132e8 <App_EventDisplay+0xc8>)
 8013298:	681b      	ldr	r3, [r3, #0]
 801329a:	791b      	ldrb	r3, [r3, #4]
 801329c:	f083 0301 	eor.w	r3, r3, #1
 80132a0:	b2db      	uxtb	r3, r3
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d019      	beq.n	80132da <App_EventDisplay+0xba>
				ActiveDisplay_Event->SplashActive = false;
 80132a6:	4b10      	ldr	r3, [pc, #64]	; (80132e8 <App_EventDisplay+0xc8>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	2200      	movs	r2, #0
 80132ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				SplashDuration = 0;
 80132b0:	4b0f      	ldr	r3, [pc, #60]	; (80132f0 <App_EventDisplay+0xd0>)
 80132b2:	2200      	movs	r2, #0
 80132b4:	601a      	str	r2, [r3, #0]
				SplashScreenActive = false;
 80132b6:	4b0b      	ldr	r3, [pc, #44]	; (80132e4 <App_EventDisplay+0xc4>)
 80132b8:	2200      	movs	r2, #0
 80132ba:	701a      	strb	r2, [r3, #0]
}
 80132bc:	e00d      	b.n	80132da <App_EventDisplay+0xba>
		ActiveDisplay_Event = &EventList[ApplyEventActive];
 80132be:	88fb      	ldrh	r3, [r7, #6]
 80132c0:	224c      	movs	r2, #76	; 0x4c
 80132c2:	fb02 f303 	mul.w	r3, r2, r3
 80132c6:	4a09      	ldr	r2, [pc, #36]	; (80132ec <App_EventDisplay+0xcc>)
 80132c8:	4413      	add	r3, r2
 80132ca:	4a07      	ldr	r2, [pc, #28]	; (80132e8 <App_EventDisplay+0xc8>)
 80132cc:	6013      	str	r3, [r2, #0]
		SplashDuration = 0;
 80132ce:	4b08      	ldr	r3, [pc, #32]	; (80132f0 <App_EventDisplay+0xd0>)
 80132d0:	2200      	movs	r2, #0
 80132d2:	601a      	str	r2, [r3, #0]
		SplashScreenActive = false;
 80132d4:	4b03      	ldr	r3, [pc, #12]	; (80132e4 <App_EventDisplay+0xc4>)
 80132d6:	2200      	movs	r2, #0
 80132d8:	701a      	strb	r2, [r3, #0]
}
 80132da:	bf00      	nop
 80132dc:	3708      	adds	r7, #8
 80132de:	46bd      	mov	sp, r7
 80132e0:	bd80      	pop	{r7, pc}
 80132e2:	bf00      	nop
 80132e4:	20020a08 	.word	0x20020a08
 80132e8:	20021390 	.word	0x20021390
 80132ec:	2002bd58 	.word	0x2002bd58
 80132f0:	20020a0c 	.word	0x20020a0c

080132f4 <App_EventApply>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventApply(uint16_t ApplyEventActive)
{
 80132f4:	b480      	push	{r7}
 80132f6:	b083      	sub	sp, #12
 80132f8:	af00      	add	r7, sp, #0
 80132fa:	4603      	mov	r3, r0
 80132fc:	80fb      	strh	r3, [r7, #6]

	// ---- Check if the current event is not already processed , and that the event is not the EV_Empty (no event) ----
	if((!EventList[ApplyEventActive].Processed) && (ApplyEventActive != EV_Empty))
 80132fe:	88fb      	ldrh	r3, [r7, #6]
 8013300:	4a15      	ldr	r2, [pc, #84]	; (8013358 <App_EventApply+0x64>)
 8013302:	214c      	movs	r1, #76	; 0x4c
 8013304:	fb01 f303 	mul.w	r3, r1, r3
 8013308:	4413      	add	r3, r2
 801330a:	3330      	adds	r3, #48	; 0x30
 801330c:	781b      	ldrb	r3, [r3, #0]
 801330e:	f083 0301 	eor.w	r3, r3, #1
 8013312:	b2db      	uxtb	r3, r3
 8013314:	2b00      	cmp	r3, #0
 8013316:	d018      	beq.n	801334a <App_EventApply+0x56>
 8013318:	88fb      	ldrh	r3, [r7, #6]
 801331a:	2b00      	cmp	r3, #0
 801331c:	d015      	beq.n	801334a <App_EventApply+0x56>
//			BuzzerFlags.BuzzerMode = EventList[ApplyEventActive].BuzzerMode;
//			BuzzerFlags.BuzzerUpdateLast = time_now();
//		}

		// ---- Clear previous active event processed flag ----
		Active_Event->Processed = false;
 801331e:	4b0f      	ldr	r3, [pc, #60]	; (801335c <App_EventApply+0x68>)
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	2200      	movs	r2, #0
 8013324:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

		// ---- Update System State Machine ----
		//System_State_Machine();

		// ---- Set current active event processed flag ----
		EventList[ApplyEventActive].Processed = true;
 8013328:	88fb      	ldrh	r3, [r7, #6]
 801332a:	4a0b      	ldr	r2, [pc, #44]	; (8013358 <App_EventApply+0x64>)
 801332c:	214c      	movs	r1, #76	; 0x4c
 801332e:	fb01 f303 	mul.w	r3, r1, r3
 8013332:	4413      	add	r3, r2
 8013334:	3330      	adds	r3, #48	; 0x30
 8013336:	2201      	movs	r2, #1
 8013338:	701a      	strb	r2, [r3, #0]

		// ---- Point reference to the current active and display event -----
		Active_Event = &EventList[ApplyEventActive];
 801333a:	88fb      	ldrh	r3, [r7, #6]
 801333c:	224c      	movs	r2, #76	; 0x4c
 801333e:	fb02 f303 	mul.w	r3, r2, r3
 8013342:	4a05      	ldr	r2, [pc, #20]	; (8013358 <App_EventApply+0x64>)
 8013344:	4413      	add	r3, r2
 8013346:	4a05      	ldr	r2, [pc, #20]	; (801335c <App_EventApply+0x68>)
 8013348:	6013      	str	r3, [r2, #0]
	}

	// ---- Apply active event actions (most important one) ----
	// ---- TODO: Switching from warning to critical does not clear the processed flag ----
	//App_SystemControl_ApplyAction((uint8_t*) Active_Event);
}
 801334a:	bf00      	nop
 801334c:	370c      	adds	r7, #12
 801334e:	46bd      	mov	sp, r7
 8013350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013354:	4770      	bx	lr
 8013356:	bf00      	nop
 8013358:	2002bd58 	.word	0x2002bd58
 801335c:	20021500 	.word	0x20021500

08013360 <App_EventACK>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventACK (uint16_t AcknowledgeEventActive)
{
 8013360:	b480      	push	{r7}
 8013362:	b083      	sub	sp, #12
 8013364:	af00      	add	r7, sp, #0
 8013366:	4603      	mov	r3, r0
 8013368:	80fb      	strh	r3, [r7, #6]
////		else
////			EventList[AcknowledgeEventActive].ACKReceived = false;
//
//	}

}
 801336a:	bf00      	nop
 801336c:	370c      	adds	r7, #12
 801336e:	46bd      	mov	sp, r7
 8013370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013374:	4770      	bx	lr
	...

08013378 <App_EventSet>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventSet (uint16_t Event)
{
 8013378:	b590      	push	{r4, r7, lr}
 801337a:	b083      	sub	sp, #12
 801337c:	af00      	add	r7, sp, #0
 801337e:	4603      	mov	r3, r0
 8013380:	80fb      	strh	r3, [r7, #6]
	//First see if the event is not already active
	if((!EventList[Event].EventActive) && (!EventList[Event].EventLogged))
 8013382:	88fb      	ldrh	r3, [r7, #6]
 8013384:	4a25      	ldr	r2, [pc, #148]	; (801341c <App_EventSet+0xa4>)
 8013386:	214c      	movs	r1, #76	; 0x4c
 8013388:	fb01 f303 	mul.w	r3, r1, r3
 801338c:	4413      	add	r3, r2
 801338e:	3304      	adds	r3, #4
 8013390:	781b      	ldrb	r3, [r3, #0]
 8013392:	f083 0301 	eor.w	r3, r3, #1
 8013396:	b2db      	uxtb	r3, r3
 8013398:	2b00      	cmp	r3, #0
 801339a:	d03b      	beq.n	8013414 <App_EventSet+0x9c>
 801339c:	88fb      	ldrh	r3, [r7, #6]
 801339e:	4a1f      	ldr	r2, [pc, #124]	; (801341c <App_EventSet+0xa4>)
 80133a0:	214c      	movs	r1, #76	; 0x4c
 80133a2:	fb01 f303 	mul.w	r3, r1, r3
 80133a6:	4413      	add	r3, r2
 80133a8:	3331      	adds	r3, #49	; 0x31
 80133aa:	781b      	ldrb	r3, [r3, #0]
 80133ac:	f083 0301 	eor.w	r3, r3, #1
 80133b0:	b2db      	uxtb	r3, r3
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d02e      	beq.n	8013414 <App_EventSet+0x9c>
	{
		//If not active, make active and give a time stamp
		EventList[Event].EventActive = true;
 80133b6:	88fb      	ldrh	r3, [r7, #6]
 80133b8:	4a18      	ldr	r2, [pc, #96]	; (801341c <App_EventSet+0xa4>)
 80133ba:	214c      	movs	r1, #76	; 0x4c
 80133bc:	fb01 f303 	mul.w	r3, r1, r3
 80133c0:	4413      	add	r3, r2
 80133c2:	3304      	adds	r3, #4
 80133c4:	2201      	movs	r2, #1
 80133c6:	701a      	strb	r2, [r3, #0]
		EventList[Event].ACKReceived = false;
 80133c8:	88fb      	ldrh	r3, [r7, #6]
 80133ca:	4a14      	ldr	r2, [pc, #80]	; (801341c <App_EventSet+0xa4>)
 80133cc:	214c      	movs	r1, #76	; 0x4c
 80133ce:	fb01 f303 	mul.w	r3, r1, r3
 80133d2:	4413      	add	r3, r2
 80133d4:	3334      	adds	r3, #52	; 0x34
 80133d6:	2200      	movs	r2, #0
 80133d8:	701a      	strb	r2, [r3, #0]
		EventList[Event].Processed = false;
 80133da:	88fb      	ldrh	r3, [r7, #6]
 80133dc:	4a0f      	ldr	r2, [pc, #60]	; (801341c <App_EventSet+0xa4>)
 80133de:	214c      	movs	r1, #76	; 0x4c
 80133e0:	fb01 f303 	mul.w	r3, r1, r3
 80133e4:	4413      	add	r3, r2
 80133e6:	3330      	adds	r3, #48	; 0x30
 80133e8:	2200      	movs	r2, #0
 80133ea:	701a      	strb	r2, [r3, #0]
		EventList[Event].TimeStampSystic = time_now();
 80133ec:	88fc      	ldrh	r4, [r7, #6]
 80133ee:	f009 fdcd 	bl	801cf8c <time_now>
 80133f2:	4601      	mov	r1, r0
 80133f4:	4a09      	ldr	r2, [pc, #36]	; (801341c <App_EventSet+0xa4>)
 80133f6:	234c      	movs	r3, #76	; 0x4c
 80133f8:	fb03 f304 	mul.w	r3, r3, r4
 80133fc:	4413      	add	r3, r2
 80133fe:	3320      	adds	r3, #32
 8013400:	6019      	str	r1, [r3, #0]

		EventList[Event].SplashActive = true;
 8013402:	88fb      	ldrh	r3, [r7, #6]
 8013404:	4a05      	ldr	r2, [pc, #20]	; (801341c <App_EventSet+0xa4>)
 8013406:	214c      	movs	r1, #76	; 0x4c
 8013408:	fb01 f303 	mul.w	r3, r1, r3
 801340c:	4413      	add	r3, r2
 801340e:	333c      	adds	r3, #60	; 0x3c
 8013410:	2201      	movs	r2, #1
 8013412:	701a      	strb	r2, [r3, #0]
	}
}
 8013414:	bf00      	nop
 8013416:	370c      	adds	r7, #12
 8013418:	46bd      	mov	sp, r7
 801341a:	bd90      	pop	{r4, r7, pc}
 801341c:	2002bd58 	.word	0x2002bd58

08013420 <App_EventClear>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventClear (uint16_t Event)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b082      	sub	sp, #8
 8013424:	af00      	add	r7, sp, #0
 8013426:	4603      	mov	r3, r0
 8013428:	80fb      	strh	r3, [r7, #6]
	EventList[Event].EventActive 		= false;
 801342a:	88fb      	ldrh	r3, [r7, #6]
 801342c:	4a1e      	ldr	r2, [pc, #120]	; (80134a8 <App_EventClear+0x88>)
 801342e:	214c      	movs	r1, #76	; 0x4c
 8013430:	fb01 f303 	mul.w	r3, r1, r3
 8013434:	4413      	add	r3, r2
 8013436:	3304      	adds	r3, #4
 8013438:	2200      	movs	r2, #0
 801343a:	701a      	strb	r2, [r3, #0]
	EventList[Event].Processed 			= false;
 801343c:	88fb      	ldrh	r3, [r7, #6]
 801343e:	4a1a      	ldr	r2, [pc, #104]	; (80134a8 <App_EventClear+0x88>)
 8013440:	214c      	movs	r1, #76	; 0x4c
 8013442:	fb01 f303 	mul.w	r3, r1, r3
 8013446:	4413      	add	r3, r2
 8013448:	3330      	adds	r3, #48	; 0x30
 801344a:	2200      	movs	r2, #0
 801344c:	701a      	strb	r2, [r3, #0]
	EventList[Event].EventLogged 		= false;
 801344e:	88fb      	ldrh	r3, [r7, #6]
 8013450:	4a15      	ldr	r2, [pc, #84]	; (80134a8 <App_EventClear+0x88>)
 8013452:	214c      	movs	r1, #76	; 0x4c
 8013454:	fb01 f303 	mul.w	r3, r1, r3
 8013458:	4413      	add	r3, r2
 801345a:	3331      	adds	r3, #49	; 0x31
 801345c:	2200      	movs	r2, #0
 801345e:	701a      	strb	r2, [r3, #0]
	EventList[Event].TimeStampSystic	= 0;
 8013460:	88fb      	ldrh	r3, [r7, #6]
 8013462:	4a11      	ldr	r2, [pc, #68]	; (80134a8 <App_EventClear+0x88>)
 8013464:	214c      	movs	r1, #76	; 0x4c
 8013466:	fb01 f303 	mul.w	r3, r1, r3
 801346a:	4413      	add	r3, r2
 801346c:	3320      	adds	r3, #32
 801346e:	2200      	movs	r2, #0
 8013470:	601a      	str	r2, [r3, #0]
	memset(EventList[Event].EventData, 0xFF, sizeof(EventList[Event].EventData));
 8013472:	88fb      	ldrh	r3, [r7, #6]
 8013474:	224c      	movs	r2, #76	; 0x4c
 8013476:	fb02 f303 	mul.w	r3, r2, r3
 801347a:	3338      	adds	r3, #56	; 0x38
 801347c:	4a0a      	ldr	r2, [pc, #40]	; (80134a8 <App_EventClear+0x88>)
 801347e:	4413      	add	r3, r2
 8013480:	3307      	adds	r3, #7
 8013482:	2208      	movs	r2, #8
 8013484:	21ff      	movs	r1, #255	; 0xff
 8013486:	4618      	mov	r0, r3
 8013488:	f00a fee3 	bl	801e252 <memset>

	EventList[Event].SplashActive		= false;
 801348c:	88fb      	ldrh	r3, [r7, #6]
 801348e:	4a06      	ldr	r2, [pc, #24]	; (80134a8 <App_EventClear+0x88>)
 8013490:	214c      	movs	r1, #76	; 0x4c
 8013492:	fb01 f303 	mul.w	r3, r1, r3
 8013496:	4413      	add	r3, r2
 8013498:	333c      	adds	r3, #60	; 0x3c
 801349a:	2200      	movs	r2, #0
 801349c:	701a      	strb	r2, [r3, #0]
}
 801349e:	bf00      	nop
 80134a0:	3708      	adds	r7, #8
 80134a2:	46bd      	mov	sp, r7
 80134a4:	bd80      	pop	{r7, pc}
 80134a6:	bf00      	nop
 80134a8:	2002bd58 	.word	0x2002bd58

080134ac <App_EventManageUpdates>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventManageUpdates(void)
{
 80134ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80134b0:	b0cd      	sub	sp, #308	; 0x134
 80134b2:	af24      	add	r7, sp, #144	; 0x90
	// ---- Clear counters of event group lists ----
	for (uint8_t j = 1 ; j < evGroupSize; j++)
 80134b4:	2301      	movs	r3, #1
 80134b6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 80134ba:	e00e      	b.n	80134da <App_EventManageUpdates+0x2e>
	{
		evGroups[j].evCounter = 0;
 80134bc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80134c0:	4a67      	ldr	r2, [pc, #412]	; (8013660 <App_EventManageUpdates+0x1b4>)
 80134c2:	2198      	movs	r1, #152	; 0x98
 80134c4:	fb01 f303 	mul.w	r3, r1, r3
 80134c8:	4413      	add	r3, r2
 80134ca:	3396      	adds	r3, #150	; 0x96
 80134cc:	2200      	movs	r2, #0
 80134ce:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1 ; j < evGroupSize; j++)
 80134d0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80134d4:	3301      	adds	r3, #1
 80134d6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 80134da:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80134de:	2b08      	cmp	r3, #8
 80134e0:	d9ec      	bls.n	80134bc <App_EventManageUpdates+0x10>
	}

	// ---- Clear counters of event screen lists ----
	for (uint8_t j = 1 ; j < evScreenSize; j++)
 80134e2:	2301      	movs	r3, #1
 80134e4:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 80134e8:	e00e      	b.n	8013508 <App_EventManageUpdates+0x5c>
	{
		evScreen[j].evCounter = 0;
 80134ea:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 80134ee:	4a5d      	ldr	r2, [pc, #372]	; (8013664 <App_EventManageUpdates+0x1b8>)
 80134f0:	2198      	movs	r1, #152	; 0x98
 80134f2:	fb01 f303 	mul.w	r3, r1, r3
 80134f6:	4413      	add	r3, r2
 80134f8:	3396      	adds	r3, #150	; 0x96
 80134fa:	2200      	movs	r2, #0
 80134fc:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1 ; j < evScreenSize; j++)
 80134fe:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8013502:	3301      	adds	r3, #1
 8013504:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8013508:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 801350c:	2b06      	cmp	r3, #6
 801350e:	d9ec      	bls.n	80134ea <App_EventManageUpdates+0x3e>
	}

	// ---- Reset all information in the lists ----
	memset(evGroups, 0, sizeof(evGroups));
 8013510:	f44f 62ab 	mov.w	r2, #1368	; 0x558
 8013514:	2100      	movs	r1, #0
 8013516:	4852      	ldr	r0, [pc, #328]	; (8013660 <App_EventManageUpdates+0x1b4>)
 8013518:	f00a fe9b 	bl	801e252 <memset>
	memset(evScreen, 0, sizeof(evScreen));
 801351c:	f44f 6285 	mov.w	r2, #1064	; 0x428
 8013520:	2100      	movs	r1, #0
 8013522:	4850      	ldr	r0, [pc, #320]	; (8013664 <App_EventManageUpdates+0x1b8>)
 8013524:	f00a fe95 	bl	801e252 <memset>

	// ---- Create lists of different active events displayable events ----
	for (uint16_t i = 0; i < evSize; i++)
 8013528:	2300      	movs	r3, #0
 801352a:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 801352e:	e080      	b.n	8013632 <App_EventManageUpdates+0x186>
	{
		// ---- Update event group list status ----
		evGroups[EventList[i].EventCategory] = App_EventUpdate(evGroups[EventList[i].EventCategory], i);
 8013530:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8013534:	4a4c      	ldr	r2, [pc, #304]	; (8013668 <App_EventManageUpdates+0x1bc>)
 8013536:	214c      	movs	r1, #76	; 0x4c
 8013538:	fb01 f303 	mul.w	r3, r1, r3
 801353c:	4413      	add	r3, r2
 801353e:	881b      	ldrh	r3, [r3, #0]
 8013540:	4618      	mov	r0, r3
 8013542:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8013546:	4a48      	ldr	r2, [pc, #288]	; (8013668 <App_EventManageUpdates+0x1bc>)
 8013548:	214c      	movs	r1, #76	; 0x4c
 801354a:	fb01 f303 	mul.w	r3, r1, r3
 801354e:	4413      	add	r3, r2
 8013550:	881b      	ldrh	r3, [r3, #0]
 8013552:	4619      	mov	r1, r3
 8013554:	4a42      	ldr	r2, [pc, #264]	; (8013660 <App_EventManageUpdates+0x1b4>)
 8013556:	2398      	movs	r3, #152	; 0x98
 8013558:	fb03 f300 	mul.w	r3, r3, r0
 801355c:	18d4      	adds	r4, r2, r3
 801355e:	463d      	mov	r5, r7
 8013560:	4a3f      	ldr	r2, [pc, #252]	; (8013660 <App_EventManageUpdates+0x1b4>)
 8013562:	2398      	movs	r3, #152	; 0x98
 8013564:	fb03 f301 	mul.w	r3, r3, r1
 8013568:	4413      	add	r3, r2
 801356a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 801356e:	9223      	str	r2, [sp, #140]	; 0x8c
 8013570:	681a      	ldr	r2, [r3, #0]
 8013572:	f04f 0900 	mov.w	r9, #0
 8013576:	4691      	mov	r9, r2
 8013578:	685a      	ldr	r2, [r3, #4]
 801357a:	f04f 0800 	mov.w	r8, #0
 801357e:	4690      	mov	r8, r2
 8013580:	689a      	ldr	r2, [r3, #8]
 8013582:	2600      	movs	r6, #0
 8013584:	4616      	mov	r6, r2
 8013586:	4668      	mov	r0, sp
 8013588:	330c      	adds	r3, #12
 801358a:	228c      	movs	r2, #140	; 0x8c
 801358c:	4619      	mov	r1, r3
 801358e:	f00a fe55 	bl	801e23c <memcpy>
 8013592:	4649      	mov	r1, r9
 8013594:	4642      	mov	r2, r8
 8013596:	4633      	mov	r3, r6
 8013598:	4628      	mov	r0, r5
 801359a:	f000 f90b 	bl	80137b4 <App_EventUpdate>
 801359e:	4620      	mov	r0, r4
 80135a0:	463b      	mov	r3, r7
 80135a2:	2298      	movs	r2, #152	; 0x98
 80135a4:	4619      	mov	r1, r3
 80135a6:	f00a fe49 	bl	801e23c <memcpy>
		evScreen[EventList[i].DispType] = App_EventUpdate(evScreen[EventList[i].DispType], i);
 80135aa:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80135ae:	4a2e      	ldr	r2, [pc, #184]	; (8013668 <App_EventManageUpdates+0x1bc>)
 80135b0:	214c      	movs	r1, #76	; 0x4c
 80135b2:	fb01 f303 	mul.w	r3, r1, r3
 80135b6:	4413      	add	r3, r2
 80135b8:	3336      	adds	r3, #54	; 0x36
 80135ba:	781b      	ldrb	r3, [r3, #0]
 80135bc:	4618      	mov	r0, r3
 80135be:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80135c2:	4a29      	ldr	r2, [pc, #164]	; (8013668 <App_EventManageUpdates+0x1bc>)
 80135c4:	214c      	movs	r1, #76	; 0x4c
 80135c6:	fb01 f303 	mul.w	r3, r1, r3
 80135ca:	4413      	add	r3, r2
 80135cc:	3336      	adds	r3, #54	; 0x36
 80135ce:	781b      	ldrb	r3, [r3, #0]
 80135d0:	4619      	mov	r1, r3
 80135d2:	4a24      	ldr	r2, [pc, #144]	; (8013664 <App_EventManageUpdates+0x1b8>)
 80135d4:	2398      	movs	r3, #152	; 0x98
 80135d6:	fb03 f300 	mul.w	r3, r3, r0
 80135da:	18d4      	adds	r4, r2, r3
 80135dc:	463d      	mov	r5, r7
 80135de:	4a21      	ldr	r2, [pc, #132]	; (8013664 <App_EventManageUpdates+0x1b8>)
 80135e0:	2398      	movs	r3, #152	; 0x98
 80135e2:	fb03 f301 	mul.w	r3, r3, r1
 80135e6:	4413      	add	r3, r2
 80135e8:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 80135ec:	9223      	str	r2, [sp, #140]	; 0x8c
 80135ee:	681a      	ldr	r2, [r3, #0]
 80135f0:	f04f 0900 	mov.w	r9, #0
 80135f4:	4691      	mov	r9, r2
 80135f6:	685a      	ldr	r2, [r3, #4]
 80135f8:	f04f 0800 	mov.w	r8, #0
 80135fc:	4690      	mov	r8, r2
 80135fe:	689a      	ldr	r2, [r3, #8]
 8013600:	2600      	movs	r6, #0
 8013602:	4616      	mov	r6, r2
 8013604:	4668      	mov	r0, sp
 8013606:	330c      	adds	r3, #12
 8013608:	228c      	movs	r2, #140	; 0x8c
 801360a:	4619      	mov	r1, r3
 801360c:	f00a fe16 	bl	801e23c <memcpy>
 8013610:	4649      	mov	r1, r9
 8013612:	4642      	mov	r2, r8
 8013614:	4633      	mov	r3, r6
 8013616:	4628      	mov	r0, r5
 8013618:	f000 f8cc 	bl	80137b4 <App_EventUpdate>
 801361c:	4620      	mov	r0, r4
 801361e:	463b      	mov	r3, r7
 8013620:	2298      	movs	r2, #152	; 0x98
 8013622:	4619      	mov	r1, r3
 8013624:	f00a fe0a 	bl	801e23c <memcpy>
	for (uint16_t i = 0; i < evSize; i++)
 8013628:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 801362c:	3301      	adds	r3, #1
 801362e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8013632:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8013636:	2bf9      	cmp	r3, #249	; 0xf9
 8013638:	f67f af7a 	bls.w	8013530 <App_EventManageUpdates+0x84>
	}

	// ---- Rearrange event lists so that events with more important actions are handled first per event group ----
	App_EventListSort(evGroups);
 801363c:	4808      	ldr	r0, [pc, #32]	; (8013660 <App_EventManageUpdates+0x1b4>)
 801363e:	f000 f817 	bl	8013670 <App_EventListSort>

	// ---- Make a copy of the active events for display purposes (avoid interrupting when counters = 0) ----
	memcpy(evMessages, evGroups, sizeof(evGroups));
 8013642:	4a0a      	ldr	r2, [pc, #40]	; (801366c <App_EventManageUpdates+0x1c0>)
 8013644:	4b06      	ldr	r3, [pc, #24]	; (8013660 <App_EventManageUpdates+0x1b4>)
 8013646:	4610      	mov	r0, r2
 8013648:	4619      	mov	r1, r3
 801364a:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 801364e:	461a      	mov	r2, r3
 8013650:	f00a fdf4 	bl	801e23c <memcpy>
}
 8013654:	bf00      	nop
 8013656:	37a4      	adds	r7, #164	; 0xa4
 8013658:	46bd      	mov	sp, r7
 801365a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801365e:	bf00      	nop
 8013660:	2002b2a8 	.word	0x2002b2a8
 8013664:	20030790 	.word	0x20030790
 8013668:	2002bd58 	.word	0x2002bd58
 801366c:	2002b800 	.word	0x2002b800

08013670 <App_EventListSort>:
 *Outputs:
 *---------
 * evList
 *-------------------------------------------------------------*/
void App_EventListSort (evList evGroups[])
{
 8013670:	b590      	push	{r4, r7, lr}
 8013672:	b085      	sub	sp, #20
 8013674:	af00      	add	r7, sp, #0
 8013676:	6078      	str	r0, [r7, #4]
	// ---- Create temporary values to sort the events in the groups ----
	uint8_t i, j, pass, hold_status = 0;
 8013678:	2300      	movs	r3, #0
 801367a:	733b      	strb	r3, [r7, #12]
	uint16_t hold_index = 0;
 801367c:	2300      	movs	r3, #0
 801367e:	817b      	strh	r3, [r7, #10]

	// ---- Loop through all the groups ----
	for (j = 1; j < evGroupSize; j++)
 8013680:	2301      	movs	r3, #1
 8013682:	73bb      	strb	r3, [r7, #14]
 8013684:	e08e      	b.n	80137a4 <App_EventListSort+0x134>
	{
		// ---- Loop through all the events in the group ----
		for (pass = 0; pass < evListSize; pass++)
 8013686:	2300      	movs	r3, #0
 8013688:	737b      	strb	r3, [r7, #13]
 801368a:	e084      	b.n	8013796 <App_EventListSort+0x126>
		{
			// ---- Prioritize the events in the group according to the group ----
			for (i = 0; i < (evListSize - 1); i++)
 801368c:	2300      	movs	r3, #0
 801368e:	73fb      	strb	r3, [r7, #15]
 8013690:	e07b      	b.n	801378a <App_EventListSort+0x11a>
			{
				// ---- Determine if the next event has a more important action than the current event ----
				if (App_EventDetermineMostImportantAction(evGroups[j].evIndex[i]) < App_EventDetermineMostImportantAction(evGroups[j].evIndex[i+1]))
 8013692:	7bbb      	ldrb	r3, [r7, #14]
 8013694:	2298      	movs	r2, #152	; 0x98
 8013696:	fb02 f303 	mul.w	r3, r2, r3
 801369a:	687a      	ldr	r2, [r7, #4]
 801369c:	4413      	add	r3, r2
 801369e:	7bfa      	ldrb	r2, [r7, #15]
 80136a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80136a4:	4618      	mov	r0, r3
 80136a6:	f7ff fccb 	bl	8013040 <App_EventDetermineMostImportantAction>
 80136aa:	4603      	mov	r3, r0
 80136ac:	461c      	mov	r4, r3
 80136ae:	7bbb      	ldrb	r3, [r7, #14]
 80136b0:	2298      	movs	r2, #152	; 0x98
 80136b2:	fb02 f303 	mul.w	r3, r2, r3
 80136b6:	687a      	ldr	r2, [r7, #4]
 80136b8:	4413      	add	r3, r2
 80136ba:	7bfa      	ldrb	r2, [r7, #15]
 80136bc:	3201      	adds	r2, #1
 80136be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80136c2:	4618      	mov	r0, r3
 80136c4:	f7ff fcbc 	bl	8013040 <App_EventDetermineMostImportantAction>
 80136c8:	4603      	mov	r3, r0
 80136ca:	429c      	cmp	r4, r3
 80136cc:	d25a      	bcs.n	8013784 <App_EventListSort+0x114>
				{
					// ---- Switch positions of the two current indexes ----
					hold_index = evGroups[j].evIndex[i];
 80136ce:	7bbb      	ldrb	r3, [r7, #14]
 80136d0:	2298      	movs	r2, #152	; 0x98
 80136d2:	fb02 f303 	mul.w	r3, r2, r3
 80136d6:	687a      	ldr	r2, [r7, #4]
 80136d8:	4413      	add	r3, r2
 80136da:	7bfa      	ldrb	r2, [r7, #15]
 80136dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80136e0:	817b      	strh	r3, [r7, #10]
					hold_status = evGroups[j].evStatus[i];
 80136e2:	7bbb      	ldrb	r3, [r7, #14]
 80136e4:	2298      	movs	r2, #152	; 0x98
 80136e6:	fb02 f303 	mul.w	r3, r2, r3
 80136ea:	687a      	ldr	r2, [r7, #4]
 80136ec:	441a      	add	r2, r3
 80136ee:	7bfb      	ldrb	r3, [r7, #15]
 80136f0:	4413      	add	r3, r2
 80136f2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80136f6:	733b      	strb	r3, [r7, #12]

					evGroups[j].evIndex[i] = evGroups[j].evIndex[i+1];
 80136f8:	7bbb      	ldrb	r3, [r7, #14]
 80136fa:	2298      	movs	r2, #152	; 0x98
 80136fc:	fb02 f303 	mul.w	r3, r2, r3
 8013700:	687a      	ldr	r2, [r7, #4]
 8013702:	4413      	add	r3, r2
 8013704:	7bfa      	ldrb	r2, [r7, #15]
 8013706:	7bb9      	ldrb	r1, [r7, #14]
 8013708:	2098      	movs	r0, #152	; 0x98
 801370a:	fb00 f101 	mul.w	r1, r0, r1
 801370e:	6878      	ldr	r0, [r7, #4]
 8013710:	4401      	add	r1, r0
 8013712:	7bf8      	ldrb	r0, [r7, #15]
 8013714:	3001      	adds	r0, #1
 8013716:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 801371a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					evGroups[j].evStatus[i] = evGroups[j].evStatus[i+1];
 801371e:	7bbb      	ldrb	r3, [r7, #14]
 8013720:	2298      	movs	r2, #152	; 0x98
 8013722:	fb02 f303 	mul.w	r3, r2, r3
 8013726:	687a      	ldr	r2, [r7, #4]
 8013728:	441a      	add	r2, r3
 801372a:	7bfb      	ldrb	r3, [r7, #15]
 801372c:	7bb9      	ldrb	r1, [r7, #14]
 801372e:	2098      	movs	r0, #152	; 0x98
 8013730:	fb00 f101 	mul.w	r1, r0, r1
 8013734:	6878      	ldr	r0, [r7, #4]
 8013736:	4408      	add	r0, r1
 8013738:	7bf9      	ldrb	r1, [r7, #15]
 801373a:	3101      	adds	r1, #1
 801373c:	4401      	add	r1, r0
 801373e:	f891 1064 	ldrb.w	r1, [r1, #100]	; 0x64
 8013742:	4413      	add	r3, r2
 8013744:	460a      	mov	r2, r1
 8013746:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

					evGroups[j].evIndex[i+1] = hold_index;
 801374a:	7bbb      	ldrb	r3, [r7, #14]
 801374c:	2298      	movs	r2, #152	; 0x98
 801374e:	fb02 f303 	mul.w	r3, r2, r3
 8013752:	687a      	ldr	r2, [r7, #4]
 8013754:	4413      	add	r3, r2
 8013756:	7bfa      	ldrb	r2, [r7, #15]
 8013758:	3201      	adds	r2, #1
 801375a:	8979      	ldrh	r1, [r7, #10]
 801375c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					evGroups[j].evStatus[i+1] = hold_status;
 8013760:	7bbb      	ldrb	r3, [r7, #14]
 8013762:	2298      	movs	r2, #152	; 0x98
 8013764:	fb02 f303 	mul.w	r3, r2, r3
 8013768:	687a      	ldr	r2, [r7, #4]
 801376a:	441a      	add	r2, r3
 801376c:	7bfb      	ldrb	r3, [r7, #15]
 801376e:	3301      	adds	r3, #1
 8013770:	7b39      	ldrb	r1, [r7, #12]
 8013772:	2900      	cmp	r1, #0
 8013774:	bf14      	ite	ne
 8013776:	2101      	movne	r1, #1
 8013778:	2100      	moveq	r1, #0
 801377a:	b2c9      	uxtb	r1, r1
 801377c:	4413      	add	r3, r2
 801377e:	460a      	mov	r2, r1
 8013780:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			for (i = 0; i < (evListSize - 1); i++)
 8013784:	7bfb      	ldrb	r3, [r7, #15]
 8013786:	3301      	adds	r3, #1
 8013788:	73fb      	strb	r3, [r7, #15]
 801378a:	7bfb      	ldrb	r3, [r7, #15]
 801378c:	2b30      	cmp	r3, #48	; 0x30
 801378e:	d980      	bls.n	8013692 <App_EventListSort+0x22>
		for (pass = 0; pass < evListSize; pass++)
 8013790:	7b7b      	ldrb	r3, [r7, #13]
 8013792:	3301      	adds	r3, #1
 8013794:	737b      	strb	r3, [r7, #13]
 8013796:	7b7b      	ldrb	r3, [r7, #13]
 8013798:	2b31      	cmp	r3, #49	; 0x31
 801379a:	f67f af77 	bls.w	801368c <App_EventListSort+0x1c>
	for (j = 1; j < evGroupSize; j++)
 801379e:	7bbb      	ldrb	r3, [r7, #14]
 80137a0:	3301      	adds	r3, #1
 80137a2:	73bb      	strb	r3, [r7, #14]
 80137a4:	7bbb      	ldrb	r3, [r7, #14]
 80137a6:	2b08      	cmp	r3, #8
 80137a8:	f67f af6d 	bls.w	8013686 <App_EventListSort+0x16>
				}
			}
		}
	}
}
 80137ac:	bf00      	nop
 80137ae:	3714      	adds	r7, #20
 80137b0:	46bd      	mov	sp, r7
 80137b2:	bd90      	pop	{r4, r7, pc}

080137b4 <App_EventUpdate>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
evList App_EventUpdate (evList evGroup, uint16_t evIndex)
{
 80137b4:	b084      	sub	sp, #16
 80137b6:	b580      	push	{r7, lr}
 80137b8:	b0a6      	sub	sp, #152	; 0x98
 80137ba:	af24      	add	r7, sp, #144	; 0x90
 80137bc:	6078      	str	r0, [r7, #4]
 80137be:	f107 0014 	add.w	r0, r7, #20
 80137c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (EventList[Input_01_On].EventActive)
 80137c6:	4a3c      	ldr	r2, [pc, #240]	; (80138b8 <App_EventUpdate+0x104>)
 80137c8:	f641 33ec 	movw	r3, #7148	; 0x1bec
 80137cc:	4413      	add	r3, r2
 80137ce:	781b      	ldrb	r3, [r3, #0]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d003      	beq.n	80137dc <App_EventUpdate+0x28>
	{
		evGroup.evCounter = evGroup.evCounter;
 80137d4:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 80137d8:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
	}
	if ((EventList[evIndex].EventActive) && (EventList[evIndex].DispType != Disp_None))
 80137dc:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80137e0:	4a35      	ldr	r2, [pc, #212]	; (80138b8 <App_EventUpdate+0x104>)
 80137e2:	214c      	movs	r1, #76	; 0x4c
 80137e4:	fb01 f303 	mul.w	r3, r1, r3
 80137e8:	4413      	add	r3, r2
 80137ea:	3304      	adds	r3, #4
 80137ec:	781b      	ldrb	r3, [r3, #0]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d052      	beq.n	8013898 <App_EventUpdate+0xe4>
 80137f2:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80137f6:	4a30      	ldr	r2, [pc, #192]	; (80138b8 <App_EventUpdate+0x104>)
 80137f8:	214c      	movs	r1, #76	; 0x4c
 80137fa:	fb01 f303 	mul.w	r3, r1, r3
 80137fe:	4413      	add	r3, r2
 8013800:	3336      	adds	r3, #54	; 0x36
 8013802:	781b      	ldrb	r3, [r3, #0]
 8013804:	2b00      	cmp	r3, #0
 8013806:	d047      	beq.n	8013898 <App_EventUpdate+0xe4>
	{
		if(evGroup.evCounter == 0)
 8013808:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 801380c:	2b00      	cmp	r3, #0
 801380e:	d117      	bne.n	8013840 <App_EventUpdate+0x8c>
		{
			//This is the first entry
			evGroup.evIndex[evGroup.evCounter] = evIndex;
 8013810:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8013814:	005b      	lsls	r3, r3, #1
 8013816:	f107 0210 	add.w	r2, r7, #16
 801381a:	4413      	add	r3, r2
 801381c:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	; 0xac
 8013820:	809a      	strh	r2, [r3, #4]
			//Pass over the status of the actual event to the list item
			evGroup.evStatus[evGroup.evCounter] = true;
 8013822:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8013826:	f107 0210 	add.w	r2, r7, #16
 801382a:	4413      	add	r3, r2
 801382c:	2201      	movs	r2, #1
 801382e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			//Update list counter
			evGroup.evCounter++;
 8013832:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8013836:	3301      	adds	r3, #1
 8013838:	b2db      	uxtb	r3, r3
 801383a:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
 801383e:	e02b      	b.n	8013898 <App_EventUpdate+0xe4>
		}
		else
		{
			if(!App_EventFindInList (evGroup, evIndex))
 8013840:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8013844:	9322      	str	r3, [sp, #136]	; 0x88
 8013846:	4668      	mov	r0, sp
 8013848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801384c:	2288      	movs	r2, #136	; 0x88
 801384e:	4619      	mov	r1, r3
 8013850:	f00a fcf4 	bl	801e23c <memcpy>
 8013854:	f107 0314 	add.w	r3, r7, #20
 8013858:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801385a:	f000 f82f 	bl	80138bc <App_EventFindInList>
 801385e:	4603      	mov	r3, r0
 8013860:	f083 0301 	eor.w	r3, r3, #1
 8013864:	b2db      	uxtb	r3, r3
 8013866:	2b00      	cmp	r3, #0
 8013868:	d016      	beq.n	8013898 <App_EventUpdate+0xe4>
			{
				//add to list
				evGroup.evIndex[evGroup.evCounter] = evIndex;
 801386a:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 801386e:	005b      	lsls	r3, r3, #1
 8013870:	f107 0210 	add.w	r2, r7, #16
 8013874:	4413      	add	r3, r2
 8013876:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	; 0xac
 801387a:	809a      	strh	r2, [r3, #4]
				//Pass over the status of the actual event to the list item
				evGroup.evStatus[evGroup.evCounter] = true;
 801387c:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8013880:	f107 0210 	add.w	r2, r7, #16
 8013884:	4413      	add	r3, r2
 8013886:	2201      	movs	r2, #1
 8013888:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				//Update list counter if actual event is active
				evGroup.evCounter++;
 801388c:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8013890:	3301      	adds	r3, #1
 8013892:	b2db      	uxtb	r3, r3
 8013894:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
			}
		}
	}
	return evGroup;
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	4618      	mov	r0, r3
 801389c:	f107 0314 	add.w	r3, r7, #20
 80138a0:	2298      	movs	r2, #152	; 0x98
 80138a2:	4619      	mov	r1, r3
 80138a4:	f00a fcca 	bl	801e23c <memcpy>

}
 80138a8:	6878      	ldr	r0, [r7, #4]
 80138aa:	3708      	adds	r7, #8
 80138ac:	46bd      	mov	sp, r7
 80138ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80138b2:	b004      	add	sp, #16
 80138b4:	4770      	bx	lr
 80138b6:	bf00      	nop
 80138b8:	2002bd58 	.word	0x2002bd58

080138bc <App_EventFindInList>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
bool App_EventFindInList (evList evGroup, uint16_t evIndex)
{
 80138bc:	b084      	sub	sp, #16
 80138be:	b580      	push	{r7, lr}
 80138c0:	b082      	sub	sp, #8
 80138c2:	af00      	add	r7, sp, #0
 80138c4:	f107 0e10 	add.w	lr, r7, #16
 80138c8:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}

	for(uint8_t j = 1; j < evGroup.evCounter; j++)
 80138cc:	2301      	movs	r3, #1
 80138ce:	71fb      	strb	r3, [r7, #7]
 80138d0:	e00d      	b.n	80138ee <App_EventFindInList+0x32>
	{
		if(evIndex == evGroup.evIndex[j])
 80138d2:	79fb      	ldrb	r3, [r7, #7]
 80138d4:	f107 0210 	add.w	r2, r7, #16
 80138d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80138dc:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	; 0xa8
 80138e0:	429a      	cmp	r2, r3
 80138e2:	d101      	bne.n	80138e8 <App_EventFindInList+0x2c>
			return true;
 80138e4:	2301      	movs	r3, #1
 80138e6:	e008      	b.n	80138fa <App_EventFindInList+0x3e>
	for(uint8_t j = 1; j < evGroup.evCounter; j++)
 80138e8:	79fb      	ldrb	r3, [r7, #7]
 80138ea:	3301      	adds	r3, #1
 80138ec:	71fb      	strb	r3, [r7, #7]
 80138ee:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 80138f2:	79fa      	ldrb	r2, [r7, #7]
 80138f4:	429a      	cmp	r2, r3
 80138f6:	d3ec      	bcc.n	80138d2 <App_EventFindInList+0x16>
	}

	return false;
 80138f8:	2300      	movs	r3, #0
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	3708      	adds	r7, #8
 80138fe:	46bd      	mov	sp, r7
 8013900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013904:	b004      	add	sp, #16
 8013906:	4770      	bx	lr

08013908 <App_EventHandler>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventHandler (void)
{
 8013908:	b580      	push	{r7, lr}
 801390a:	af00      	add	r7, sp, #0
	switch(1)
	{
		// ---- Handle the railbound system control events ----
		default:

			App_Railbound_Events_Handler();
 801390c:	f000 f804 	bl	8013918 <App_Railbound_Events_Handler>

			break;
 8013910:	bf00      	nop
	}
}
 8013912:	bf00      	nop
 8013914:	bd80      	pop	{r7, pc}
	...

08013918 <App_Railbound_Events_Handler>:
	EventList[EV_User_ACK_CAS].BuzzerRequired = false;
	//EventList[EV_User_ACK_CAS].BuzzerMode = Buzz_Medium;
}

void App_Railbound_Events_Handler(void)
{
 8013918:	b580      	push	{r7, lr}
 801391a:	b082      	sub	sp, #8
 801391c:	af00      	add	r7, sp, #0
	uint8_t GenericEventData[8] = {0};
 801391e:	463b      	mov	r3, r7
 8013920:	2200      	movs	r2, #0
 8013922:	601a      	str	r2, [r3, #0]
 8013924:	605a      	str	r2, [r3, #4]

	if (Input_Flags.Button_1 == true)
 8013926:	4b13      	ldr	r3, [pc, #76]	; (8013974 <App_Railbound_Events_Handler+0x5c>)
 8013928:	785b      	ldrb	r3, [r3, #1]
 801392a:	2b00      	cmp	r3, #0
 801392c:	d006      	beq.n	801393c <App_Railbound_Events_Handler+0x24>
	{
		App_EventSet(Input_01_On);
 801392e:	205e      	movs	r0, #94	; 0x5e
 8013930:	f7ff fd22 	bl	8013378 <App_EventSet>
		App_EventClear(Input_01_Off);
 8013934:	205f      	movs	r0, #95	; 0x5f
 8013936:	f7ff fd73 	bl	8013420 <App_EventClear>
 801393a:	e005      	b.n	8013948 <App_Railbound_Events_Handler+0x30>
	}
	else
	{
		App_EventSet(Input_01_Off);
 801393c:	205f      	movs	r0, #95	; 0x5f
 801393e:	f7ff fd1b 	bl	8013378 <App_EventSet>
		App_EventClear(Input_01_On);
 8013942:	205e      	movs	r0, #94	; 0x5e
 8013944:	f7ff fd6c 	bl	8013420 <App_EventClear>
	}

	if (Input_Flags.Button_2 == true)
 8013948:	4b0a      	ldr	r3, [pc, #40]	; (8013974 <App_Railbound_Events_Handler+0x5c>)
 801394a:	789b      	ldrb	r3, [r3, #2]
 801394c:	2b00      	cmp	r3, #0
 801394e:	d006      	beq.n	801395e <App_Railbound_Events_Handler+0x46>
	{
		App_EventSet(Input_02_On);
 8013950:	2060      	movs	r0, #96	; 0x60
 8013952:	f7ff fd11 	bl	8013378 <App_EventSet>
		App_EventClear(Input_02_Off);
 8013956:	2061      	movs	r0, #97	; 0x61
 8013958:	f7ff fd62 	bl	8013420 <App_EventClear>
//	else
//	{
//		App_EventClear(EV_User_ACK_CAS);
//	}

}
 801395c:	e005      	b.n	801396a <App_Railbound_Events_Handler+0x52>
		App_EventSet(Input_02_Off);
 801395e:	2061      	movs	r0, #97	; 0x61
 8013960:	f7ff fd0a 	bl	8013378 <App_EventSet>
		App_EventClear(Input_02_On);
 8013964:	2060      	movs	r0, #96	; 0x60
 8013966:	f7ff fd5b 	bl	8013420 <App_EventClear>
}
 801396a:	bf00      	nop
 801396c:	3708      	adds	r7, #8
 801396e:	46bd      	mov	sp, r7
 8013970:	bd80      	pop	{r7, pc}
 8013972:	bf00      	nop
 8013974:	20021510 	.word	0x20021510

08013978 <HUB_2XX_Default>:
	memset(&HUB2XX_IO,0,sizeof(HUB2XX_IO_message));
	memset(&HUB2XX_ADC,0,sizeof(HUB2XX_ADC_message));
}
//Function to default all HUB2XX values
void HUB_2XX_Default(void)
{
 8013978:	b580      	push	{r7, lr}
 801397a:	af00      	add	r7, sp, #0
	memset(&HUB2XX_handle,0,sizeof(HUB2XX_Handle));
 801397c:	2203      	movs	r2, #3
 801397e:	2100      	movs	r1, #0
 8013980:	4807      	ldr	r0, [pc, #28]	; (80139a0 <HUB_2XX_Default+0x28>)
 8013982:	f00a fc66 	bl	801e252 <memset>
	memset(&HUB2XX_IO,0,sizeof(HUB2XX_IO_message));
 8013986:	2208      	movs	r2, #8
 8013988:	2100      	movs	r1, #0
 801398a:	4806      	ldr	r0, [pc, #24]	; (80139a4 <HUB_2XX_Default+0x2c>)
 801398c:	f00a fc61 	bl	801e252 <memset>
	memset(&HUB2XX_ADC,0,sizeof(HUB2XX_ADC_message));
 8013990:	2208      	movs	r2, #8
 8013992:	2100      	movs	r1, #0
 8013994:	4804      	ldr	r0, [pc, #16]	; (80139a8 <HUB_2XX_Default+0x30>)
 8013996:	f00a fc5c 	bl	801e252 <memset>
}
 801399a:	bf00      	nop
 801399c:	bd80      	pop	{r7, pc}
 801399e:	bf00      	nop
 80139a0:	200215c8 	.word	0x200215c8
 80139a4:	20021508 	.word	0x20021508
 80139a8:	20020d14 	.word	0x20020d14

080139ac <HUB_2XX_Handler>:
		HUB_control->Message_index = 0;

}

void HUB_2XX_Handler(void)
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	af00      	add	r7, sp, #0
	//If CAN IO message detected
	if(HUB2XX_handle.HUB2XX_Status.MOB1_Received & HUB2XX_handle.HUB2XX_Status.MOB2_Received)
 80139b0:	4b1a      	ldr	r3, [pc, #104]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139b2:	781b      	ldrb	r3, [r3, #0]
 80139b4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80139b8:	b2db      	uxtb	r3, r3
 80139ba:	461a      	mov	r2, r3
 80139bc:	4b17      	ldr	r3, [pc, #92]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139be:	781b      	ldrb	r3, [r3, #0]
 80139c0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80139c4:	b2db      	uxtb	r3, r3
 80139c6:	4013      	ands	r3, r2
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d012      	beq.n	80139f2 <HUB_2XX_Handler+0x46>
	{
		HUB2XX_handle.Comms_counter = 0;
 80139cc:	4b13      	ldr	r3, [pc, #76]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139ce:	2200      	movs	r2, #0
 80139d0:	705a      	strb	r2, [r3, #1]
		HUB2XX_handle.HUB2XX_Status.MOB1_Received = false; //restart wait
 80139d2:	4a12      	ldr	r2, [pc, #72]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139d4:	7813      	ldrb	r3, [r2, #0]
 80139d6:	f36f 0341 	bfc	r3, #1, #1
 80139da:	7013      	strb	r3, [r2, #0]
		HUB2XX_handle.HUB2XX_Status.MOB2_Received = false; //restart wait
 80139dc:	4a0f      	ldr	r2, [pc, #60]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139de:	7813      	ldrb	r3, [r2, #0]
 80139e0:	f36f 0382 	bfc	r3, #2, #1
 80139e4:	7013      	strb	r3, [r2, #0]
		HUB2XX_handle.HUB2XX_Status.Connected = true;
 80139e6:	4a0d      	ldr	r2, [pc, #52]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139e8:	7813      	ldrb	r3, [r2, #0]
 80139ea:	f043 0301 	orr.w	r3, r3, #1
 80139ee:	7013      	strb	r3, [r2, #0]
	/**********************************************************************************************
	 * Note- MAXUSX does not send over CAN bus only Commander200 (To send only un-comment this part)
	 **********************************************************************************************/
	//Retransmit packet to CAN IO
	//Transmit_HUB_2XX_messages(&HUB2XX_handle);
}
 80139f0:	e011      	b.n	8013a16 <HUB_2XX_Handler+0x6a>
		if(HUB2XX_handle.Comms_counter++ > HUB_Comms_count)
 80139f2:	4b0a      	ldr	r3, [pc, #40]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139f4:	785b      	ldrb	r3, [r3, #1]
 80139f6:	1c5a      	adds	r2, r3, #1
 80139f8:	b2d1      	uxtb	r1, r2
 80139fa:	4a08      	ldr	r2, [pc, #32]	; (8013a1c <HUB_2XX_Handler+0x70>)
 80139fc:	7051      	strb	r1, [r2, #1]
 80139fe:	2b0a      	cmp	r3, #10
 8013a00:	d909      	bls.n	8013a16 <HUB_2XX_Handler+0x6a>
			HUB2XX_handle.HUB2XX_Status.Connected = false;
 8013a02:	4a06      	ldr	r2, [pc, #24]	; (8013a1c <HUB_2XX_Handler+0x70>)
 8013a04:	7813      	ldrb	r3, [r2, #0]
 8013a06:	f36f 0300 	bfc	r3, #0, #1
 8013a0a:	7013      	strb	r3, [r2, #0]
			HUB2XX_handle.Comms_counter = HUB_Comms_count;
 8013a0c:	4b03      	ldr	r3, [pc, #12]	; (8013a1c <HUB_2XX_Handler+0x70>)
 8013a0e:	220a      	movs	r2, #10
 8013a10:	705a      	strb	r2, [r3, #1]
			HUB_2XX_Default();
 8013a12:	f7ff ffb1 	bl	8013978 <HUB_2XX_Default>
}
 8013a16:	bf00      	nop
 8013a18:	bd80      	pop	{r7, pc}
 8013a1a:	bf00      	nop
 8013a1c:	200215c8 	.word	0x200215c8

08013a20 <CommsLost_to_default>:
	memset(&MY_CAN_MOB2,0,sizeof(MY_CAN_MOB2));
	memset(&MY_CAN_MOB3,0,sizeof(MY_CAN_MOB3));
}

void CommsLost_to_default(void)
{
 8013a20:	b580      	push	{r7, lr}
 8013a22:	af00      	add	r7, sp, #0
	memset(&ControllerCANInfo,0,sizeof(ControllerCANInfo));
 8013a24:	2214      	movs	r2, #20
 8013a26:	2100      	movs	r1, #0
 8013a28:	480c      	ldr	r0, [pc, #48]	; (8013a5c <CommsLost_to_default+0x3c>)
 8013a2a:	f00a fc12 	bl	801e252 <memset>
	memset(&HostCANInfo,0,sizeof(HostCANInfo));
 8013a2e:	2208      	movs	r2, #8
 8013a30:	2100      	movs	r1, #0
 8013a32:	480b      	ldr	r0, [pc, #44]	; (8013a60 <CommsLost_to_default+0x40>)
 8013a34:	f00a fc0d 	bl	801e252 <memset>
	memset(&MY_CAN_MOB1,0,sizeof(MY_CAN_MOB1));
 8013a38:	2208      	movs	r2, #8
 8013a3a:	2100      	movs	r1, #0
 8013a3c:	4809      	ldr	r0, [pc, #36]	; (8013a64 <CommsLost_to_default+0x44>)
 8013a3e:	f00a fc08 	bl	801e252 <memset>
	memset(&MY_CAN_MOB2,0,sizeof(MY_CAN_MOB2));
 8013a42:	2208      	movs	r2, #8
 8013a44:	2100      	movs	r1, #0
 8013a46:	4808      	ldr	r0, [pc, #32]	; (8013a68 <CommsLost_to_default+0x48>)
 8013a48:	f00a fc03 	bl	801e252 <memset>
	memset(&MY_CAN_MOB3,0,sizeof(MY_CAN_MOB3));
 8013a4c:	2202      	movs	r2, #2
 8013a4e:	2100      	movs	r1, #0
 8013a50:	4806      	ldr	r0, [pc, #24]	; (8013a6c <CommsLost_to_default+0x4c>)
 8013a52:	f00a fbfe 	bl	801e252 <memset>
}
 8013a56:	bf00      	nop
 8013a58:	bd80      	pop	{r7, pc}
 8013a5a:	bf00      	nop
 8013a5c:	2002133c 	.word	0x2002133c
 8013a60:	20021578 	.word	0x20021578
 8013a64:	20021350 	.word	0x20021350
 8013a68:	20020d38 	.word	0x20020d38
 8013a6c:	20021480 	.word	0x20021480

08013a70 <Update_all_Controller_Data>:
	}
	return Message_used;
}
//Function to update CAN buffer to Controller variables
void Update_all_Controller_Data(void)
{
 8013a70:	b580      	push	{r7, lr}
 8013a72:	af00      	add	r7, sp, #0
	//Update data from controller
	//MOB1
	ControllerCANInfo.Error_Code 					= MY_CAN_MOB1.Error_code;
 8013a74:	4b2e      	ldr	r3, [pc, #184]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a76:	781a      	ldrb	r2, [r3, #0]
 8013a78:	4b2e      	ldr	r3, [pc, #184]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013a7a:	701a      	strb	r2, [r3, #0]
	ControllerCANInfo.Fuel_level					= MY_CAN_MOB1.Fuel_level;
 8013a7c:	4b2c      	ldr	r3, [pc, #176]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a7e:	785a      	ldrb	r2, [r3, #1]
 8013a80:	4b2c      	ldr	r3, [pc, #176]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013a82:	705a      	strb	r2, [r3, #1]
	memcpy(&ControllerCANInfo.StatusFlags,			&MY_CAN_MOB1.Status_flags,sizeof(ControllerCANInfo.StatusFlags));
 8013a84:	4b2a      	ldr	r3, [pc, #168]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a86:	789a      	ldrb	r2, [r3, #2]
 8013a88:	4b2a      	ldr	r3, [pc, #168]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013a8a:	709a      	strb	r2, [r3, #2]
	ControllerCANInfo.Parameter_index 				= MY_CAN_MOB1.Parameter_index;
 8013a8c:	4b28      	ldr	r3, [pc, #160]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a8e:	78da      	ldrb	r2, [r3, #3]
 8013a90:	4b28      	ldr	r3, [pc, #160]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013a92:	70da      	strb	r2, [r3, #3]
	memcpy(&ControllerCANInfo.SystemFlagsA,	 		&MY_CAN_MOB1.System_flags_A,sizeof(ControllerCANInfo.SystemFlagsA));
 8013a94:	4b26      	ldr	r3, [pc, #152]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a96:	791a      	ldrb	r2, [r3, #4]
 8013a98:	4b26      	ldr	r3, [pc, #152]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013a9a:	711a      	strb	r2, [r3, #4]
	memcpy(&ControllerCANInfo.SystemFlagsB, 		&MY_CAN_MOB1.System_flags_B,sizeof(ControllerCANInfo.SystemFlagsB));
 8013a9c:	4b24      	ldr	r3, [pc, #144]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013a9e:	795a      	ldrb	r2, [r3, #5]
 8013aa0:	4b24      	ldr	r3, [pc, #144]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013aa2:	715a      	strb	r2, [r3, #5]
	memcpy(&ControllerCANInfo.RelayFlags, 			&MY_CAN_MOB1.Relay_feedback,sizeof(ControllerCANInfo.RelayFlags));
 8013aa4:	4b22      	ldr	r3, [pc, #136]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013aa6:	799a      	ldrb	r2, [r3, #6]
 8013aa8:	4b22      	ldr	r3, [pc, #136]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013aaa:	719a      	strb	r2, [r3, #6]
	ControllerCANInfo.SystemDirection 				= MY_CAN_MOB1.Direction;
 8013aac:	4b20      	ldr	r3, [pc, #128]	; (8013b30 <Update_all_Controller_Data+0xc0>)
 8013aae:	79da      	ldrb	r2, [r3, #7]
 8013ab0:	4b20      	ldr	r3, [pc, #128]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013ab2:	71da      	strb	r2, [r3, #7]

	//MOB2
	ControllerCANInfo.FilteredArmatureCurrent 		= Byte2Int(MY_CAN_MOB2.Armature_current_MSB,MY_CAN_MOB2.Armature_current_LSB);
 8013ab4:	4b20      	ldr	r3, [pc, #128]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013ab6:	785b      	ldrb	r3, [r3, #1]
 8013ab8:	461a      	mov	r2, r3
 8013aba:	4b1f      	ldr	r3, [pc, #124]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	4619      	mov	r1, r3
 8013ac0:	4610      	mov	r0, r2
 8013ac2:	f008 ff27 	bl	801c914 <Byte2Int>
 8013ac6:	4603      	mov	r3, r0
 8013ac8:	b29a      	uxth	r2, r3
 8013aca:	4b1a      	ldr	r3, [pc, #104]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013acc:	811a      	strh	r2, [r3, #8]
	ControllerCANInfo.FilteredStackVoltage 			= Byte2Int(MY_CAN_MOB2.Stack_voltage_MSB,MY_CAN_MOB2.Stack_voltage_LSB);
 8013ace:	4b1a      	ldr	r3, [pc, #104]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013ad0:	78db      	ldrb	r3, [r3, #3]
 8013ad2:	461a      	mov	r2, r3
 8013ad4:	4b18      	ldr	r3, [pc, #96]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013ad6:	789b      	ldrb	r3, [r3, #2]
 8013ad8:	4619      	mov	r1, r3
 8013ada:	4610      	mov	r0, r2
 8013adc:	f008 ff1a 	bl	801c914 <Byte2Int>
 8013ae0:	4603      	mov	r3, r0
 8013ae2:	b29a      	uxth	r2, r3
 8013ae4:	4b13      	ldr	r3, [pc, #76]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013ae6:	815a      	strh	r2, [r3, #10]
	ControllerCANInfo.Feedback_current_ref			= Byte2Int(MY_CAN_MOB2.Feedback_Current_ref_MSB,MY_CAN_MOB2.Feedback_Current_ref_LSB);
 8013ae8:	4b13      	ldr	r3, [pc, #76]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013aea:	791b      	ldrb	r3, [r3, #4]
 8013aec:	461a      	mov	r2, r3
 8013aee:	4b12      	ldr	r3, [pc, #72]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013af0:	795b      	ldrb	r3, [r3, #5]
 8013af2:	4619      	mov	r1, r3
 8013af4:	4610      	mov	r0, r2
 8013af6:	f008 ff0d 	bl	801c914 <Byte2Int>
 8013afa:	4603      	mov	r3, r0
 8013afc:	b29a      	uxth	r2, r3
 8013afe:	4b0d      	ldr	r3, [pc, #52]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013b00:	819a      	strh	r2, [r3, #12]
	ControllerCANInfo.FilteredArmatureVoltage 		= Byte2Int(MY_CAN_MOB2.Armature_voltage_MSB,MY_CAN_MOB2.Armature_voltage_LSB);
 8013b02:	4b0d      	ldr	r3, [pc, #52]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013b04:	79db      	ldrb	r3, [r3, #7]
 8013b06:	461a      	mov	r2, r3
 8013b08:	4b0b      	ldr	r3, [pc, #44]	; (8013b38 <Update_all_Controller_Data+0xc8>)
 8013b0a:	799b      	ldrb	r3, [r3, #6]
 8013b0c:	4619      	mov	r1, r3
 8013b0e:	4610      	mov	r0, r2
 8013b10:	f008 ff00 	bl	801c914 <Byte2Int>
 8013b14:	4603      	mov	r3, r0
 8013b16:	b29a      	uxth	r2, r3
 8013b18:	4b06      	ldr	r3, [pc, #24]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013b1a:	81da      	strh	r2, [r3, #14]

	//MOB3
	ControllerCANInfo.Firmware_revision				= MY_CAN_MOB3.Firmware_revision;
 8013b1c:	4b07      	ldr	r3, [pc, #28]	; (8013b3c <Update_all_Controller_Data+0xcc>)
 8013b1e:	781a      	ldrb	r2, [r3, #0]
 8013b20:	4b04      	ldr	r3, [pc, #16]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013b22:	741a      	strb	r2, [r3, #16]
	ControllerCANInfo.Controller_type				= MY_CAN_MOB3.Controller_type;
 8013b24:	4b05      	ldr	r3, [pc, #20]	; (8013b3c <Update_all_Controller_Data+0xcc>)
 8013b26:	785a      	ldrb	r2, [r3, #1]
 8013b28:	4b02      	ldr	r3, [pc, #8]	; (8013b34 <Update_all_Controller_Data+0xc4>)
 8013b2a:	745a      	strb	r2, [r3, #17]

}
 8013b2c:	bf00      	nop
 8013b2e:	bd80      	pop	{r7, pc}
 8013b30:	20021350 	.word	0x20021350
 8013b34:	2002133c 	.word	0x2002133c
 8013b38:	20020d38 	.word	0x20020d38
 8013b3c:	20021480 	.word	0x20021480

08013b40 <Process_ICON3_messages>:

void Process_ICON3_messages(void)
{
 8013b40:	b580      	push	{r7, lr}
 8013b42:	af00      	add	r7, sp, #0
	//Test if all 3 CAN MODS were received
	if(ControllerCANInfo.Control_status.MOB1_received && ControllerCANInfo.Control_status.MOB2_received && ControllerCANInfo.Control_status.MOB3_received)
 8013b44:	4b21      	ldr	r3, [pc, #132]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b46:	7c9b      	ldrb	r3, [r3, #18]
 8013b48:	f003 0302 	and.w	r3, r3, #2
 8013b4c:	b2db      	uxtb	r3, r3
 8013b4e:	2b00      	cmp	r3, #0
 8013b50:	d027      	beq.n	8013ba2 <Process_ICON3_messages+0x62>
 8013b52:	4b1e      	ldr	r3, [pc, #120]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b54:	7c9b      	ldrb	r3, [r3, #18]
 8013b56:	f003 0304 	and.w	r3, r3, #4
 8013b5a:	b2db      	uxtb	r3, r3
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	d020      	beq.n	8013ba2 <Process_ICON3_messages+0x62>
 8013b60:	4b1a      	ldr	r3, [pc, #104]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b62:	7c9b      	ldrb	r3, [r3, #18]
 8013b64:	f003 0308 	and.w	r3, r3, #8
 8013b68:	b2db      	uxtb	r3, r3
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d019      	beq.n	8013ba2 <Process_ICON3_messages+0x62>
	{
		//Update all controller variables on the system
		Update_all_Controller_Data();
 8013b6e:	f7ff ff7f 	bl	8013a70 <Update_all_Controller_Data>
		//Clear all flags
		ControllerCANInfo.Control_status.COMMS_OK = true;
 8013b72:	4a16      	ldr	r2, [pc, #88]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b74:	7c93      	ldrb	r3, [r2, #18]
 8013b76:	f043 0301 	orr.w	r3, r3, #1
 8013b7a:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB1_received = false;
 8013b7c:	4a13      	ldr	r2, [pc, #76]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b7e:	7c93      	ldrb	r3, [r2, #18]
 8013b80:	f36f 0341 	bfc	r3, #1, #1
 8013b84:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB2_received = false;
 8013b86:	4a11      	ldr	r2, [pc, #68]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b88:	7c93      	ldrb	r3, [r2, #18]
 8013b8a:	f36f 0382 	bfc	r3, #2, #1
 8013b8e:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB3_received = false;
 8013b90:	4a0e      	ldr	r2, [pc, #56]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b92:	7c93      	ldrb	r3, [r2, #18]
 8013b94:	f36f 03c3 	bfc	r3, #3, #1
 8013b98:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.CAN_comms_Counter = 0;
 8013b9a:	4b0c      	ldr	r3, [pc, #48]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013b9c:	2200      	movs	r2, #0
 8013b9e:	74da      	strb	r2, [r3, #19]
			ControllerCANInfo.Control_status.COMMS_OK = false;
			ControllerCANInfo.CAN_comms_Counter = Allowable_CAN_Loss_Count;
			CommsLost_to_default();		//clear all data of controller
		}
	}
}
 8013ba0:	e011      	b.n	8013bc6 <Process_ICON3_messages+0x86>
		if(ControllerCANInfo.CAN_comms_Counter++ >= Allowable_CAN_Loss_Count)
 8013ba2:	4b0a      	ldr	r3, [pc, #40]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013ba4:	7cdb      	ldrb	r3, [r3, #19]
 8013ba6:	1c5a      	adds	r2, r3, #1
 8013ba8:	b2d1      	uxtb	r1, r2
 8013baa:	4a08      	ldr	r2, [pc, #32]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013bac:	74d1      	strb	r1, [r2, #19]
 8013bae:	2b13      	cmp	r3, #19
 8013bb0:	d909      	bls.n	8013bc6 <Process_ICON3_messages+0x86>
			ControllerCANInfo.Control_status.COMMS_OK = false;
 8013bb2:	4a06      	ldr	r2, [pc, #24]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013bb4:	7c93      	ldrb	r3, [r2, #18]
 8013bb6:	f36f 0300 	bfc	r3, #0, #1
 8013bba:	7493      	strb	r3, [r2, #18]
			ControllerCANInfo.CAN_comms_Counter = Allowable_CAN_Loss_Count;
 8013bbc:	4b03      	ldr	r3, [pc, #12]	; (8013bcc <Process_ICON3_messages+0x8c>)
 8013bbe:	2214      	movs	r2, #20
 8013bc0:	74da      	strb	r2, [r3, #19]
			CommsLost_to_default();		//clear all data of controller
 8013bc2:	f7ff ff2d 	bl	8013a20 <CommsLost_to_default>
}
 8013bc6:	bf00      	nop
 8013bc8:	bd80      	pop	{r7, pc}
 8013bca:	bf00      	nop
 8013bcc:	2002133c 	.word	0x2002133c

08013bd0 <NVIC_SystemReset>:
{
 8013bd0:	b480      	push	{r7}
 8013bd2:	af00      	add	r7, sp, #0
 8013bd4:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8013bd8:	4905      	ldr	r1, [pc, #20]	; (8013bf0 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8013bda:	4b05      	ldr	r3, [pc, #20]	; (8013bf0 <NVIC_SystemReset+0x20>)
 8013bdc:	68db      	ldr	r3, [r3, #12]
 8013bde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8013be2:	4b04      	ldr	r3, [pc, #16]	; (8013bf4 <NVIC_SystemReset+0x24>)
 8013be4:	4313      	orrs	r3, r2
 8013be6:	60cb      	str	r3, [r1, #12]
 8013be8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8013bec:	bf00      	nop
    __NOP();
 8013bee:	e7fd      	b.n	8013bec <NVIC_SystemReset+0x1c>
 8013bf0:	e000ed00 	.word	0xe000ed00
 8013bf4:	05fa0004 	.word	0x05fa0004

08013bf8 <USB_User_File_Explorer>:
 * are the required images on the disc.
 * @param  None
 * @retval None
 * ===============================================*/
void USB_User_File_Explorer(void)
{
 8013bf8:	b580      	push	{r7, lr}
 8013bfa:	b082      	sub	sp, #8
 8013bfc:	af02      	add	r7, sp, #8
	//Now check what type of file scan is required.


	/*UPDATE IMAGES*/
	if(USB_Flags.Image_Update_Requested)
 8013bfe:	4b2c      	ldr	r3, [pc, #176]	; (8013cb0 <USB_User_File_Explorer+0xb8>)
 8013c00:	781b      	ldrb	r3, [r3, #0]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d050      	beq.n	8013ca8 <USB_User_File_Explorer+0xb0>
	{

		TIM3_Stop();
 8013c06:	f006 fa5b 	bl	801a0c0 <TIM3_Stop>
		TIM4_Stop();
 8013c0a:	f006 fa6d 	bl	801a0e8 <TIM4_Stop>


		//Link the latest attached USB device
		FATFS_LinkDriver(&USBH_Driver, Images_Dir);
 8013c0e:	4929      	ldr	r1, [pc, #164]	; (8013cb4 <USB_User_File_Explorer+0xbc>)
 8013c10:	4829      	ldr	r0, [pc, #164]	; (8013cb8 <USB_User_File_Explorer+0xc0>)
 8013c12:	f7fe fbed 	bl	80123f0 <FATFS_LinkDriver>

		//check images, if count is OK, allow update, else show message and stop
		if(Explore_Disk_Images(Images_Dir))
 8013c16:	4827      	ldr	r0, [pc, #156]	; (8013cb4 <USB_User_File_Explorer+0xbc>)
 8013c18:	f000 fad0 	bl	80141bc <Explore_Disk_Images>
 8013c1c:	4603      	mov	r3, r0
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d038      	beq.n	8013c94 <USB_User_File_Explorer+0x9c>
		{
			Update_Images_SM();
 8013c22:	f000 f8dd 	bl	8013de0 <Update_Images_SM>
			USB_Flags.Force_Disc_Remove = true;
 8013c26:	4b22      	ldr	r3, [pc, #136]	; (8013cb0 <USB_User_File_Explorer+0xb8>)
 8013c28:	2201      	movs	r2, #1
 8013c2a:	711a      	strb	r2, [r3, #4]
			USB_Flags.Image_Update_Requested = false;
 8013c2c:	4b20      	ldr	r3, [pc, #128]	; (8013cb0 <USB_User_File_Explorer+0xb8>)
 8013c2e:	2200      	movs	r2, #0
 8013c30:	701a      	strb	r2, [r3, #0]

			//Unlink the USB device associated with the latest used directory
			FATFS_UnLinkDriver(Images_Dir);
 8013c32:	4820      	ldr	r0, [pc, #128]	; (8013cb4 <USB_User_File_Explorer+0xbc>)
 8013c34:	f7fe fc24 	bl	8012480 <FATFS_UnLinkDriver>

			TextToScreen_SML(0, 255, "Press any button to restart and continue.", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8013c38:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013c3c:	9300      	str	r3, [sp, #0]
 8013c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8013c42:	4a1e      	ldr	r2, [pc, #120]	; (8013cbc <USB_User_File_Explorer+0xc4>)
 8013c44:	21ff      	movs	r1, #255	; 0xff
 8013c46:	2000      	movs	r0, #0
 8013c48:	f7fe ff32 	bl	8012ab0 <TextToScreen_SML>

			IO_App_Read_Inputs();
 8013c4c:	f7fe fd68 	bl	8012720 <IO_App_Read_Inputs>

			while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013c50:	e001      	b.n	8013c56 <USB_User_File_Explorer+0x5e>
			{
				IO_App_Read_Inputs();
 8013c52:	f7fe fd65 	bl	8012720 <IO_App_Read_Inputs>
			while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013c56:	4b1a      	ldr	r3, [pc, #104]	; (8013cc0 <USB_User_File_Explorer+0xc8>)
 8013c58:	785b      	ldrb	r3, [r3, #1]
 8013c5a:	f083 0301 	eor.w	r3, r3, #1
 8013c5e:	b2db      	uxtb	r3, r3
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d014      	beq.n	8013c8e <USB_User_File_Explorer+0x96>
 8013c64:	4b16      	ldr	r3, [pc, #88]	; (8013cc0 <USB_User_File_Explorer+0xc8>)
 8013c66:	789b      	ldrb	r3, [r3, #2]
 8013c68:	f083 0301 	eor.w	r3, r3, #1
 8013c6c:	b2db      	uxtb	r3, r3
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d00d      	beq.n	8013c8e <USB_User_File_Explorer+0x96>
 8013c72:	4b13      	ldr	r3, [pc, #76]	; (8013cc0 <USB_User_File_Explorer+0xc8>)
 8013c74:	78db      	ldrb	r3, [r3, #3]
 8013c76:	f083 0301 	eor.w	r3, r3, #1
 8013c7a:	b2db      	uxtb	r3, r3
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d006      	beq.n	8013c8e <USB_User_File_Explorer+0x96>
 8013c80:	4b0f      	ldr	r3, [pc, #60]	; (8013cc0 <USB_User_File_Explorer+0xc8>)
 8013c82:	791b      	ldrb	r3, [r3, #4]
 8013c84:	f083 0301 	eor.w	r3, r3, #1
 8013c88:	b2db      	uxtb	r3, r3
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d1e1      	bne.n	8013c52 <USB_User_File_Explorer+0x5a>
			}
NVIC_SystemReset();
 8013c8e:	f7ff ff9f 	bl	8013bd0 <NVIC_SystemReset>
			USB_Flags.Force_Disc_Remove = true;
			TIM3_Start();
			TIM4_Start();
		}
	}
}
 8013c92:	e009      	b.n	8013ca8 <USB_User_File_Explorer+0xb0>
			USB_Flags.Image_Update_Requested = false;
 8013c94:	4b06      	ldr	r3, [pc, #24]	; (8013cb0 <USB_User_File_Explorer+0xb8>)
 8013c96:	2200      	movs	r2, #0
 8013c98:	701a      	strb	r2, [r3, #0]
			USB_Flags.Force_Disc_Remove = true;
 8013c9a:	4b05      	ldr	r3, [pc, #20]	; (8013cb0 <USB_User_File_Explorer+0xb8>)
 8013c9c:	2201      	movs	r2, #1
 8013c9e:	711a      	strb	r2, [r3, #4]
			TIM3_Start();
 8013ca0:	f006 fa18 	bl	801a0d4 <TIM3_Start>
			TIM4_Start();
 8013ca4:	f006 fa2a 	bl	801a0fc <TIM4_Start>
}
 8013ca8:	bf00      	nop
 8013caa:	46bd      	mov	sp, r7
 8013cac:	bd80      	pop	{r7, pc}
 8013cae:	bf00      	nop
 8013cb0:	20021430 	.word	0x20021430
 8013cb4:	08020e7c 	.word	0x08020e7c
 8013cb8:	080250ec 	.word	0x080250ec
 8013cbc:	08020e90 	.word	0x08020e90
 8013cc0:	20021510 	.word	0x20021510

08013cc4 <App_USB_SM>:
 * Flash Disk is ready, start exploring Flash Disk.
 * @param  None
 * @retval None
 * ===============================================*/
void App_USB_SM(void)
{
 8013cc4:	b580      	push	{r7, lr}
 8013cc6:	af00      	add	r7, sp, #0
	if(Appli_state == APPLICATION_READY)
 8013cc8:	4b07      	ldr	r3, [pc, #28]	; (8013ce8 <App_USB_SM+0x24>)
 8013cca:	781b      	ldrb	r3, [r3, #0]
 8013ccc:	2b02      	cmp	r3, #2
 8013cce:	d105      	bne.n	8013cdc <App_USB_SM+0x18>
	{
		USB_Flags.USB_OK = true;
 8013cd0:	4b06      	ldr	r3, [pc, #24]	; (8013cec <App_USB_SM+0x28>)
 8013cd2:	2201      	movs	r2, #1
 8013cd4:	721a      	strb	r2, [r3, #8]
		USB_User_File_Explorer();
 8013cd6:	f7ff ff8f 	bl	8013bf8 <USB_User_File_Explorer>
	}
	else
		USB_Flags.USB_OK = false;
}
 8013cda:	e002      	b.n	8013ce2 <App_USB_SM+0x1e>
		USB_Flags.USB_OK = false;
 8013cdc:	4b03      	ldr	r3, [pc, #12]	; (8013cec <App_USB_SM+0x28>)
 8013cde:	2200      	movs	r2, #0
 8013ce0:	721a      	strb	r2, [r3, #8]
}
 8013ce2:	bf00      	nop
 8013ce4:	bd80      	pop	{r7, pc}
 8013ce6:	bf00      	nop
 8013ce8:	20020a4c 	.word	0x20020a4c
 8013cec:	20021430 	.word	0x20021430

08013cf0 <NVIC_SystemReset>:
{
 8013cf0:	b480      	push	{r7}
 8013cf2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8013cf4:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8013cf8:	4905      	ldr	r1, [pc, #20]	; (8013d10 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8013cfa:	4b05      	ldr	r3, [pc, #20]	; (8013d10 <NVIC_SystemReset+0x20>)
 8013cfc:	68db      	ldr	r3, [r3, #12]
 8013cfe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8013d02:	4b04      	ldr	r3, [pc, #16]	; (8013d14 <NVIC_SystemReset+0x24>)
 8013d04:	4313      	orrs	r3, r2
 8013d06:	60cb      	str	r3, [r1, #12]
 8013d08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8013d0c:	bf00      	nop
    __NOP();
 8013d0e:	e7fd      	b.n	8013d0c <NVIC_SystemReset+0x1c>
 8013d10:	e000ed00 	.word	0xe000ed00
 8013d14:	05fa0004 	.word	0x05fa0004

08013d18 <Wait_Response_than_Restart>:
void Flash_Erase_Blocks (uint8_t Blocks);

//=== Functions ===

void Wait_Response_than_Restart(void)
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	af00      	add	r7, sp, #0
	while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013d1c:	e001      	b.n	8013d22 <Wait_Response_than_Restart+0xa>
	{
		IO_App_Read_Inputs();
 8013d1e:	f7fe fcff 	bl	8012720 <IO_App_Read_Inputs>
	while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013d22:	4b10      	ldr	r3, [pc, #64]	; (8013d64 <Wait_Response_than_Restart+0x4c>)
 8013d24:	785b      	ldrb	r3, [r3, #1]
 8013d26:	f083 0301 	eor.w	r3, r3, #1
 8013d2a:	b2db      	uxtb	r3, r3
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d014      	beq.n	8013d5a <Wait_Response_than_Restart+0x42>
 8013d30:	4b0c      	ldr	r3, [pc, #48]	; (8013d64 <Wait_Response_than_Restart+0x4c>)
 8013d32:	789b      	ldrb	r3, [r3, #2]
 8013d34:	f083 0301 	eor.w	r3, r3, #1
 8013d38:	b2db      	uxtb	r3, r3
 8013d3a:	2b00      	cmp	r3, #0
 8013d3c:	d00d      	beq.n	8013d5a <Wait_Response_than_Restart+0x42>
 8013d3e:	4b09      	ldr	r3, [pc, #36]	; (8013d64 <Wait_Response_than_Restart+0x4c>)
 8013d40:	78db      	ldrb	r3, [r3, #3]
 8013d42:	f083 0301 	eor.w	r3, r3, #1
 8013d46:	b2db      	uxtb	r3, r3
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d006      	beq.n	8013d5a <Wait_Response_than_Restart+0x42>
 8013d4c:	4b05      	ldr	r3, [pc, #20]	; (8013d64 <Wait_Response_than_Restart+0x4c>)
 8013d4e:	791b      	ldrb	r3, [r3, #4]
 8013d50:	f083 0301 	eor.w	r3, r3, #1
 8013d54:	b2db      	uxtb	r3, r3
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d1e1      	bne.n	8013d1e <Wait_Response_than_Restart+0x6>
	}

	NVIC_SystemReset();
 8013d5a:	f7ff ffc9 	bl	8013cf0 <NVIC_SystemReset>
}
 8013d5e:	bf00      	nop
 8013d60:	bd80      	pop	{r7, pc}
 8013d62:	bf00      	nop
 8013d64:	20021510 	.word	0x20021510

08013d68 <Flash_Erase_Blocks>:
 * @brief  Erase blocks in Flash
 * @param  Blocks - number of blocks to be erased starting from block 0.
 * @retval None
  ===============================================*/
void Flash_Erase_Blocks (uint8_t blocks)
{
 8013d68:	b580      	push	{r7, lr}
 8013d6a:	b094      	sub	sp, #80	; 0x50
 8013d6c:	af04      	add	r7, sp, #16
 8013d6e:	4603      	mov	r3, r0
 8013d70:	71fb      	strb	r3, [r7, #7]
	char progress[50];
	uint32_t start_Addr;

	start_Addr = NOR_BLOCK_0;
 8013d72:	2300      	movs	r3, #0
 8013d74:	63fb      	str	r3, [r7, #60]	; 0x3c

	for(uint8_t i = 0; i < blocks; i++)
 8013d76:	2300      	movs	r3, #0
 8013d78:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8013d7c:	e023      	b.n	8013dc6 <Flash_Erase_Blocks+0x5e>
	{

		sprintf(progress,"             Erasing Block %d / %d              ", i,blocks);
 8013d7e:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8013d82:	79fb      	ldrb	r3, [r7, #7]
 8013d84:	f107 0008 	add.w	r0, r7, #8
 8013d88:	4913      	ldr	r1, [pc, #76]	; (8013dd8 <Flash_Erase_Blocks+0x70>)
 8013d8a:	f00a fa87 	bl	801e29c <sprintf>
		TextToScreen(0, 255, progress,CENTER_MODE , LCD_COLOR_WHITE,LCD_COLOR_BLACK,Text_Small);
 8013d8e:	f107 0208 	add.w	r2, r7, #8
 8013d92:	2301      	movs	r3, #1
 8013d94:	9302      	str	r3, [sp, #8]
 8013d96:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013d9a:	9301      	str	r3, [sp, #4]
 8013d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8013da0:	9300      	str	r3, [sp, #0]
 8013da2:	2301      	movs	r3, #1
 8013da4:	21ff      	movs	r1, #255	; 0xff
 8013da6:	2000      	movs	r0, #0
 8013da8:	f7fe fe40 	bl	8012a2c <TextToScreen>
		S29GL01GS_EraseBlock(&S29GL01GS, start_Addr);
 8013dac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013dae:	480b      	ldr	r0, [pc, #44]	; (8013ddc <Flash_Erase_Blocks+0x74>)
 8013db0:	f004 fe88 	bl	8018ac4 <S29GL01GS_EraseBlock>
		start_Addr += 0x20000;
 8013db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013db6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8013dba:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(uint8_t i = 0; i < blocks; i++)
 8013dbc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013dc0:	3301      	adds	r3, #1
 8013dc2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8013dc6:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8013dca:	79fb      	ldrb	r3, [r7, #7]
 8013dcc:	429a      	cmp	r2, r3
 8013dce:	d3d6      	bcc.n	8013d7e <Flash_Erase_Blocks+0x16>
	}
}
 8013dd0:	bf00      	nop
 8013dd2:	3740      	adds	r7, #64	; 0x40
 8013dd4:	46bd      	mov	sp, r7
 8013dd6:	bd80      	pop	{r7, pc}
 8013dd8:	08020ec0 	.word	0x08020ec0
 8013ddc:	20031da4 	.word	0x20031da4

08013de0 <Update_Images_SM>:
 * correct and wait for user input.
 * @param  None
 * @retval None
  ===============================================*/
void Update_Images_SM(void)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b090      	sub	sp, #64	; 0x40
 8013de4:	af04      	add	r7, sp, #16
	uint8_t image_Count = 0;
 8013de6:	2300      	movs	r3, #0
 8013de8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char Feedback_buf[30] = {0};
 8013dec:	1d3b      	adds	r3, r7, #4
 8013dee:	221e      	movs	r2, #30
 8013df0:	2100      	movs	r1, #0
 8013df2:	4618      	mov	r0, r3
 8013df4:	f00a fa2d 	bl	801e252 <memset>

	// === Validate and count number of images on Flash ===

	for(int i = 1; i <= Number_Of_Images; i++)
 8013df8:	2301      	movs	r3, #1
 8013dfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8013dfc:	e024      	b.n	8013e48 <Update_Images_SM+0x68>
	{
		void *Image_Location = (void*)(Bank1_NOR1_ADDR + image[i].address);
 8013dfe:	4ab3      	ldr	r2, [pc, #716]	; (80140cc <Update_Images_SM+0x2ec>)
 8013e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e02:	011b      	lsls	r3, r3, #4
 8013e04:	4413      	add	r3, r2
 8013e06:	3308      	adds	r3, #8
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 8013e0e:	627b      	str	r3, [r7, #36]	; 0x24

		if(BSP_LCD_ValidateBitmap(image[i].X_size, image[i].Y_size, Image_Location))
 8013e10:	4aae      	ldr	r2, [pc, #696]	; (80140cc <Update_Images_SM+0x2ec>)
 8013e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e14:	011b      	lsls	r3, r3, #4
 8013e16:	4413      	add	r3, r2
 8013e18:	3304      	adds	r3, #4
 8013e1a:	881b      	ldrh	r3, [r3, #0]
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	4aab      	ldr	r2, [pc, #684]	; (80140cc <Update_Images_SM+0x2ec>)
 8013e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e22:	011b      	lsls	r3, r3, #4
 8013e24:	4413      	add	r3, r2
 8013e26:	3306      	adds	r3, #6
 8013e28:	881b      	ldrh	r3, [r3, #0]
 8013e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013e2c:	4619      	mov	r1, r3
 8013e2e:	f002 fd71 	bl	8016914 <BSP_LCD_ValidateBitmap>
 8013e32:	4603      	mov	r3, r0
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d004      	beq.n	8013e42 <Update_Images_SM+0x62>
		{
			image_Count++;
 8013e38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013e3c:	3301      	adds	r3, #1
 8013e3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i = 1; i <= Number_Of_Images; i++)
 8013e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e44:	3301      	adds	r3, #1
 8013e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8013e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013e4a:	2b01      	cmp	r3, #1
 8013e4c:	ddd7      	ble.n	8013dfe <Update_Images_SM+0x1e>
		}
	}

	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8013e4e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8013e52:	f002 fb9f 	bl	8016594 <BSP_LCD_Clear>
	HAL_Delay(1);
 8013e56:	2001      	movs	r0, #1
 8013e58:	f7ed f8c0 	bl	8000fdc <HAL_Delay>

	sprintf(Feedback_buf, "%d / %d images in flash", image_Count, Number_Of_Images);
 8013e5c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8013e60:	1d38      	adds	r0, r7, #4
 8013e62:	2301      	movs	r3, #1
 8013e64:	499a      	ldr	r1, [pc, #616]	; (80140d0 <Update_Images_SM+0x2f0>)
 8013e66:	f00a fa19 	bl	801e29c <sprintf>
	TextToScreen(0, 165, Feedback_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013e6a:	1d3a      	adds	r2, r7, #4
 8013e6c:	2301      	movs	r3, #1
 8013e6e:	9302      	str	r3, [sp, #8]
 8013e70:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013e74:	9301      	str	r3, [sp, #4]
 8013e76:	f04f 33ff 	mov.w	r3, #4294967295
 8013e7a:	9300      	str	r3, [sp, #0]
 8013e7c:	2301      	movs	r3, #1
 8013e7e:	21a5      	movs	r1, #165	; 0xa5
 8013e80:	2000      	movs	r0, #0
 8013e82:	f7fe fdd3 	bl	8012a2c <TextToScreen>
	 * if flash image count is less than the total number
	 * image required on the unit and not equal to zero
	 * ask if the user wants to append the new images,
	 * erase and update all or restart.
	 * ================================================*/
	if((image_Count != Number_Of_Images) && (image_Count != 0))
 8013e86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013e8a:	2b01      	cmp	r3, #1
 8013e8c:	d05d      	beq.n	8013f4a <Update_Images_SM+0x16a>
 8013e8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	d059      	beq.n	8013f4a <Update_Images_SM+0x16a>
	{
		TextToScreen_SML(0, 255, "Append new images, or erase and update all? ", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8013e96:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013e9a:	9300      	str	r3, [sp, #0]
 8013e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8013ea0:	4a8c      	ldr	r2, [pc, #560]	; (80140d4 <Update_Images_SM+0x2f4>)
 8013ea2:	21ff      	movs	r1, #255	; 0xff
 8013ea4:	2000      	movs	r0, #0
 8013ea6:	f7fe fe03 	bl	8012ab0 <TextToScreen_SML>

		TextToScreen(BSP_LCD_X_Size-200,BSP_LCD_Y_Size-100,"APPEND >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8013eaa:	4b8b      	ldr	r3, [pc, #556]	; (80140d8 <Update_Images_SM+0x2f8>)
 8013eac:	681b      	ldr	r3, [r3, #0]
 8013eae:	3bc8      	subs	r3, #200	; 0xc8
 8013eb0:	4618      	mov	r0, r3
 8013eb2:	4b8a      	ldr	r3, [pc, #552]	; (80140dc <Update_Images_SM+0x2fc>)
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	3b64      	subs	r3, #100	; 0x64
 8013eb8:	4619      	mov	r1, r3
 8013eba:	2303      	movs	r3, #3
 8013ebc:	9302      	str	r3, [sp, #8]
 8013ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8013ec2:	9301      	str	r3, [sp, #4]
 8013ec4:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013ec8:	9300      	str	r3, [sp, #0]
 8013eca:	2303      	movs	r3, #3
 8013ecc:	4a84      	ldr	r2, [pc, #528]	; (80140e0 <Update_Images_SM+0x300>)
 8013ece:	f7fe fdad 	bl	8012a2c <TextToScreen>
		TextToScreen(BSP_LCD_X_Size-150,100,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8013ed2:	4b81      	ldr	r3, [pc, #516]	; (80140d8 <Update_Images_SM+0x2f8>)
 8013ed4:	681b      	ldr	r3, [r3, #0]
 8013ed6:	3b96      	subs	r3, #150	; 0x96
 8013ed8:	4618      	mov	r0, r3
 8013eda:	2303      	movs	r3, #3
 8013edc:	9302      	str	r3, [sp, #8]
 8013ede:	f04f 33ff 	mov.w	r3, #4294967295
 8013ee2:	9301      	str	r3, [sp, #4]
 8013ee4:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013ee8:	9300      	str	r3, [sp, #0]
 8013eea:	2303      	movs	r3, #3
 8013eec:	4a7d      	ldr	r2, [pc, #500]	; (80140e4 <Update_Images_SM+0x304>)
 8013eee:	2164      	movs	r1, #100	; 0x64
 8013ef0:	f7fe fd9c 	bl	8012a2c <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 8013ef4:	e001      	b.n	8013efa <Update_Images_SM+0x11a>
		{
			IO_App_Read_Inputs();
 8013ef6:	f7fe fc13 	bl	8012720 <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 8013efa:	4b7b      	ldr	r3, [pc, #492]	; (80140e8 <Update_Images_SM+0x308>)
 8013efc:	785b      	ldrb	r3, [r3, #1]
 8013efe:	f083 0301 	eor.w	r3, r3, #1
 8013f02:	b2db      	uxtb	r3, r3
 8013f04:	2b00      	cmp	r3, #0
 8013f06:	d006      	beq.n	8013f16 <Update_Images_SM+0x136>
 8013f08:	4b77      	ldr	r3, [pc, #476]	; (80140e8 <Update_Images_SM+0x308>)
 8013f0a:	78db      	ldrb	r3, [r3, #3]
 8013f0c:	f083 0301 	eor.w	r3, r3, #1
 8013f10:	b2db      	uxtb	r3, r3
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d1ef      	bne.n	8013ef6 <Update_Images_SM+0x116>
		}

		if(Input_Flags.Button_1)
 8013f16:	4b74      	ldr	r3, [pc, #464]	; (80140e8 <Update_Images_SM+0x308>)
 8013f18:	785b      	ldrb	r3, [r3, #1]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	f000 809b 	beq.w	8014056 <Update_Images_SM+0x276>
		{
			TextToScreen(0, 225, "Erasing flash. . .", CENTER_MODE, LCD_COLOR_WHITE,LCD_COLOR_BLACK,Text_Small);
 8013f20:	2301      	movs	r3, #1
 8013f22:	9302      	str	r3, [sp, #8]
 8013f24:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013f28:	9301      	str	r3, [sp, #4]
 8013f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8013f2e:	9300      	str	r3, [sp, #0]
 8013f30:	2301      	movs	r3, #1
 8013f32:	4a6e      	ldr	r2, [pc, #440]	; (80140ec <Update_Images_SM+0x30c>)
 8013f34:	21e1      	movs	r1, #225	; 0xe1
 8013f36:	2000      	movs	r0, #0
 8013f38:	f7fe fd78 	bl	8012a2c <TextToScreen>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 8013f3c:	20c8      	movs	r0, #200	; 0xc8
 8013f3e:	f7ff ff13 	bl	8013d68 <Flash_Erase_Blocks>
			image_Count = 0;
 8013f42:	2300      	movs	r3, #0
 8013f44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(Input_Flags.Button_1)
 8013f48:	e085      	b.n	8014056 <Update_Images_SM+0x276>
	/* =================================================
	 * if flash image count is less than the total number
	 * image required on the unit and equal to zero
	 * ask if the user erase and update all or restart.
	 * ================================================*/
	else if((image_Count != Number_Of_Images) && (image_Count == 0))
 8013f4a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013f4e:	2b01      	cmp	r3, #1
 8013f50:	d065      	beq.n	801401e <Update_Images_SM+0x23e>
 8013f52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d161      	bne.n	801401e <Update_Images_SM+0x23e>
	{
		TextToScreen(0, 255, "Restart, or erase and update all? ",CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013f5a:	2301      	movs	r3, #1
 8013f5c:	9302      	str	r3, [sp, #8]
 8013f5e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013f62:	9301      	str	r3, [sp, #4]
 8013f64:	f04f 33ff 	mov.w	r3, #4294967295
 8013f68:	9300      	str	r3, [sp, #0]
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	4a60      	ldr	r2, [pc, #384]	; (80140f0 <Update_Images_SM+0x310>)
 8013f6e:	21ff      	movs	r1, #255	; 0xff
 8013f70:	2000      	movs	r0, #0
 8013f72:	f7fe fd5b 	bl	8012a2c <TextToScreen>


		TextToScreen(BSP_LCD_X_Size-200,BSP_LCD_Y_Size-100," RESTART >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8013f76:	4b58      	ldr	r3, [pc, #352]	; (80140d8 <Update_Images_SM+0x2f8>)
 8013f78:	681b      	ldr	r3, [r3, #0]
 8013f7a:	3bc8      	subs	r3, #200	; 0xc8
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	4b57      	ldr	r3, [pc, #348]	; (80140dc <Update_Images_SM+0x2fc>)
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	3b64      	subs	r3, #100	; 0x64
 8013f84:	4619      	mov	r1, r3
 8013f86:	2303      	movs	r3, #3
 8013f88:	9302      	str	r3, [sp, #8]
 8013f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8013f8e:	9301      	str	r3, [sp, #4]
 8013f90:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013f94:	9300      	str	r3, [sp, #0]
 8013f96:	2303      	movs	r3, #3
 8013f98:	4a56      	ldr	r2, [pc, #344]	; (80140f4 <Update_Images_SM+0x314>)
 8013f9a:	f7fe fd47 	bl	8012a2c <TextToScreen>
		TextToScreen(BSP_LCD_X_Size-150,100,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8013f9e:	4b4e      	ldr	r3, [pc, #312]	; (80140d8 <Update_Images_SM+0x2f8>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	3b96      	subs	r3, #150	; 0x96
 8013fa4:	4618      	mov	r0, r3
 8013fa6:	2303      	movs	r3, #3
 8013fa8:	9302      	str	r3, [sp, #8]
 8013faa:	f04f 33ff 	mov.w	r3, #4294967295
 8013fae:	9301      	str	r3, [sp, #4]
 8013fb0:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013fb4:	9300      	str	r3, [sp, #0]
 8013fb6:	2303      	movs	r3, #3
 8013fb8:	4a4a      	ldr	r2, [pc, #296]	; (80140e4 <Update_Images_SM+0x304>)
 8013fba:	2164      	movs	r1, #100	; 0x64
 8013fbc:	f7fe fd36 	bl	8012a2c <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 8013fc0:	e001      	b.n	8013fc6 <Update_Images_SM+0x1e6>
		{
			IO_App_Read_Inputs();
 8013fc2:	f7fe fbad 	bl	8012720 <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 8013fc6:	4b48      	ldr	r3, [pc, #288]	; (80140e8 <Update_Images_SM+0x308>)
 8013fc8:	785b      	ldrb	r3, [r3, #1]
 8013fca:	f083 0301 	eor.w	r3, r3, #1
 8013fce:	b2db      	uxtb	r3, r3
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d006      	beq.n	8013fe2 <Update_Images_SM+0x202>
 8013fd4:	4b44      	ldr	r3, [pc, #272]	; (80140e8 <Update_Images_SM+0x308>)
 8013fd6:	791b      	ldrb	r3, [r3, #4]
 8013fd8:	f083 0301 	eor.w	r3, r3, #1
 8013fdc:	b2db      	uxtb	r3, r3
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d1ef      	bne.n	8013fc2 <Update_Images_SM+0x1e2>
		}

		if(Input_Flags.Button_1)
 8013fe2:	4b41      	ldr	r3, [pc, #260]	; (80140e8 <Update_Images_SM+0x308>)
 8013fe4:	785b      	ldrb	r3, [r3, #1]
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d016      	beq.n	8014018 <Update_Images_SM+0x238>
		{
			TextToScreen_SML (0, 225, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8013fea:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013fee:	9300      	str	r3, [sp, #0]
 8013ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8013ff4:	4a40      	ldr	r2, [pc, #256]	; (80140f8 <Update_Images_SM+0x318>)
 8013ff6:	21e1      	movs	r1, #225	; 0xe1
 8013ff8:	2000      	movs	r0, #0
 8013ffa:	f7fe fd59 	bl	8012ab0 <TextToScreen_SML>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 8013ffe:	20c8      	movs	r0, #200	; 0xc8
 8014000:	f7ff feb2 	bl	8013d68 <Flash_Erase_Blocks>
			Image_Browser(Images_Dir, image_Count);
 8014004:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014008:	4619      	mov	r1, r3
 801400a:	483c      	ldr	r0, [pc, #240]	; (80140fc <Update_Images_SM+0x31c>)
 801400c:	f000 f9b4 	bl	8014378 <Image_Browser>
			image_Count = 0;
 8014010:	2300      	movs	r3, #0
 8014012:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(Input_Flags.Button_1)
 8014016:	e01e      	b.n	8014056 <Update_Images_SM+0x276>
		}
		else
		{
			/* Software reset */
			NVIC_SystemReset();
 8014018:	f7ff fe6a 	bl	8013cf0 <NVIC_SystemReset>
		if(Input_Flags.Button_1)
 801401c:	e01b      	b.n	8014056 <Update_Images_SM+0x276>
	 * image required on the unit and equal to zero no
	 * images are required.
	 * ================================================*/
	else
	{
		TextToScreen_SML (0, 195, "No images are required                 ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 801401e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014022:	9300      	str	r3, [sp, #0]
 8014024:	f04f 33ff 	mov.w	r3, #4294967295
 8014028:	4a35      	ldr	r2, [pc, #212]	; (8014100 <Update_Images_SM+0x320>)
 801402a:	21c3      	movs	r1, #195	; 0xc3
 801402c:	2000      	movs	r0, #0
 801402e:	f7fe fd3f 	bl	8012ab0 <TextToScreen_SML>
		TextToScreen_SML (0, 225, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8014032:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014036:	9300      	str	r3, [sp, #0]
 8014038:	f04f 33ff 	mov.w	r3, #4294967295
 801403c:	4a2e      	ldr	r2, [pc, #184]	; (80140f8 <Update_Images_SM+0x318>)
 801403e:	21e1      	movs	r1, #225	; 0xe1
 8014040:	2000      	movs	r0, #0
 8014042:	f7fe fd35 	bl	8012ab0 <TextToScreen_SML>

		//Erase blocks in flash
		Flash_Erase_Blocks(200);
 8014046:	20c8      	movs	r0, #200	; 0xc8
 8014048:	f7ff fe8e 	bl	8013d68 <Flash_Erase_Blocks>
		image_Count = 0;
 801404c:	2300      	movs	r3, #0
 801404e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		Wait_Response_than_Restart();
 8014052:	f7ff fe61 	bl	8013d18 <Wait_Response_than_Restart>
	}



	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8014056:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 801405a:	f002 fa9b 	bl	8016594 <BSP_LCD_Clear>

	TextToScreen_SML (0, 255, "Updating Images!          ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 801405e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014062:	9300      	str	r3, [sp, #0]
 8014064:	f04f 33ff 	mov.w	r3, #4294967295
 8014068:	4a26      	ldr	r2, [pc, #152]	; (8014104 <Update_Images_SM+0x324>)
 801406a:	21ff      	movs	r1, #255	; 0xff
 801406c:	2000      	movs	r0, #0
 801406e:	f7fe fd1f 	bl	8012ab0 <TextToScreen_SML>


	if(image_Count == Number_Of_Images)
 8014072:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014076:	2b01      	cmp	r3, #1
 8014078:	f040 8094 	bne.w	80141a4 <Update_Images_SM+0x3c4>
	{
		TextToScreen_SML(0, 255, "Restart, or erase and update all? ", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 801407c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014080:	9300      	str	r3, [sp, #0]
 8014082:	f04f 33ff 	mov.w	r3, #4294967295
 8014086:	4a1a      	ldr	r2, [pc, #104]	; (80140f0 <Update_Images_SM+0x310>)
 8014088:	21ff      	movs	r1, #255	; 0xff
 801408a:	2000      	movs	r0, #0
 801408c:	f7fe fd10 	bl	8012ab0 <TextToScreen_SML>

		TextToScreen(1,30,"< RESTART", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8014090:	2303      	movs	r3, #3
 8014092:	9302      	str	r3, [sp, #8]
 8014094:	f04f 33ff 	mov.w	r3, #4294967295
 8014098:	9301      	str	r3, [sp, #4]
 801409a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801409e:	9300      	str	r3, [sp, #0]
 80140a0:	2303      	movs	r3, #3
 80140a2:	4a19      	ldr	r2, [pc, #100]	; (8014108 <Update_Images_SM+0x328>)
 80140a4:	211e      	movs	r1, #30
 80140a6:	2001      	movs	r0, #1
 80140a8:	f7fe fcc0 	bl	8012a2c <TextToScreen>
		TextToScreen(360,30,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 80140ac:	2303      	movs	r3, #3
 80140ae:	9302      	str	r3, [sp, #8]
 80140b0:	f04f 33ff 	mov.w	r3, #4294967295
 80140b4:	9301      	str	r3, [sp, #4]
 80140b6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80140ba:	9300      	str	r3, [sp, #0]
 80140bc:	2303      	movs	r3, #3
 80140be:	4a09      	ldr	r2, [pc, #36]	; (80140e4 <Update_Images_SM+0x304>)
 80140c0:	211e      	movs	r1, #30
 80140c2:	f44f 70b4 	mov.w	r0, #360	; 0x168
 80140c6:	f7fe fcb1 	bl	8012a2c <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 80140ca:	e021      	b.n	8014110 <Update_Images_SM+0x330>
 80140cc:	080250cc 	.word	0x080250cc
 80140d0:	08020ef4 	.word	0x08020ef4
 80140d4:	08020f0c 	.word	0x08020f0c
 80140d8:	20021380 	.word	0x20021380
 80140dc:	20021408 	.word	0x20021408
 80140e0:	08020f3c 	.word	0x08020f3c
 80140e4:	08020f48 	.word	0x08020f48
 80140e8:	20021510 	.word	0x20021510
 80140ec:	08020f50 	.word	0x08020f50
 80140f0:	08020f64 	.word	0x08020f64
 80140f4:	08020f88 	.word	0x08020f88
 80140f8:	08020f94 	.word	0x08020f94
 80140fc:	08020fbc 	.word	0x08020fbc
 8014100:	08020fd0 	.word	0x08020fd0
 8014104:	08020ff8 	.word	0x08020ff8
 8014108:	08021014 	.word	0x08021014
		{
			IO_App_Read_Inputs();
 801410c:	f7fe fb08 	bl	8012720 <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 8014110:	4b26      	ldr	r3, [pc, #152]	; (80141ac <Update_Images_SM+0x3cc>)
 8014112:	785b      	ldrb	r3, [r3, #1]
 8014114:	f083 0301 	eor.w	r3, r3, #1
 8014118:	b2db      	uxtb	r3, r3
 801411a:	2b00      	cmp	r3, #0
 801411c:	d006      	beq.n	801412c <Update_Images_SM+0x34c>
 801411e:	4b23      	ldr	r3, [pc, #140]	; (80141ac <Update_Images_SM+0x3cc>)
 8014120:	78db      	ldrb	r3, [r3, #3]
 8014122:	f083 0301 	eor.w	r3, r3, #1
 8014126:	b2db      	uxtb	r3, r3
 8014128:	2b00      	cmp	r3, #0
 801412a:	d1ef      	bne.n	801410c <Update_Images_SM+0x32c>
		}

		if(Input_Flags.Button_1)
 801412c:	4b1f      	ldr	r3, [pc, #124]	; (80141ac <Update_Images_SM+0x3cc>)
 801412e:	785b      	ldrb	r3, [r3, #1]
 8014130:	2b00      	cmp	r3, #0
 8014132:	d010      	beq.n	8014156 <Update_Images_SM+0x376>
		{
			TextToScreen_SML (0, 255, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8014134:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014138:	9300      	str	r3, [sp, #0]
 801413a:	f04f 33ff 	mov.w	r3, #4294967295
 801413e:	4a1c      	ldr	r2, [pc, #112]	; (80141b0 <Update_Images_SM+0x3d0>)
 8014140:	21ff      	movs	r1, #255	; 0xff
 8014142:	2000      	movs	r0, #0
 8014144:	f7fe fcb4 	bl	8012ab0 <TextToScreen_SML>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 8014148:	20c8      	movs	r0, #200	; 0xc8
 801414a:	f7ff fe0d 	bl	8013d68 <Flash_Erase_Blocks>

			image_Count = 0;
 801414e:	2300      	movs	r3, #0
 8014150:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014154:	e001      	b.n	801415a <Update_Images_SM+0x37a>
		}
		else
		{
			/* Software reset */
			NVIC_SystemReset();
 8014156:	f7ff fdcb 	bl	8013cf0 <NVIC_SystemReset>
		}
		Image_Browser(Images_Dir, image_Count);
 801415a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801415e:	4619      	mov	r1, r3
 8014160:	4814      	ldr	r0, [pc, #80]	; (80141b4 <Update_Images_SM+0x3d4>)
 8014162:	f000 f909 	bl	8014378 <Image_Browser>

		TextToScreen(0, 255, "Press any key to restart the unit. ",CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Large);
 8014166:	2303      	movs	r3, #3
 8014168:	9302      	str	r3, [sp, #8]
 801416a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801416e:	9301      	str	r3, [sp, #4]
 8014170:	f04f 33ff 	mov.w	r3, #4294967295
 8014174:	9300      	str	r3, [sp, #0]
 8014176:	2301      	movs	r3, #1
 8014178:	4a0f      	ldr	r2, [pc, #60]	; (80141b8 <Update_Images_SM+0x3d8>)
 801417a:	21ff      	movs	r1, #255	; 0xff
 801417c:	2000      	movs	r0, #0
 801417e:	f7fe fc55 	bl	8012a2c <TextToScreen>

		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 8014182:	e001      	b.n	8014188 <Update_Images_SM+0x3a8>
		{
			IO_App_Read_Inputs();
 8014184:	f7fe facc 	bl	8012720 <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 8014188:	4b08      	ldr	r3, [pc, #32]	; (80141ac <Update_Images_SM+0x3cc>)
 801418a:	785b      	ldrb	r3, [r3, #1]
 801418c:	f083 0301 	eor.w	r3, r3, #1
 8014190:	b2db      	uxtb	r3, r3
 8014192:	2b00      	cmp	r3, #0
 8014194:	d006      	beq.n	80141a4 <Update_Images_SM+0x3c4>
 8014196:	4b05      	ldr	r3, [pc, #20]	; (80141ac <Update_Images_SM+0x3cc>)
 8014198:	791b      	ldrb	r3, [r3, #4]
 801419a:	f083 0301 	eor.w	r3, r3, #1
 801419e:	b2db      	uxtb	r3, r3
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d1ef      	bne.n	8014184 <Update_Images_SM+0x3a4>
	}
	else
	{

	}
}
 80141a4:	bf00      	nop
 80141a6:	3730      	adds	r7, #48	; 0x30
 80141a8:	46bd      	mov	sp, r7
 80141aa:	bd80      	pop	{r7, pc}
 80141ac:	20021510 	.word	0x20021510
 80141b0:	08020f94 	.word	0x08020f94
 80141b4:	08020fbc 	.word	0x08020fbc
 80141b8:	08021020 	.word	0x08021020

080141bc <Explore_Disk_Images>:
 * @brief  explore disk content
 * @param  path: pointer to root path
 * @retval None
  ===============================================*/
bool Explore_Disk_Images(char* path)
{
 80141bc:	b580      	push	{r7, lr}
 80141be:	f5ad 7d5a 	sub.w	sp, sp, #872	; 0x368
 80141c2:	af00      	add	r7, sp, #0
 80141c4:	1d3b      	adds	r3, r7, #4
 80141c6:	6018      	str	r0, [r3, #0]
	FRESULT res;
	FILINFO fno;
	FATFS mynewdiskFatFs;
	char *fn;

	fn = fno.fname;
 80141c8:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80141cc:	3316      	adds	r3, #22
 80141ce:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360

	int i = 0;
 80141d2:	2300      	movs	r3, #0
 80141d4:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364

	uint8_t String50[] = "       ";
 80141d8:	f107 0308 	add.w	r3, r7, #8
 80141dc:	4a62      	ldr	r2, [pc, #392]	; (8014368 <Explore_Disk_Images+0x1ac>)
 80141de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80141e2:	e883 0003 	stmia.w	r3, {r0, r1}


	Flash_Disk_ImageCount = 0;
 80141e6:	4b61      	ldr	r3, [pc, #388]	; (801436c <Explore_Disk_Images+0x1b0>)
 80141e8:	2200      	movs	r2, #0
 80141ea:	701a      	strb	r2, [r3, #0]

	//Mount the USB device
	res = f_mount(&mynewdiskFatFs, (TCHAR const*)path, 1);
 80141ec:	1d3b      	adds	r3, r7, #4
 80141ee:	f107 0010 	add.w	r0, r7, #16
 80141f2:	2201      	movs	r2, #1
 80141f4:	6819      	ldr	r1, [r3, #0]
 80141f6:	f7fd f9e5 	bl	80115c4 <f_mount>
 80141fa:	4603      	mov	r3, r0
 80141fc:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
	//Open the Images Directory
	res = f_opendir(&dir, (TCHAR const*)path);
 8014200:	1d3b      	adds	r3, r7, #4
 8014202:	6819      	ldr	r1, [r3, #0]
 8014204:	485a      	ldr	r0, [pc, #360]	; (8014370 <Explore_Disk_Images+0x1b4>)
 8014206:	f7fd ffd1 	bl	80121ac <f_opendir>
 801420a:	4603      	mov	r3, r0
 801420c:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
	if (res == FR_OK)
 8014210:	f897 335f 	ldrb.w	r3, [r7, #863]	; 0x35f
 8014214:	2b00      	cmp	r3, #0
 8014216:	f040 809a 	bne.w	801434e <Explore_Disk_Images+0x192>
	{
		while(hUsbHostFS.device.is_connected == 1)
 801421a:	e091      	b.n	8014340 <Explore_Disk_Images+0x184>
		{
			//Read the Images Directory
			res = f_readdir(&dir, &fno);
 801421c:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8014220:	4619      	mov	r1, r3
 8014222:	4853      	ldr	r0, [pc, #332]	; (8014370 <Explore_Disk_Images+0x1b4>)
 8014224:	f7fe f85b 	bl	80122de <f_readdir>
 8014228:	4603      	mov	r3, r0
 801422a:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
			if (res != FR_OK || fno.fname[0] == 0)
 801422e:	f897 335f 	ldrb.w	r3, [r7, #863]	; 0x35f
 8014232:	2b00      	cmp	r3, #0
 8014234:	f040 808b 	bne.w	801434e <Explore_Disk_Images+0x192>
 8014238:	f507 7311 	add.w	r3, r7, #580	; 0x244
 801423c:	7d9b      	ldrb	r3, [r3, #22]
 801423e:	2b00      	cmp	r3, #0
 8014240:	f000 8085 	beq.w	801434e <Explore_Disk_Images+0x192>
			{
				break;
			}
			if (fno.fname[0] == '.')
 8014244:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8014248:	7d9b      	ldrb	r3, [r3, #22]
 801424a:	2b2e      	cmp	r3, #46	; 0x2e
 801424c:	d100      	bne.n	8014250 <Explore_Disk_Images+0x94>
			{
				continue;
 801424e:	e077      	b.n	8014340 <Explore_Disk_Images+0x184>
			}
			//#if _USE_LFN
			//			fn = *fno.lfname ? fno.lfname : fno.fname;
			//#else
			fn = fno.fname;
 8014250:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8014254:	3316      	adds	r3, #22
 8014256:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
			//#endif
			/* Print Image File Names (*.bmp) to screen */
			for (i = 0; i < 7; i++)	//
 801425a:	2300      	movs	r3, #0
 801425c:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8014260:	e031      	b.n	80142c6 <Explore_Disk_Images+0x10a>
			{
				if (((fn[i] >= 0x2E) && (fn[i] <= 0x7A)) || (fn[i] == 0x20))		// '.' <= fn[i] <= 'z' || ' '
 8014262:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8014266:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 801426a:	4413      	add	r3, r2
 801426c:	781b      	ldrb	r3, [r3, #0]
 801426e:	2b2d      	cmp	r3, #45	; 0x2d
 8014270:	d907      	bls.n	8014282 <Explore_Disk_Images+0xc6>
 8014272:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8014276:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 801427a:	4413      	add	r3, r2
 801427c:	781b      	ldrb	r3, [r3, #0]
 801427e:	2b7a      	cmp	r3, #122	; 0x7a
 8014280:	d907      	bls.n	8014292 <Explore_Disk_Images+0xd6>
 8014282:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8014286:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 801428a:	4413      	add	r3, r2
 801428c:	781b      	ldrb	r3, [r3, #0]
 801428e:	2b20      	cmp	r3, #32
 8014290:	d10d      	bne.n	80142ae <Explore_Disk_Images+0xf2>
				{
					String50[i] = (uint8_t) fn[i];
 8014292:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8014296:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 801429a:	4413      	add	r3, r2
 801429c:	7819      	ldrb	r1, [r3, #0]
 801429e:	f107 0208 	add.w	r2, r7, #8
 80142a2:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80142a6:	4413      	add	r3, r2
 80142a8:	460a      	mov	r2, r1
 80142aa:	701a      	strb	r2, [r3, #0]
 80142ac:	e006      	b.n	80142bc <Explore_Disk_Images+0x100>
				}
				else
				{
					String50[i] = 0x20;
 80142ae:	f107 0208 	add.w	r2, r7, #8
 80142b2:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80142b6:	4413      	add	r3, r2
 80142b8:	2220      	movs	r2, #32
 80142ba:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < 7; i++)	//
 80142bc:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80142c0:	3301      	adds	r3, #1
 80142c2:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 80142c6:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80142ca:	2b06      	cmp	r3, #6
 80142cc:	ddc9      	ble.n	8014262 <Explore_Disk_Images+0xa6>
				}
			}

			if((fno.fattrib & AM_MASK) == AM_DIR) {}
 80142ce:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80142d2:	7a1b      	ldrb	r3, [r3, #8]
 80142d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80142d8:	2b10      	cmp	r3, #16
 80142da:	d031      	beq.n	8014340 <Explore_Disk_Images+0x184>
			else
			{
				for (i = 0; i < Number_Of_Images; i++)
 80142dc:	2300      	movs	r3, #0
 80142de:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 80142e2:	e029      	b.n	8014338 <Explore_Disk_Images+0x17c>
				{
					if (((String50[4] == 'b') && (String50[5] == 'm') && (String50[6] == 'p')) || ((String50[4] == 'B') && (String50[5] == 'M') && (String50[6] == 'P')))
 80142e4:	f107 0308 	add.w	r3, r7, #8
 80142e8:	791b      	ldrb	r3, [r3, #4]
 80142ea:	2b62      	cmp	r3, #98	; 0x62
 80142ec:	d109      	bne.n	8014302 <Explore_Disk_Images+0x146>
 80142ee:	f107 0308 	add.w	r3, r7, #8
 80142f2:	795b      	ldrb	r3, [r3, #5]
 80142f4:	2b6d      	cmp	r3, #109	; 0x6d
 80142f6:	d104      	bne.n	8014302 <Explore_Disk_Images+0x146>
 80142f8:	f107 0308 	add.w	r3, r7, #8
 80142fc:	799b      	ldrb	r3, [r3, #6]
 80142fe:	2b70      	cmp	r3, #112	; 0x70
 8014300:	d00e      	beq.n	8014320 <Explore_Disk_Images+0x164>
 8014302:	f107 0308 	add.w	r3, r7, #8
 8014306:	791b      	ldrb	r3, [r3, #4]
 8014308:	2b42      	cmp	r3, #66	; 0x42
 801430a:	d110      	bne.n	801432e <Explore_Disk_Images+0x172>
 801430c:	f107 0308 	add.w	r3, r7, #8
 8014310:	795b      	ldrb	r3, [r3, #5]
 8014312:	2b4d      	cmp	r3, #77	; 0x4d
 8014314:	d10b      	bne.n	801432e <Explore_Disk_Images+0x172>
 8014316:	f107 0308 	add.w	r3, r7, #8
 801431a:	799b      	ldrb	r3, [r3, #6]
 801431c:	2b50      	cmp	r3, #80	; 0x50
 801431e:	d106      	bne.n	801432e <Explore_Disk_Images+0x172>
					{
						Flash_Disk_ImageCount++;
 8014320:	4b12      	ldr	r3, [pc, #72]	; (801436c <Explore_Disk_Images+0x1b0>)
 8014322:	781b      	ldrb	r3, [r3, #0]
 8014324:	3301      	adds	r3, #1
 8014326:	b2da      	uxtb	r2, r3
 8014328:	4b10      	ldr	r3, [pc, #64]	; (801436c <Explore_Disk_Images+0x1b0>)
 801432a:	701a      	strb	r2, [r3, #0]
						break;
 801432c:	e008      	b.n	8014340 <Explore_Disk_Images+0x184>
				for (i = 0; i < Number_Of_Images; i++)
 801432e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8014332:	3301      	adds	r3, #1
 8014334:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8014338:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 801433c:	2b00      	cmp	r3, #0
 801433e:	ddd1      	ble.n	80142e4 <Explore_Disk_Images+0x128>
		while(hUsbHostFS.device.is_connected == 1)
 8014340:	4b0c      	ldr	r3, [pc, #48]	; (8014374 <Explore_Disk_Images+0x1b8>)
 8014342:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014346:	b2db      	uxtb	r3, r3
 8014348:	2b01      	cmp	r3, #1
 801434a:	f43f af67 	beq.w	801421c <Explore_Disk_Images+0x60>
	{

	}

	//now check if image count was OK
	if(Flash_Disk_ImageCount == Number_Of_Images)
 801434e:	4b07      	ldr	r3, [pc, #28]	; (801436c <Explore_Disk_Images+0x1b0>)
 8014350:	781b      	ldrb	r3, [r3, #0]
 8014352:	2b01      	cmp	r3, #1
 8014354:	d101      	bne.n	801435a <Explore_Disk_Images+0x19e>
		return true;
 8014356:	2301      	movs	r3, #1
 8014358:	e000      	b.n	801435c <Explore_Disk_Images+0x1a0>
	else
		return false;
 801435a:	2300      	movs	r3, #0
}
 801435c:	4618      	mov	r0, r3
 801435e:	f507 775a 	add.w	r7, r7, #872	; 0x368
 8014362:	46bd      	mov	sp, r7
 8014364:	bd80      	pop	{r7, pc}
 8014366:	bf00      	nop
 8014368:	08021044 	.word	0x08021044
 801436c:	20020a10 	.word	0x20020a10
 8014370:	20030ee8 	.word	0x20030ee8
 8014374:	200315d4 	.word	0x200315d4

08014378 <Image_Browser>:
 * @brief  Browse Images on disk
 * @param  path: pointer to root path
 * @retval None
  ===============================================*/
uint8_t Image_Browser (char* path, uint8_t image_Count)
{
 8014378:	b580      	push	{r7, lr}
 801437a:	f5ad 7d5e 	sub.w	sp, sp, #888	; 0x378
 801437e:	af02      	add	r7, sp, #8
 8014380:	1d3b      	adds	r3, r7, #4
 8014382:	6018      	str	r0, [r3, #0]
 8014384:	460a      	mov	r2, r1
 8014386:	1cfb      	adds	r3, r7, #3
 8014388:	701a      	strb	r2, [r3, #0]
	FRESULT res;
	uint8_t ret = 1;
 801438a:	2301      	movs	r3, #1
 801438c:	f887 336f 	strb.w	r3, [r7, #879]	; 0x36f
	FILINFO fno;
	FATFS mynewdiskFatFs;
	char *fn;
	uint8_t my_breaker = 0;
 8014390:	2300      	movs	r3, #0
 8014392:	f887 336e 	strb.w	r3, [r7, #878]	; 0x36e
	//	fno.lfsize = sizeof(lfn);
	//#endif


	//Mount the USB device
	res = f_mount(&mynewdiskFatFs, (TCHAR const*)path, 1);
 8014396:	1d3b      	adds	r3, r7, #4
 8014398:	f107 0014 	add.w	r0, r7, #20
 801439c:	2201      	movs	r2, #1
 801439e:	6819      	ldr	r1, [r3, #0]
 80143a0:	f7fd f910 	bl	80115c4 <f_mount>
 80143a4:	4603      	mov	r3, r0
 80143a6:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
	res = f_opendir(&dir, path);
 80143aa:	1d3b      	adds	r3, r7, #4
 80143ac:	6819      	ldr	r1, [r3, #0]
 80143ae:	4886      	ldr	r0, [pc, #536]	; (80145c8 <Image_Browser+0x250>)
 80143b0:	f7fd fefc 	bl	80121ac <f_opendir>
 80143b4:	4603      	mov	r3, r0
 80143b6:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
	if (res == FR_OK)
 80143ba:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 80143be:	2b00      	cmp	r3, #0
 80143c0:	f040 80f4 	bne.w	80145ac <Image_Browser+0x234>
	{
		for (;;)
		{
			res = f_readdir(&dir, &fno);
 80143c4:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80143c8:	4619      	mov	r1, r3
 80143ca:	487f      	ldr	r0, [pc, #508]	; (80145c8 <Image_Browser+0x250>)
 80143cc:	f7fd ff87 	bl	80122de <f_readdir>
 80143d0:	4603      	mov	r3, r0
 80143d2:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
			if (res != FR_OK || fno.fname[0] == 0 || my_breaker == 1)
 80143d6:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 80143da:	2b00      	cmp	r3, #0
 80143dc:	f040 80e6 	bne.w	80145ac <Image_Browser+0x234>
 80143e0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80143e4:	7d9b      	ldrb	r3, [r3, #22]
 80143e6:	2b00      	cmp	r3, #0
 80143e8:	f000 80e0 	beq.w	80145ac <Image_Browser+0x234>
 80143ec:	f897 336e 	ldrb.w	r3, [r7, #878]	; 0x36e
 80143f0:	2b01      	cmp	r3, #1
 80143f2:	f000 80db 	beq.w	80145ac <Image_Browser+0x234>
				break;
			if (fno.fname[0] == '.')
 80143f6:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80143fa:	7d9b      	ldrb	r3, [r3, #22]
 80143fc:	2b2e      	cmp	r3, #46	; 0x2e
 80143fe:	f000 80d1 	beq.w	80145a4 <Image_Browser+0x22c>
				continue;
			//#if _USE_LFN
			//			fn = *fno.lfname ? fno.lfname : fno.fname;
			//#else
			fn = fno.fname;
 8014402:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8014406:	3316      	adds	r3, #22
 8014408:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
			//#endif
			if (fno.fattrib & AM_DIR)
 801440c:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8014410:	7a1b      	ldrb	r3, [r3, #8]
 8014412:	f003 0310 	and.w	r3, r3, #16
 8014416:	2b00      	cmp	r3, #0
 8014418:	f040 80c6 	bne.w	80145a8 <Image_Browser+0x230>
			{
				continue;
			}
			else
			{
				char Image_name[7] = {0};
 801441c:	f107 030c 	add.w	r3, r7, #12
 8014420:	461a      	mov	r2, r3
 8014422:	2300      	movs	r3, #0
 8014424:	6013      	str	r3, [r2, #0]
 8014426:	f8c2 3003 	str.w	r3, [r2, #3]

				Image_name[3] = '.';
 801442a:	f107 030c 	add.w	r3, r7, #12
 801442e:	222e      	movs	r2, #46	; 0x2e
 8014430:	70da      	strb	r2, [r3, #3]
				Image_name[4] = 'b';
 8014432:	f107 030c 	add.w	r3, r7, #12
 8014436:	2262      	movs	r2, #98	; 0x62
 8014438:	711a      	strb	r2, [r3, #4]
				Image_name[5] = 'm';
 801443a:	f107 030c 	add.w	r3, r7, #12
 801443e:	226d      	movs	r2, #109	; 0x6d
 8014440:	715a      	strb	r2, [r3, #5]
				Image_name[6] = 'p';
 8014442:	f107 030c 	add.w	r3, r7, #12
 8014446:	2270      	movs	r2, #112	; 0x70
 8014448:	719a      	strb	r2, [r3, #6]
				fn[3] = '.';
 801444a:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 801444e:	3303      	adds	r3, #3
 8014450:	222e      	movs	r2, #46	; 0x2e
 8014452:	701a      	strb	r2, [r3, #0]
				fn[4] = 'b';
 8014454:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014458:	3304      	adds	r3, #4
 801445a:	2262      	movs	r2, #98	; 0x62
 801445c:	701a      	strb	r2, [r3, #0]
				fn[5] = 'm';
 801445e:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014462:	3305      	adds	r3, #5
 8014464:	226d      	movs	r2, #109	; 0x6d
 8014466:	701a      	strb	r2, [r3, #0]
				fn[6] = 'p';
 8014468:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 801446c:	3306      	adds	r3, #6
 801446e:	2270      	movs	r2, #112	; 0x70
 8014470:	701a      	strb	r2, [r3, #0]
				fn[8] = 0x00;
 8014472:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014476:	3308      	adds	r3, #8
 8014478:	2200      	movs	r2, #0
 801447a:	701a      	strb	r2, [r3, #0]
				fn[9] = 0x00;
 801447c:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014480:	3309      	adds	r3, #9
 8014482:	2200      	movs	r2, #0
 8014484:	701a      	strb	r2, [r3, #0]
				fn[10] = 0x00;
 8014486:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 801448a:	330a      	adds	r3, #10
 801448c:	2200      	movs	r2, #0
 801448e:	701a      	strb	r2, [r3, #0]
				fn[11] = 0x00;
 8014490:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014494:	330b      	adds	r3, #11
 8014496:	2200      	movs	r2, #0
 8014498:	701a      	strb	r2, [r3, #0]
				fn[12] = 0x00;
 801449a:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 801449e:	330c      	adds	r3, #12
 80144a0:	2200      	movs	r2, #0
 80144a2:	701a      	strb	r2, [r3, #0]
				fn[13] = 0x00;
 80144a4:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144a8:	330d      	adds	r3, #13
 80144aa:	2200      	movs	r2, #0
 80144ac:	701a      	strb	r2, [r3, #0]
				fn[14] = 0x00;
 80144ae:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144b2:	330e      	adds	r3, #14
 80144b4:	2200      	movs	r2, #0
 80144b6:	701a      	strb	r2, [r3, #0]
				fn[15] = 0x00;
 80144b8:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144bc:	330f      	adds	r3, #15
 80144be:	2200      	movs	r2, #0
 80144c0:	701a      	strb	r2, [r3, #0]
				fn[16] = 0x00;
 80144c2:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144c6:	3310      	adds	r3, #16
 80144c8:	2200      	movs	r2, #0
 80144ca:	701a      	strb	r2, [r3, #0]
				fn[17] = 0x00;
 80144cc:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144d0:	3311      	adds	r3, #17
 80144d2:	2200      	movs	r2, #0
 80144d4:	701a      	strb	r2, [r3, #0]
				fn[18] = 0x00;
 80144d6:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 80144da:	3312      	adds	r3, #18
 80144dc:	2200      	movs	r2, #0
 80144de:	701a      	strb	r2, [r3, #0]

				for(int k = image_Count; k <= Number_Of_Images; k++)
 80144e0:	1cfb      	adds	r3, r7, #3
 80144e2:	781b      	ldrb	r3, [r3, #0]
 80144e4:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 80144e8:	e046      	b.n	8014578 <Image_Browser+0x200>
				{
					//Convert image number to name
					Bin2BCD(k, Image_name, 3);
 80144ea:	f107 030c 	add.w	r3, r7, #12
 80144ee:	2203      	movs	r2, #3
 80144f0:	4619      	mov	r1, r3
 80144f2:	f8d7 0368 	ldr.w	r0, [r7, #872]	; 0x368
 80144f6:	f008 f95f 	bl	801c7b8 <Bin2BCD>

					//Make file name
					fn[0] = Image_name[0];
 80144fa:	f107 030c 	add.w	r3, r7, #12
 80144fe:	781a      	ldrb	r2, [r3, #0]
 8014500:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014504:	701a      	strb	r2, [r3, #0]
					fn[1] = Image_name[1];
 8014506:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 801450a:	3301      	adds	r3, #1
 801450c:	f107 020c 	add.w	r2, r7, #12
 8014510:	7852      	ldrb	r2, [r2, #1]
 8014512:	701a      	strb	r2, [r3, #0]
					fn[2] = Image_name[2];
 8014514:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8014518:	3302      	adds	r3, #2
 801451a:	f107 020c 	add.w	r2, r7, #12
 801451e:	7892      	ldrb	r2, [r2, #2]
 8014520:	701a      	strb	r2, [r3, #0]

					sprintf(_image_Number, "Loading Image %d of %d     ", k,Number_Of_Images);
 8014522:	2301      	movs	r3, #1
 8014524:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8014528:	4928      	ldr	r1, [pc, #160]	; (80145cc <Image_Browser+0x254>)
 801452a:	4829      	ldr	r0, [pc, #164]	; (80145d0 <Image_Browser+0x258>)
 801452c:	f009 feb6 	bl	801e29c <sprintf>
					TextToScreen_SML (300, 255,_image_Number,LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8014530:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014534:	9300      	str	r3, [sp, #0]
 8014536:	f04f 33ff 	mov.w	r3, #4294967295
 801453a:	4a25      	ldr	r2, [pc, #148]	; (80145d0 <Image_Browser+0x258>)
 801453c:	21ff      	movs	r1, #255	; 0xff
 801453e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8014542:	f7fe fab5 	bl	8012ab0 <TextToScreen_SML>


					//Do image
					Store_Image(fn, k);
 8014546:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 801454a:	b29b      	uxth	r3, r3
 801454c:	4619      	mov	r1, r3
 801454e:	f8d7 0360 	ldr.w	r0, [r7, #864]	; 0x360
 8014552:	f000 f83f 	bl	80145d4 <Store_Image>
					BSP_LCD_Clear(LCD_COLOR_BLACK);
 8014556:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 801455a:	f002 f81b 	bl	8016594 <BSP_LCD_Clear>
					App_printImg(0,0,k);
 801455e:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8014562:	b29b      	uxth	r3, r3
 8014564:	461a      	mov	r2, r3
 8014566:	2100      	movs	r1, #0
 8014568:	2000      	movs	r0, #0
 801456a:	f002 f9b5 	bl	80168d8 <App_printImg>
				for(int k = image_Count; k <= Number_Of_Images; k++)
 801456e:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8014572:	3301      	adds	r3, #1
 8014574:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 8014578:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 801457c:	2b01      	cmp	r3, #1
 801457e:	ddb4      	ble.n	80144ea <Image_Browser+0x172>
				}

				//Add delay so that the last loaded image can be seen
				Delay(1000);
 8014580:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8014584:	f008 fcde 	bl	801cf44 <Delay>
				BSP_LCD_Clear(LCD_COLOR_BLACK); //clear last images before returning to the menu
 8014588:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 801458c:	f002 f802 	bl	8016594 <BSP_LCD_Clear>

				ret = 0;
 8014590:	2300      	movs	r3, #0
 8014592:	f887 336f 	strb.w	r3, [r7, #879]	; 0x36f
				res = 0;
 8014596:	2300      	movs	r3, #0
 8014598:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
				my_breaker = 1;
 801459c:	2301      	movs	r3, #1
 801459e:	f887 336e 	strb.w	r3, [r7, #878]	; 0x36e
 80145a2:	e70f      	b.n	80143c4 <Image_Browser+0x4c>
				continue;
 80145a4:	bf00      	nop
 80145a6:	e70d      	b.n	80143c4 <Image_Browser+0x4c>
				continue;
 80145a8:	bf00      	nop
			res = f_readdir(&dir, &fno);
 80145aa:	e70b      	b.n	80143c4 <Image_Browser+0x4c>
			}
		}
	}

	res = f_closedir(&dir);
 80145ac:	4806      	ldr	r0, [pc, #24]	; (80145c8 <Image_Browser+0x250>)
 80145ae:	f7fd fe70 	bl	8012292 <f_closedir>
 80145b2:	4603      	mov	r3, r0
 80145b4:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367

	return ret;
 80145b8:	f897 336f 	ldrb.w	r3, [r7, #879]	; 0x36f
}
 80145bc:	4618      	mov	r0, r3
 80145be:	f507 775c 	add.w	r7, r7, #880	; 0x370
 80145c2:	46bd      	mov	sp, r7
 80145c4:	bd80      	pop	{r7, pc}
 80145c6:	bf00      	nop
 80145c8:	20030ee8 	.word	0x20030ee8
 80145cc:	0802104c 	.word	0x0802104c
 80145d0:	20020a14 	.word	0x20020a14

080145d4 <Store_Image>:
 * @param fileName: File name of image
 * @param imageNumber: Number of image to be display
 * @retval None
  ===============================================*/
void Store_Image(char *fileName, uint16_t imageNumber)
{
 80145d4:	b5b0      	push	{r4, r5, r7, lr}
 80145d6:	b090      	sub	sp, #64	; 0x40
 80145d8:	af00      	add	r7, sp, #0
 80145da:	6078      	str	r0, [r7, #4]
 80145dc:	460b      	mov	r3, r1
 80145de:	807b      	strh	r3, [r7, #2]

	char fileDir[50] = {0};
 80145e0:	f107 030c 	add.w	r3, r7, #12
 80145e4:	2232      	movs	r2, #50	; 0x32
 80145e6:	2100      	movs	r1, #0
 80145e8:	4618      	mov	r0, r3
 80145ea:	f009 fe32 	bl	801e252 <memset>

	//String operations to add directory to the file name
	strcpy(fileDir, Images_Dir);
 80145ee:	f107 030c 	add.w	r3, r7, #12
 80145f2:	4a18      	ldr	r2, [pc, #96]	; (8014654 <Store_Image+0x80>)
 80145f4:	461c      	mov	r4, r3
 80145f6:	4615      	mov	r5, r2
 80145f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80145fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80145fc:	682b      	ldr	r3, [r5, #0]
 80145fe:	6023      	str	r3, [r4, #0]
	strcat(fileDir, "/");
 8014600:	f107 030c 	add.w	r3, r7, #12
 8014604:	4618      	mov	r0, r3
 8014606:	f7eb fe1b 	bl	8000240 <strlen>
 801460a:	4603      	mov	r3, r0
 801460c:	461a      	mov	r2, r3
 801460e:	f107 030c 	add.w	r3, r7, #12
 8014612:	4413      	add	r3, r2
 8014614:	4910      	ldr	r1, [pc, #64]	; (8014658 <Store_Image+0x84>)
 8014616:	461a      	mov	r2, r3
 8014618:	460b      	mov	r3, r1
 801461a:	881b      	ldrh	r3, [r3, #0]
 801461c:	8013      	strh	r3, [r2, #0]
	strcat(fileDir,fileName);
 801461e:	f107 030c 	add.w	r3, r7, #12
 8014622:	6879      	ldr	r1, [r7, #4]
 8014624:	4618      	mov	r0, r3
 8014626:	f009 fe5d 	bl	801e2e4 <strcat>

	//Open image file
	if(f_open(&file, fileDir, FA_OPEN_EXISTING | FA_READ) == FR_OK)
 801462a:	f107 030c 	add.w	r3, r7, #12
 801462e:	2201      	movs	r2, #1
 8014630:	4619      	mov	r1, r3
 8014632:	480a      	ldr	r0, [pc, #40]	; (801465c <Store_Image+0x88>)
 8014634:	f7fd f80c 	bl	8011650 <f_open>
 8014638:	4603      	mov	r3, r0
 801463a:	2b00      	cmp	r3, #0
 801463c:	d103      	bne.n	8014646 <Store_Image+0x72>
	{
		//Load image data into internal flash memory
		Image_to_Flash(imageNumber);
 801463e:	887b      	ldrh	r3, [r7, #2]
 8014640:	4618      	mov	r0, r3
 8014642:	f000 f80d 	bl	8014660 <Image_to_Flash>
	}

	f_close(&file);
 8014646:	4805      	ldr	r0, [pc, #20]	; (801465c <Store_Image+0x88>)
 8014648:	f7fd fb7d 	bl	8011d46 <f_close>
}
 801464c:	bf00      	nop
 801464e:	3740      	adds	r7, #64	; 0x40
 8014650:	46bd      	mov	sp, r7
 8014652:	bdb0      	pop	{r4, r5, r7, pc}
 8014654:	08020fbc 	.word	0x08020fbc
 8014658:	08021068 	.word	0x08021068
 801465c:	20030cb8 	.word	0x20030cb8

08014660 <Image_to_Flash>:
 * @brief Store and Display BMP image
 * @param Address: Block in NOR Flash to save image to
 * @retval None
  ===============================================*/
void Image_to_Flash(uint16_t image_index)
{
 8014660:	b590      	push	{r4, r7, lr}
 8014662:	b0e7      	sub	sp, #412	; 0x19c
 8014664:	af04      	add	r7, sp, #16
 8014666:	4602      	mov	r2, r0
 8014668:	1dbb      	adds	r3, r7, #6
 801466a:	801a      	strh	r2, [r3, #0]

	uint16_t i = 0, j = 0;
 801466c:	2300      	movs	r3, #0
 801466e:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 8014672:	2300      	movs	r3, #0
 8014674:	f8a7 3184 	strh.w	r3, [r7, #388]	; 0x184
	uint16_t numOfReadBytes = 0;
 8014678:	2300      	movs	r3, #0
 801467a:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
	FRESULT res;
	uint16_t dataBuf[IMAGE_BUFFER_SIZE/2] = {0};
 801467e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8014682:	4618      	mov	r0, r3
 8014684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014688:	461a      	mov	r2, r3
 801468a:	2100      	movs	r1, #0
 801468c:	f009 fde1 	bl	801e252 <memset>

	uint32_t address = image[image_index].address;
 8014690:	1dbb      	adds	r3, r7, #6
 8014692:	881b      	ldrh	r3, [r3, #0]
 8014694:	4a73      	ldr	r2, [pc, #460]	; (8014864 <Image_to_Flash+0x204>)
 8014696:	011b      	lsls	r3, r3, #4
 8014698:	4413      	add	r3, r2
 801469a:	3308      	adds	r3, #8
 801469c:	681b      	ldr	r3, [r3, #0]
 801469e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	uint16_t WRcount = 0;
 80146a2:	2300      	movs	r3, #0
 80146a4:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e

	int Total_Count = image[image_index].size/IMAGE_BUFFER_SIZE;
 80146a8:	1dbb      	adds	r3, r7, #6
 80146aa:	881b      	ldrh	r3, [r3, #0]
 80146ac:	4a6d      	ldr	r2, [pc, #436]	; (8014864 <Image_to_Flash+0x204>)
 80146ae:	011b      	lsls	r3, r3, #4
 80146b0:	4413      	add	r3, r2
 80146b2:	681b      	ldr	r3, [r3, #0]
 80146b4:	0a1b      	lsrs	r3, r3, #8
 80146b6:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
	char Feedback_buf[50] = {0};
 80146ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80146be:	4618      	mov	r0, r3
 80146c0:	2332      	movs	r3, #50	; 0x32
 80146c2:	461a      	mov	r2, r3
 80146c4:	2100      	movs	r1, #0
 80146c6:	f009 fdc4 	bl	801e252 <memset>
	sprintf(Feedback_buf, "Number: %d Width: %d pixels Height: %d pixels)",image_index ,image[image_index].X_size , image[image_index].Y_size);
 80146ca:	1dbb      	adds	r3, r7, #6
 80146cc:	8819      	ldrh	r1, [r3, #0]
 80146ce:	1dbb      	adds	r3, r7, #6
 80146d0:	881b      	ldrh	r3, [r3, #0]
 80146d2:	4a64      	ldr	r2, [pc, #400]	; (8014864 <Image_to_Flash+0x204>)
 80146d4:	011b      	lsls	r3, r3, #4
 80146d6:	4413      	add	r3, r2
 80146d8:	3304      	adds	r3, #4
 80146da:	881b      	ldrh	r3, [r3, #0]
 80146dc:	461c      	mov	r4, r3
 80146de:	1dbb      	adds	r3, r7, #6
 80146e0:	881b      	ldrh	r3, [r3, #0]
 80146e2:	4a60      	ldr	r2, [pc, #384]	; (8014864 <Image_to_Flash+0x204>)
 80146e4:	011b      	lsls	r3, r3, #4
 80146e6:	4413      	add	r3, r2
 80146e8:	3306      	adds	r3, #6
 80146ea:	881b      	ldrh	r3, [r3, #0]
 80146ec:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80146f0:	9300      	str	r3, [sp, #0]
 80146f2:	4623      	mov	r3, r4
 80146f4:	460a      	mov	r2, r1
 80146f6:	495c      	ldr	r1, [pc, #368]	; (8014868 <Image_to_Flash+0x208>)
 80146f8:	f009 fdd0 	bl	801e29c <sprintf>
	TextToScreen(0, 100, Feedback_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 80146fc:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8014700:	2301      	movs	r3, #1
 8014702:	9302      	str	r3, [sp, #8]
 8014704:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8014708:	9301      	str	r3, [sp, #4]
 801470a:	f04f 33ff 	mov.w	r3, #4294967295
 801470e:	9300      	str	r3, [sp, #0]
 8014710:	2301      	movs	r3, #1
 8014712:	2164      	movs	r1, #100	; 0x64
 8014714:	2000      	movs	r0, #0
 8014716:	f7fe f989 	bl	8012a2c <TextToScreen>

	/* Bypass Bitmap header  - Bytes */
	res = f_lseek(&file, 0);			//66
 801471a:	2100      	movs	r1, #0
 801471c:	4853      	ldr	r0, [pc, #332]	; (801486c <Image_to_Flash+0x20c>)
 801471e:	f7fd fb3c 	bl	8011d9a <f_lseek>
 8014722:	4603      	mov	r3, r0
 8014724:	f887 3173 	strb.w	r3, [r7, #371]	; 0x173
	int count = 0;
 8014728:	2300      	movs	r3, #0
 801472a:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	if(res == FR_OK)
 801472e:	f897 3173 	ldrb.w	r3, [r7, #371]	; 0x173
 8014732:	2b00      	cmp	r3, #0
 8014734:	f040 8090 	bne.w	8014858 <Image_to_Flash+0x1f8>
	{
		while (hUsbHostFS.device.is_connected == 1)
 8014738:	e087      	b.n	801484a <Image_to_Flash+0x1ea>
		{
			res = f_read(&file, Image_Buf, IMAGE_BUFFER_SIZE, (void *)&numOfReadBytes);
 801473a:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 801473e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014742:	494b      	ldr	r1, [pc, #300]	; (8014870 <Image_to_Flash+0x210>)
 8014744:	4849      	ldr	r0, [pc, #292]	; (801486c <Image_to_Flash+0x20c>)
 8014746:	f7fd f941 	bl	80119cc <f_read>
 801474a:	4603      	mov	r3, r0
 801474c:	f887 3173 	strb.w	r3, [r7, #371]	; 0x173

			if((numOfReadBytes == 0) || (res != FR_OK)) /*EOF or Error*/
 8014750:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 8014754:	2b00      	cmp	r3, #0
 8014756:	d07f      	beq.n	8014858 <Image_to_Flash+0x1f8>
 8014758:	f897 3173 	ldrb.w	r3, [r7, #371]	; 0x173
 801475c:	2b00      	cmp	r3, #0
 801475e:	d17b      	bne.n	8014858 <Image_to_Flash+0x1f8>
			{
				//Done loading image
				break;
			}

			char Count_buf[50] = {0};
 8014760:	f107 0308 	add.w	r3, r7, #8
 8014764:	4618      	mov	r0, r3
 8014766:	2332      	movs	r3, #50	; 0x32
 8014768:	461a      	mov	r2, r3
 801476a:	2100      	movs	r1, #0
 801476c:	f009 fd71 	bl	801e252 <memset>

			for(i = 0 ; i < IMAGE_BUFFER_SIZE; i+= 2)
 8014770:	2300      	movs	r3, #0
 8014772:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 8014776:	e01c      	b.n	80147b2 <Image_to_Flash+0x152>
			{
				dataBuf[i/2] = ((uint16_t)Image_Buf[i+1] << 8) + ((uint16_t)Image_Buf[i]);
 8014778:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 801477c:	085b      	lsrs	r3, r3, #1
 801477e:	b29b      	uxth	r3, r3
 8014780:	4618      	mov	r0, r3
 8014782:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8014786:	3301      	adds	r3, #1
 8014788:	4a39      	ldr	r2, [pc, #228]	; (8014870 <Image_to_Flash+0x210>)
 801478a:	5cd3      	ldrb	r3, [r2, r3]
 801478c:	b29b      	uxth	r3, r3
 801478e:	021b      	lsls	r3, r3, #8
 8014790:	b29a      	uxth	r2, r3
 8014792:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8014796:	4936      	ldr	r1, [pc, #216]	; (8014870 <Image_to_Flash+0x210>)
 8014798:	5ccb      	ldrb	r3, [r1, r3]
 801479a:	b29b      	uxth	r3, r3
 801479c:	4413      	add	r3, r2
 801479e:	b29a      	uxth	r2, r3
 80147a0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80147a4:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
			for(i = 0 ; i < IMAGE_BUFFER_SIZE; i+= 2)
 80147a8:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 80147ac:	3302      	adds	r3, #2
 80147ae:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 80147b2:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 80147b6:	2bff      	cmp	r3, #255	; 0xff
 80147b8:	d9de      	bls.n	8014778 <Image_to_Flash+0x118>
			}


			sprintf(Count_buf, "(%d / %d)", (int)((float)count/(float)Total_Count*100), 100);
 80147ba:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80147be:	ee07 3a90 	vmov	s15, r3
 80147c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80147c6:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 80147ca:	ee07 3a90 	vmov	s15, r3
 80147ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80147d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80147d6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8014874 <Image_to_Flash+0x214>
 80147da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80147de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80147e2:	f107 0008 	add.w	r0, r7, #8
 80147e6:	2364      	movs	r3, #100	; 0x64
 80147e8:	ee17 2a90 	vmov	r2, s15
 80147ec:	4922      	ldr	r1, [pc, #136]	; (8014878 <Image_to_Flash+0x218>)
 80147ee:	f009 fd55 	bl	801e29c <sprintf>
			TextToScreen(0, 160, Count_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 80147f2:	f107 0208 	add.w	r2, r7, #8
 80147f6:	2301      	movs	r3, #1
 80147f8:	9302      	str	r3, [sp, #8]
 80147fa:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80147fe:	9301      	str	r3, [sp, #4]
 8014800:	f04f 33ff 	mov.w	r3, #4294967295
 8014804:	9300      	str	r3, [sp, #0]
 8014806:	2301      	movs	r3, #1
 8014808:	21a0      	movs	r1, #160	; 0xa0
 801480a:	2000      	movs	r0, #0
 801480c:	f7fe f90e 	bl	8012a2c <TextToScreen>

			count ++;
 8014810:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8014814:	3301      	adds	r3, #1
 8014816:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
			S29GL01GS_WriteBuffer(&S29GL01GS, dataBuf, address, IMAGE_BUFFER_SIZE / 2);
 801481a:	f107 0170 	add.w	r1, r7, #112	; 0x70
 801481e:	2380      	movs	r3, #128	; 0x80
 8014820:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8014824:	4815      	ldr	r0, [pc, #84]	; (801487c <Image_to_Flash+0x21c>)
 8014826:	f004 f98f 	bl	8018b48 <S29GL01GS_WriteBuffer>
			address += (IMAGE_BUFFER_SIZE); 	//NOR  note: * 2 was corrected
 801482a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 801482e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8014832:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
			j++;
 8014836:	f8b7 3184 	ldrh.w	r3, [r7, #388]	; 0x184
 801483a:	3301      	adds	r3, #1
 801483c:	f8a7 3184 	strh.w	r3, [r7, #388]	; 0x184
			WRcount++;
 8014840:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 8014844:	3301      	adds	r3, #1
 8014846:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e
		while (hUsbHostFS.device.is_connected == 1)
 801484a:	4b0d      	ldr	r3, [pc, #52]	; (8014880 <Image_to_Flash+0x220>)
 801484c:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8014850:	b2db      	uxtb	r3, r3
 8014852:	2b01      	cmp	r3, #1
 8014854:	f43f af71 	beq.w	801473a <Image_to_Flash+0xda>
		}
	}
}
 8014858:	bf00      	nop
 801485a:	f507 77c6 	add.w	r7, r7, #396	; 0x18c
 801485e:	46bd      	mov	sp, r7
 8014860:	bd90      	pop	{r4, r7, pc}
 8014862:	bf00      	nop
 8014864:	080250cc 	.word	0x080250cc
 8014868:	0802106c 	.word	0x0802106c
 801486c:	20030cb8 	.word	0x20030cb8
 8014870:	20030bb8 	.word	0x20030bb8
 8014874:	42c80000 	.word	0x42c80000
 8014878:	0802109c 	.word	0x0802109c
 801487c:	20031da4 	.word	0x20031da4
 8014880:	200315d4 	.word	0x200315d4

08014884 <MX_CAN1_Init>:

/* USER CODE END 0 */

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8014884:	b580      	push	{r7, lr}
 8014886:	af00      	add	r7, sp, #0
  HAL_CAN_DeInit(&hcan1);
 8014888:	4831      	ldr	r0, [pc, #196]	; (8014950 <MX_CAN1_Init+0xcc>)
 801488a:	f7ec fcc5 	bl	8001218 <HAL_CAN_DeInit>
  //HAL_CAN_MspInit(&hcan1);

  hcan1.Instance = CAN1;
 801488e:	4b30      	ldr	r3, [pc, #192]	; (8014950 <MX_CAN1_Init+0xcc>)
 8014890:	4a30      	ldr	r2, [pc, #192]	; (8014954 <MX_CAN1_Init+0xd0>)
 8014892:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 8014894:	4b2e      	ldr	r3, [pc, #184]	; (8014950 <MX_CAN1_Init+0xcc>)
 8014896:	220e      	movs	r2, #14
 8014898:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 801489a:	4b2d      	ldr	r3, [pc, #180]	; (8014950 <MX_CAN1_Init+0xcc>)
 801489c:	2200      	movs	r2, #0
 801489e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80148a0:	4b2b      	ldr	r3, [pc, #172]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148a2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80148a6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 80148a8:	4b29      	ldr	r3, [pc, #164]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80148ae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80148b0:	4b27      	ldr	r3, [pc, #156]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80148b6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80148b8:	4b25      	ldr	r3, [pc, #148]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148ba:	2200      	movs	r2, #0
 80148bc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80148be:	4b24      	ldr	r3, [pc, #144]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148c0:	2200      	movs	r2, #0
 80148c2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80148c4:	4b22      	ldr	r3, [pc, #136]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148c6:	2200      	movs	r2, #0
 80148c8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80148ca:	4b21      	ldr	r3, [pc, #132]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148cc:	2200      	movs	r2, #0
 80148ce:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80148d0:	4b1f      	ldr	r3, [pc, #124]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148d2:	2200      	movs	r2, #0
 80148d4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80148d6:	4b1e      	ldr	r3, [pc, #120]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148d8:	2201      	movs	r2, #1
 80148da:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80148dc:	481c      	ldr	r0, [pc, #112]	; (8014950 <MX_CAN1_Init+0xcc>)
 80148de:	f7ec fb9f 	bl	8001020 <HAL_CAN_Init>
 80148e2:	4603      	mov	r3, r0
 80148e4:	2b00      	cmp	r3, #0
 80148e6:	d003      	beq.n	80148f0 <MX_CAN1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80148e8:	214f      	movs	r1, #79	; 0x4f
 80148ea:	481b      	ldr	r0, [pc, #108]	; (8014958 <MX_CAN1_Init+0xd4>)
 80148ec:	f008 f954 	bl	801cb98 <_Error_Handler>
  }

  //Deactivate Filter
  CAN1_Filters.FilterIdHigh = 0x0000;
 80148f0:	4b1a      	ldr	r3, [pc, #104]	; (801495c <MX_CAN1_Init+0xd8>)
 80148f2:	2200      	movs	r2, #0
 80148f4:	601a      	str	r2, [r3, #0]
  CAN1_Filters.FilterIdLow = 0x0000;
 80148f6:	4b19      	ldr	r3, [pc, #100]	; (801495c <MX_CAN1_Init+0xd8>)
 80148f8:	2200      	movs	r2, #0
 80148fa:	605a      	str	r2, [r3, #4]
  CAN1_Filters.FilterMaskIdHigh = 0x0000;
 80148fc:	4b17      	ldr	r3, [pc, #92]	; (801495c <MX_CAN1_Init+0xd8>)
 80148fe:	2200      	movs	r2, #0
 8014900:	609a      	str	r2, [r3, #8]
  CAN1_Filters.FilterMaskIdLow = 0x0000;
 8014902:	4b16      	ldr	r3, [pc, #88]	; (801495c <MX_CAN1_Init+0xd8>)
 8014904:	2200      	movs	r2, #0
 8014906:	60da      	str	r2, [r3, #12]
  CAN1_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8014908:	4b14      	ldr	r3, [pc, #80]	; (801495c <MX_CAN1_Init+0xd8>)
 801490a:	2200      	movs	r2, #0
 801490c:	611a      	str	r2, [r3, #16]
  CAN1_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 801490e:	4b13      	ldr	r3, [pc, #76]	; (801495c <MX_CAN1_Init+0xd8>)
 8014910:	2200      	movs	r2, #0
 8014912:	619a      	str	r2, [r3, #24]
  CAN1_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 8014914:	4b11      	ldr	r3, [pc, #68]	; (801495c <MX_CAN1_Init+0xd8>)
 8014916:	2201      	movs	r2, #1
 8014918:	61da      	str	r2, [r3, #28]
  CAN1_Filters.FilterBank = 0;
 801491a:	4b10      	ldr	r3, [pc, #64]	; (801495c <MX_CAN1_Init+0xd8>)
 801491c:	2200      	movs	r2, #0
 801491e:	615a      	str	r2, [r3, #20]
  CAN1_Filters.FilterActivation = ENABLE;
 8014920:	4b0e      	ldr	r3, [pc, #56]	; (801495c <MX_CAN1_Init+0xd8>)
 8014922:	2201      	movs	r2, #1
 8014924:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan1, &CAN1_Filters);
 8014926:	490d      	ldr	r1, [pc, #52]	; (801495c <MX_CAN1_Init+0xd8>)
 8014928:	4809      	ldr	r0, [pc, #36]	; (8014950 <MX_CAN1_Init+0xcc>)
 801492a:	f7ec fc99 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN1 RX interrupt
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 801492e:	2200      	movs	r2, #0
 8014930:	2100      	movs	r1, #0
 8014932:	2014      	movs	r0, #20
 8014934:	f7ed f977 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8014938:	2014      	movs	r0, #20
 801493a:	f7ed f990 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 801493e:	2102      	movs	r1, #2
 8014940:	4803      	ldr	r0, [pc, #12]	; (8014950 <MX_CAN1_Init+0xcc>)
 8014942:	f7ec fe0c 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN1
  HAL_CAN_Start(&hcan1);
 8014946:	4802      	ldr	r0, [pc, #8]	; (8014950 <MX_CAN1_Init+0xcc>)
 8014948:	f7ec fd78 	bl	800143c <HAL_CAN_Start>

}
 801494c:	bf00      	nop
 801494e:	bd80      	pop	{r7, pc}
 8014950:	2002158c 	.word	0x2002158c
 8014954:	40006400 	.word	0x40006400
 8014958:	080210a8 	.word	0x080210a8
 801495c:	20021484 	.word	0x20021484

08014960 <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8014960:	b580      	push	{r7, lr}
 8014962:	af00      	add	r7, sp, #0

  HAL_CAN_DeInit(&hcan2);
 8014964:	4831      	ldr	r0, [pc, #196]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014966:	f7ec fc57 	bl	8001218 <HAL_CAN_DeInit>

  hcan2.Instance = CAN2;
 801496a:	4b30      	ldr	r3, [pc, #192]	; (8014a2c <MX_CAN2_Init+0xcc>)
 801496c:	4a30      	ldr	r2, [pc, #192]	; (8014a30 <MX_CAN2_Init+0xd0>)
 801496e:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 14;
 8014970:	4b2e      	ldr	r3, [pc, #184]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014972:	220e      	movs	r2, #14
 8014974:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8014976:	4b2d      	ldr	r3, [pc, #180]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014978:	2200      	movs	r2, #0
 801497a:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 801497c:	4b2b      	ldr	r3, [pc, #172]	; (8014a2c <MX_CAN2_Init+0xcc>)
 801497e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8014982:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 8014984:	4b29      	ldr	r3, [pc, #164]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014986:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801498a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 801498c:	4b27      	ldr	r3, [pc, #156]	; (8014a2c <MX_CAN2_Init+0xcc>)
 801498e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8014992:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8014994:	4b25      	ldr	r3, [pc, #148]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014996:	2200      	movs	r2, #0
 8014998:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 801499a:	4b24      	ldr	r3, [pc, #144]	; (8014a2c <MX_CAN2_Init+0xcc>)
 801499c:	2200      	movs	r2, #0
 801499e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80149a0:	4b22      	ldr	r3, [pc, #136]	; (8014a2c <MX_CAN2_Init+0xcc>)
 80149a2:	2200      	movs	r2, #0
 80149a4:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80149a6:	4b21      	ldr	r3, [pc, #132]	; (8014a2c <MX_CAN2_Init+0xcc>)
 80149a8:	2200      	movs	r2, #0
 80149aa:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80149ac:	4b1f      	ldr	r3, [pc, #124]	; (8014a2c <MX_CAN2_Init+0xcc>)
 80149ae:	2200      	movs	r2, #0
 80149b0:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 80149b2:	4b1e      	ldr	r3, [pc, #120]	; (8014a2c <MX_CAN2_Init+0xcc>)
 80149b4:	2201      	movs	r2, #1
 80149b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80149b8:	481c      	ldr	r0, [pc, #112]	; (8014a2c <MX_CAN2_Init+0xcc>)
 80149ba:	f7ec fb31 	bl	8001020 <HAL_CAN_Init>
 80149be:	4603      	mov	r3, r0
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d003      	beq.n	80149cc <MX_CAN2_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80149c4:	217b      	movs	r1, #123	; 0x7b
 80149c6:	481b      	ldr	r0, [pc, #108]	; (8014a34 <MX_CAN2_Init+0xd4>)
 80149c8:	f008 f8e6 	bl	801cb98 <_Error_Handler>
  }
  //Set filter
  CAN2_Filters.FilterIdHigh = 0x0000;
 80149cc:	4b1a      	ldr	r3, [pc, #104]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149ce:	2200      	movs	r2, #0
 80149d0:	601a      	str	r2, [r3, #0]
  CAN2_Filters.FilterIdLow = 0x0000;
 80149d2:	4b19      	ldr	r3, [pc, #100]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149d4:	2200      	movs	r2, #0
 80149d6:	605a      	str	r2, [r3, #4]
  CAN2_Filters.FilterMaskIdHigh = 0x0000;
 80149d8:	4b17      	ldr	r3, [pc, #92]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149da:	2200      	movs	r2, #0
 80149dc:	609a      	str	r2, [r3, #8]
  CAN2_Filters.FilterMaskIdLow = 0x0000;
 80149de:	4b16      	ldr	r3, [pc, #88]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149e0:	2200      	movs	r2, #0
 80149e2:	60da      	str	r2, [r3, #12]
  CAN2_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80149e4:	4b14      	ldr	r3, [pc, #80]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149e6:	2200      	movs	r2, #0
 80149e8:	611a      	str	r2, [r3, #16]
  CAN2_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 80149ea:	4b13      	ldr	r3, [pc, #76]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149ec:	2200      	movs	r2, #0
 80149ee:	619a      	str	r2, [r3, #24]
  CAN2_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 80149f0:	4b11      	ldr	r3, [pc, #68]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149f2:	2201      	movs	r2, #1
 80149f4:	61da      	str	r2, [r3, #28]
  CAN2_Filters.FilterBank = 7;
 80149f6:	4b10      	ldr	r3, [pc, #64]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149f8:	2207      	movs	r2, #7
 80149fa:	615a      	str	r2, [r3, #20]
  CAN2_Filters.FilterActivation = ENABLE;
 80149fc:	4b0e      	ldr	r3, [pc, #56]	; (8014a38 <MX_CAN2_Init+0xd8>)
 80149fe:	2201      	movs	r2, #1
 8014a00:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan2, &CAN2_Filters);
 8014a02:	490d      	ldr	r1, [pc, #52]	; (8014a38 <MX_CAN2_Init+0xd8>)
 8014a04:	4809      	ldr	r0, [pc, #36]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014a06:	f7ec fc2b 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN2 RX interrupt
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8014a0a:	2200      	movs	r2, #0
 8014a0c:	2100      	movs	r1, #0
 8014a0e:	2040      	movs	r0, #64	; 0x40
 8014a10:	f7ed f909 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8014a14:	2040      	movs	r0, #64	; 0x40
 8014a16:	f7ed f922 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8014a1a:	2102      	movs	r1, #2
 8014a1c:	4803      	ldr	r0, [pc, #12]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014a1e:	f7ec fd9e 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN2
  HAL_CAN_Start(&hcan2);
 8014a22:	4802      	ldr	r0, [pc, #8]	; (8014a2c <MX_CAN2_Init+0xcc>)
 8014a24:	f7ec fd0a 	bl	800143c <HAL_CAN_Start>
}
 8014a28:	bf00      	nop
 8014a2a:	bd80      	pop	{r7, pc}
 8014a2c:	200213dc 	.word	0x200213dc
 8014a30:	40006800 	.word	0x40006800
 8014a34:	080210a8 	.word	0x080210a8
 8014a38:	20021358 	.word	0x20021358

08014a3c <HAL_CAN_MspInit>:
//static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8014a3c:	b580      	push	{r7, lr}
 8014a3e:	b08a      	sub	sp, #40	; 0x28
 8014a40:	af00      	add	r7, sp, #0
 8014a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	4a3c      	ldr	r2, [pc, #240]	; (8014b3c <HAL_CAN_MspInit+0x100>)
 8014a4a:	4293      	cmp	r3, r2
 8014a4c:	d12e      	bne.n	8014aac <HAL_CAN_MspInit+0x70>

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
//    HAL_RCC_CAN1_CLK_ENABLED++;
//    if(HAL_RCC_CAN1_CLK_ENABLED==1){
      __HAL_RCC_CAN1_CLK_ENABLE();
 8014a4e:	4a3c      	ldr	r2, [pc, #240]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014a50:	4b3b      	ldr	r3, [pc, #236]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014a54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8014a58:	6413      	str	r3, [r2, #64]	; 0x40
 8014a5a:	4b39      	ldr	r3, [pc, #228]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8014a62:	613b      	str	r3, [r7, #16]
 8014a64:	693b      	ldr	r3, [r7, #16]
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8014a66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014a6c:	2302      	movs	r3, #2
 8014a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014a70:	2300      	movs	r3, #0
 8014a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014a74:	2303      	movs	r3, #3
 8014a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8014a78:	2309      	movs	r3, #9
 8014a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8014a7c:	f107 0314 	add.w	r3, r7, #20
 8014a80:	4619      	mov	r1, r3
 8014a82:	4830      	ldr	r0, [pc, #192]	; (8014b44 <HAL_CAN_MspInit+0x108>)
 8014a84:	f7ee fc18 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8014a88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014a8e:	2302      	movs	r3, #2
 8014a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014a92:	2300      	movs	r3, #0
 8014a94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014a96:	2303      	movs	r3, #3
 8014a98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8014a9a:	2309      	movs	r3, #9
 8014a9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014a9e:	f107 0314 	add.w	r3, r7, #20
 8014aa2:	4619      	mov	r1, r3
 8014aa4:	4828      	ldr	r0, [pc, #160]	; (8014b48 <HAL_CAN_MspInit+0x10c>)
 8014aa6:	f7ee fc07 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8014aaa:	e043      	b.n	8014b34 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN2)
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	4a26      	ldr	r2, [pc, #152]	; (8014b4c <HAL_CAN_MspInit+0x110>)
 8014ab2:	4293      	cmp	r3, r2
 8014ab4:	d11c      	bne.n	8014af0 <HAL_CAN_MspInit+0xb4>
      __HAL_RCC_CAN2_CLK_ENABLE();
 8014ab6:	4a22      	ldr	r2, [pc, #136]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014ab8:	4b21      	ldr	r3, [pc, #132]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014abc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8014ac2:	4b1f      	ldr	r3, [pc, #124]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014ac6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014aca:	60fb      	str	r3, [r7, #12]
 8014acc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8014ace:	2360      	movs	r3, #96	; 0x60
 8014ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014ad2:	2302      	movs	r3, #2
 8014ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014ad6:	2300      	movs	r3, #0
 8014ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014ada:	2303      	movs	r3, #3
 8014adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8014ade:	2309      	movs	r3, #9
 8014ae0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014ae2:	f107 0314 	add.w	r3, r7, #20
 8014ae6:	4619      	mov	r1, r3
 8014ae8:	4817      	ldr	r0, [pc, #92]	; (8014b48 <HAL_CAN_MspInit+0x10c>)
 8014aea:	f7ee fbe5 	bl	80032b8 <HAL_GPIO_Init>
}
 8014aee:	e021      	b.n	8014b34 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN3)
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	4a16      	ldr	r2, [pc, #88]	; (8014b50 <HAL_CAN_MspInit+0x114>)
 8014af6:	4293      	cmp	r3, r2
 8014af8:	d11c      	bne.n	8014b34 <HAL_CAN_MspInit+0xf8>
      __HAL_RCC_CAN3_CLK_ENABLE();
 8014afa:	4a11      	ldr	r2, [pc, #68]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014afc:	4b10      	ldr	r3, [pc, #64]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014b04:	6413      	str	r3, [r2, #64]	; 0x40
 8014b06:	4b0e      	ldr	r3, [pc, #56]	; (8014b40 <HAL_CAN_MspInit+0x104>)
 8014b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8014b0e:	60bb      	str	r3, [r7, #8]
 8014b10:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8014b12:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8014b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014b18:	2302      	movs	r3, #2
 8014b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014b1c:	2300      	movs	r3, #0
 8014b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014b20:	2303      	movs	r3, #3
 8014b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8014b24:	230b      	movs	r3, #11
 8014b26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014b28:	f107 0314 	add.w	r3, r7, #20
 8014b2c:	4619      	mov	r1, r3
 8014b2e:	4809      	ldr	r0, [pc, #36]	; (8014b54 <HAL_CAN_MspInit+0x118>)
 8014b30:	f7ee fbc2 	bl	80032b8 <HAL_GPIO_Init>
}
 8014b34:	bf00      	nop
 8014b36:	3728      	adds	r7, #40	; 0x28
 8014b38:	46bd      	mov	sp, r7
 8014b3a:	bd80      	pop	{r7, pc}
 8014b3c:	40006400 	.word	0x40006400
 8014b40:	40023800 	.word	0x40023800
 8014b44:	40021c00 	.word	0x40021c00
 8014b48:	40020400 	.word	0x40020400
 8014b4c:	40006800 	.word	0x40006800
 8014b50:	40003400 	.word	0x40003400
 8014b54:	40020000 	.word	0x40020000

08014b58 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b082      	sub	sp, #8
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	4a1b      	ldr	r2, [pc, #108]	; (8014bd4 <HAL_CAN_MspDeInit+0x7c>)
 8014b66:	4293      	cmp	r3, r2
 8014b68:	d110      	bne.n	8014b8c <HAL_CAN_MspDeInit+0x34>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8014b6a:	4a1b      	ldr	r2, [pc, #108]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014b6c:	4b1a      	ldr	r3, [pc, #104]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b70:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8014b74:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_14);
 8014b76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014b7a:	4818      	ldr	r0, [pc, #96]	; (8014bdc <HAL_CAN_MspDeInit+0x84>)
 8014b7c:	f7ee fd46 	bl	800360c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8014b80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014b84:	4816      	ldr	r0, [pc, #88]	; (8014be0 <HAL_CAN_MspDeInit+0x88>)
 8014b86:	f7ee fd41 	bl	800360c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN3_MspDeInit 1 */

  /* USER CODE END CAN3_MspDeInit 1 */
  }
} 
 8014b8a:	e01f      	b.n	8014bcc <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN2)
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	681b      	ldr	r3, [r3, #0]
 8014b90:	4a14      	ldr	r2, [pc, #80]	; (8014be4 <HAL_CAN_MspDeInit+0x8c>)
 8014b92:	4293      	cmp	r3, r2
 8014b94:	d10a      	bne.n	8014bac <HAL_CAN_MspDeInit+0x54>
      __HAL_RCC_CAN2_CLK_DISABLE();
 8014b96:	4a10      	ldr	r2, [pc, #64]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014b98:	4b0f      	ldr	r3, [pc, #60]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8014ba0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 8014ba2:	2160      	movs	r1, #96	; 0x60
 8014ba4:	480e      	ldr	r0, [pc, #56]	; (8014be0 <HAL_CAN_MspDeInit+0x88>)
 8014ba6:	f7ee fd31 	bl	800360c <HAL_GPIO_DeInit>
} 
 8014baa:	e00f      	b.n	8014bcc <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN3)
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	4a0d      	ldr	r2, [pc, #52]	; (8014be8 <HAL_CAN_MspDeInit+0x90>)
 8014bb2:	4293      	cmp	r3, r2
 8014bb4:	d10a      	bne.n	8014bcc <HAL_CAN_MspDeInit+0x74>
      __HAL_RCC_CAN3_CLK_DISABLE();
 8014bb6:	4a08      	ldr	r2, [pc, #32]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014bb8:	4b07      	ldr	r3, [pc, #28]	; (8014bd8 <HAL_CAN_MspDeInit+0x80>)
 8014bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014bbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014bc0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_15);
 8014bc2:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8014bc6:	4809      	ldr	r0, [pc, #36]	; (8014bec <HAL_CAN_MspDeInit+0x94>)
 8014bc8:	f7ee fd20 	bl	800360c <HAL_GPIO_DeInit>
} 
 8014bcc:	bf00      	nop
 8014bce:	3708      	adds	r7, #8
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	bd80      	pop	{r7, pc}
 8014bd4:	40006400 	.word	0x40006400
 8014bd8:	40023800 	.word	0x40023800
 8014bdc:	40021c00 	.word	0x40021c00
 8014be0:	40020400 	.word	0x40020400
 8014be4:	40006800 	.word	0x40006800
 8014be8:	40003400 	.word	0x40003400
 8014bec:	40020000 	.word	0x40020000

08014bf0 <HAL_DMA2D_MspInit>:
  }

}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	b085      	sub	sp, #20
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	681b      	ldr	r3, [r3, #0]
 8014bfc:	4a0a      	ldr	r2, [pc, #40]	; (8014c28 <HAL_DMA2D_MspInit+0x38>)
 8014bfe:	4293      	cmp	r3, r2
 8014c00:	d10b      	bne.n	8014c1a <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8014c02:	4a0a      	ldr	r2, [pc, #40]	; (8014c2c <HAL_DMA2D_MspInit+0x3c>)
 8014c04:	4b09      	ldr	r3, [pc, #36]	; (8014c2c <HAL_DMA2D_MspInit+0x3c>)
 8014c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c08:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8014c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8014c0e:	4b07      	ldr	r3, [pc, #28]	; (8014c2c <HAL_DMA2D_MspInit+0x3c>)
 8014c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014c16:	60fb      	str	r3, [r7, #12]
 8014c18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8014c1a:	bf00      	nop
 8014c1c:	3714      	adds	r7, #20
 8014c1e:	46bd      	mov	sp, r7
 8014c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c24:	4770      	bx	lr
 8014c26:	bf00      	nop
 8014c28:	4002b000 	.word	0x4002b000
 8014c2c:	40023800 	.word	0x40023800

08014c30 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 8014c30:	b580      	push	{r7, lr}
 8014c32:	b084      	sub	sp, #16
 8014c34:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 0 */

	/* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
	DSI_PLLInitTypeDef dsiPllInit;

	uint32_t laneByteClk_kHz = 0;
 8014c36:	2300      	movs	r3, #0
 8014c38:	60fb      	str	r3, [r7, #12]

	hdsi.Instance = DSI;
 8014c3a:	4b1e      	ldr	r3, [pc, #120]	; (8014cb4 <MX_DSIHOST_DSI_Init+0x84>)
 8014c3c:	4a1e      	ldr	r2, [pc, #120]	; (8014cb8 <MX_DSIHOST_DSI_Init+0x88>)
 8014c3e:	601a      	str	r2, [r3, #0]

	//HAL_DSI_DeInit(&(hdsi));

	dsiPllInit.PLLNDIV  = 100;
 8014c40:	2364      	movs	r3, #100	; 0x64
 8014c42:	603b      	str	r3, [r7, #0]
	dsiPllInit.PLLIDF   = 5;
 8014c44:	2305      	movs	r3, #5
 8014c46:	607b      	str	r3, [r7, #4]
	dsiPllInit.PLLODF  = 1;
 8014c48:	2301      	movs	r3, #1
 8014c4a:	60bb      	str	r3, [r7, #8]
	laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8014c4c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8014c50:	60fb      	str	r3, [r7, #12]

	/* Set number of Lanes */
	hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8014c52:	4b18      	ldr	r3, [pc, #96]	; (8014cb4 <MX_DSIHOST_DSI_Init+0x84>)
 8014c54:	2201      	movs	r2, #1
 8014c56:	60da      	str	r2, [r3, #12]

	/* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
	hdsi.Init.TXEscapeCkdiv = laneByteClk_kHz/15625;
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	4a18      	ldr	r2, [pc, #96]	; (8014cbc <MX_DSIHOST_DSI_Init+0x8c>)
 8014c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8014c60:	0b1b      	lsrs	r3, r3, #12
 8014c62:	4a14      	ldr	r2, [pc, #80]	; (8014cb4 <MX_DSIHOST_DSI_Init+0x84>)
 8014c64:	6093      	str	r3, [r2, #8]

	if (HAL_DSI_Init(&(hdsi), &(dsiPllInit)))
 8014c66:	463b      	mov	r3, r7
 8014c68:	4619      	mov	r1, r3
 8014c6a:	4812      	ldr	r0, [pc, #72]	; (8014cb4 <MX_DSIHOST_DSI_Init+0x84>)
 8014c6c:	f7ed ff86 	bl	8002b7c <HAL_DSI_Init>
 8014c70:	4603      	mov	r3, r0
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d003      	beq.n	8014c7e <MX_DSIHOST_DSI_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 8014c76:	2157      	movs	r1, #87	; 0x57
 8014c78:	4811      	ldr	r0, [pc, #68]	; (8014cc0 <MX_DSIHOST_DSI_Init+0x90>)
 8014c7a:	f007 ff8d 	bl	801cb98 <_Error_Handler>
	}
	  /* Configure the D-PHY Timings */
	  dsiPhyInit.ClockLaneHS2LPTime = 0x14;
 8014c7e:	4b11      	ldr	r3, [pc, #68]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c80:	2214      	movs	r2, #20
 8014c82:	601a      	str	r2, [r3, #0]
	  dsiPhyInit.ClockLaneLP2HSTime = 0x14;
 8014c84:	4b0f      	ldr	r3, [pc, #60]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c86:	2214      	movs	r2, #20
 8014c88:	605a      	str	r2, [r3, #4]
	  dsiPhyInit.DataLaneHS2LPTime = 0x0A;
 8014c8a:	4b0e      	ldr	r3, [pc, #56]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c8c:	220a      	movs	r2, #10
 8014c8e:	609a      	str	r2, [r3, #8]
	  dsiPhyInit.DataLaneLP2HSTime = 0x0A;
 8014c90:	4b0c      	ldr	r3, [pc, #48]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c92:	220a      	movs	r2, #10
 8014c94:	60da      	str	r2, [r3, #12]
	  dsiPhyInit.DataLaneMaxReadTime = 0x00;
 8014c96:	4b0b      	ldr	r3, [pc, #44]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c98:	2200      	movs	r2, #0
 8014c9a:	611a      	str	r2, [r3, #16]
	  dsiPhyInit.StopWaitTime = 0x0;
 8014c9c:	4b09      	ldr	r3, [pc, #36]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	615a      	str	r2, [r3, #20]
	  HAL_DSI_ConfigPhyTimer(&hdsi, &dsiPhyInit);
 8014ca2:	4908      	ldr	r1, [pc, #32]	; (8014cc4 <MX_DSIHOST_DSI_Init+0x94>)
 8014ca4:	4803      	ldr	r0, [pc, #12]	; (8014cb4 <MX_DSIHOST_DSI_Init+0x84>)
 8014ca6:	f7ee fa73 	bl	8003190 <HAL_DSI_ConfigPhyTimer>
	/* USER CODE END 0 */
}
 8014caa:	bf00      	nop
 8014cac:	3710      	adds	r7, #16
 8014cae:	46bd      	mov	sp, r7
 8014cb0:	bd80      	pop	{r7, pc}
 8014cb2:	bf00      	nop
 8014cb4:	20030f20 	.word	0x20030f20
 8014cb8:	40016c00 	.word	0x40016c00
 8014cbc:	431bde83 	.word	0x431bde83
 8014cc0:	080210bc 	.word	0x080210bc
 8014cc4:	20030f3c 	.word	0x20030f3c

08014cc8 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 8014cc8:	b480      	push	{r7}
 8014cca:	b085      	sub	sp, #20
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	6078      	str	r0, [r7, #4]

	if(dsiHandle->Instance==DSI)
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	4a0a      	ldr	r2, [pc, #40]	; (8014d00 <HAL_DSI_MspInit+0x38>)
 8014cd6:	4293      	cmp	r3, r2
 8014cd8:	d10b      	bne.n	8014cf2 <HAL_DSI_MspInit+0x2a>
	{
		/* USER CODE BEGIN DSI_MspInit 0 */

		/* USER CODE END DSI_MspInit 0 */
		/* DSI clock enable */
		__HAL_RCC_DSI_CLK_ENABLE();
 8014cda:	4a0a      	ldr	r2, [pc, #40]	; (8014d04 <HAL_DSI_MspInit+0x3c>)
 8014cdc:	4b09      	ldr	r3, [pc, #36]	; (8014d04 <HAL_DSI_MspInit+0x3c>)
 8014cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014ce0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8014ce6:	4b07      	ldr	r3, [pc, #28]	; (8014d04 <HAL_DSI_MspInit+0x3c>)
 8014ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014cea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8014cee:	60fb      	str	r3, [r7, #12]
 8014cf0:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN DSI_MspInit 1 */

		/* USER CODE END DSI_MspInit 1 */
	}
}
 8014cf2:	bf00      	nop
 8014cf4:	3714      	adds	r7, #20
 8014cf6:	46bd      	mov	sp, r7
 8014cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cfc:	4770      	bx	lr
 8014cfe:	bf00      	nop
 8014d00:	40016c00 	.word	0x40016c00
 8014d04:	40023800 	.word	0x40023800

08014d08 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8014d08:	b580      	push	{r7, lr}
 8014d0a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8014d0c:	4904      	ldr	r1, [pc, #16]	; (8014d20 <MX_FATFS_Init+0x18>)
 8014d0e:	4805      	ldr	r0, [pc, #20]	; (8014d24 <MX_FATFS_Init+0x1c>)
 8014d10:	f7fd fb6e 	bl	80123f0 <FATFS_LinkDriver>
 8014d14:	4603      	mov	r3, r0
 8014d16:	461a      	mov	r2, r3
 8014d18:	4b03      	ldr	r3, [pc, #12]	; (8014d28 <MX_FATFS_Init+0x20>)
 8014d1a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8014d1c:	bf00      	nop
 8014d1e:	bd80      	pop	{r7, pc}
 8014d20:	20030f54 	.word	0x20030f54
 8014d24:	080250ec 	.word	0x080250ec
 8014d28:	200313bc 	.word	0x200313bc

08014d2c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8014d2c:	b480      	push	{r7}
 8014d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8014d30:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8014d32:	4618      	mov	r0, r3
 8014d34:	46bd      	mov	sp, r7
 8014d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d3a:	4770      	bx	lr

08014d3c <MX_FMC_Init>:
NOR_HandleTypeDef hnor1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8014d3c:	b480      	push	{r7}
 8014d3e:	af00      	add	r7, sp, #0
	//  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
	//  {
	//    _Error_Handler(__FILE__, __LINE__);
	//  }

}
 8014d40:	bf00      	nop
 8014d42:	46bd      	mov	sp, r7
 8014d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d48:	4770      	bx	lr
	...

08014d4c <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	b08a      	sub	sp, #40	; 0x28
 8014d50:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FMC_MspInit 0 */

	GPIO_InitTypeDef gpio_init_structure;

	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 8014d52:	4a4a      	ldr	r2, [pc, #296]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d54:	4b49      	ldr	r3, [pc, #292]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d58:	f043 0301 	orr.w	r3, r3, #1
 8014d5c:	6393      	str	r3, [r2, #56]	; 0x38
 8014d5e:	4b47      	ldr	r3, [pc, #284]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014d62:	f003 0301 	and.w	r3, r3, #1
 8014d66:	613b      	str	r3, [r7, #16]
 8014d68:	693b      	ldr	r3, [r7, #16]

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8014d6a:	4a44      	ldr	r2, [pc, #272]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d6c:	4b43      	ldr	r3, [pc, #268]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d70:	f043 0308 	orr.w	r3, r3, #8
 8014d74:	6313      	str	r3, [r2, #48]	; 0x30
 8014d76:	4b41      	ldr	r3, [pc, #260]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d7a:	f003 0308 	and.w	r3, r3, #8
 8014d7e:	60fb      	str	r3, [r7, #12]
 8014d80:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8014d82:	4a3e      	ldr	r2, [pc, #248]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d84:	4b3d      	ldr	r3, [pc, #244]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d88:	f043 0310 	orr.w	r3, r3, #16
 8014d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8014d8e:	4b3b      	ldr	r3, [pc, #236]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014d92:	f003 0310 	and.w	r3, r3, #16
 8014d96:	60bb      	str	r3, [r7, #8]
 8014d98:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8014d9a:	4a38      	ldr	r2, [pc, #224]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d9c:	4b37      	ldr	r3, [pc, #220]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014da0:	f043 0320 	orr.w	r3, r3, #32
 8014da4:	6313      	str	r3, [r2, #48]	; 0x30
 8014da6:	4b35      	ldr	r3, [pc, #212]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014daa:	f003 0320 	and.w	r3, r3, #32
 8014dae:	607b      	str	r3, [r7, #4]
 8014db0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8014db2:	4a32      	ldr	r2, [pc, #200]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014db4:	4b31      	ldr	r3, [pc, #196]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014db8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8014dbe:	4b2f      	ldr	r3, [pc, #188]	; (8014e7c <HAL_FMC_MspInit+0x130>)
 8014dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014dc6:	603b      	str	r3, [r7, #0]
 8014dc8:	683b      	ldr	r3, [r7, #0]
	   +---------------------+
	 */

	/* GPIOC configuration */

	gpio_init_structure.Pin = GPIO_PIN_8;
 8014dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8014dce:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8014dd0:	2302      	movs	r3, #2
 8014dd2:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull = GPIO_NOPULL;
 8014dd4:	2300      	movs	r3, #0
 8014dd6:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014dd8:	2303      	movs	r3, #3
 8014dda:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF9_FMC;
 8014ddc:	2309      	movs	r3, #9
 8014dde:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8014de0:	f107 0314 	add.w	r3, r7, #20
 8014de4:	4619      	mov	r1, r3
 8014de6:	4826      	ldr	r0, [pc, #152]	; (8014e80 <HAL_FMC_MspInit+0x134>)
 8014de8:	f7ee fa66 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOD configuration */
	gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8014dec:	2301      	movs	r3, #1
 8014dee:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 8014df0:	2300      	movs	r3, #0
 8014df2:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8014df4:	2302      	movs	r3, #2
 8014df6:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pin 	  = GPIO_PIN_2 | GPIO_PIN_3 ;
 8014df8:	230c      	movs	r3, #12
 8014dfa:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8014dfc:	f107 0314 	add.w	r3, r7, #20
 8014e00:	4619      	mov	r1, r3
 8014e02:	4820      	ldr	r0, [pc, #128]	; (8014e84 <HAL_FMC_MspInit+0x138>)
 8014e04:	f7ee fa58 	bl	80032b8 <HAL_GPIO_Init>

	gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8014e08:	2302      	movs	r3, #2
 8014e0a:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 8014e0c:	2300      	movs	r3, #0
 8014e0e:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8014e10:	2303      	movs	r3, #3
 8014e12:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8014e14:	230c      	movs	r3, #12
 8014e16:	627b      	str	r3, [r7, #36]	; 0x24

	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_4  |\
 8014e18:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8014e1c:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_8  | GPIO_PIN_9  |\
								GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
								GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 |\
								GPIO_PIN_6  | GPIO_PIN_7;
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8014e1e:	f107 0314 	add.w	r3, r7, #20
 8014e22:	4619      	mov	r1, r3
 8014e24:	4817      	ldr	r0, [pc, #92]	; (8014e84 <HAL_FMC_MspInit+0x138>)
 8014e26:	f7ee fa47 	bl	80032b8 <HAL_GPIO_Init>


	gpio_init_structure.Pin   = GPIO_PIN_4 ;
 8014e2a:	2310      	movs	r3, #16
 8014e2c:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 8014e2e:	2300      	movs	r3, #0
 8014e30:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8014e32:	f107 0314 	add.w	r3, r7, #20
 8014e36:	4619      	mov	r1, r3
 8014e38:	4812      	ldr	r0, [pc, #72]	; (8014e84 <HAL_FMC_MspInit+0x138>)
 8014e3a:	f7ee fa3d 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOE configuration */
	gpio_init_structure.Pin   = GPIO_PIN_2  | GPIO_PIN_3  | GPIO_PIN_4  |\
 8014e3e:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8014e42:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_6  |	GPIO_PIN_7  |\
								GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |\
								GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |\
								GPIO_PIN_14 | GPIO_PIN_15;
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8014e44:	f107 0314 	add.w	r3, r7, #20
 8014e48:	4619      	mov	r1, r3
 8014e4a:	480f      	ldr	r0, [pc, #60]	; (8014e88 <HAL_FMC_MspInit+0x13c>)
 8014e4c:	f7ee fa34 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOF configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2  |\
 8014e50:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8014e54:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  | GPIO_PIN_5  |\
								GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
								GPIO_PIN_15;
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8014e56:	f107 0314 	add.w	r3, r7, #20
 8014e5a:	4619      	mov	r1, r3
 8014e5c:	480b      	ldr	r0, [pc, #44]	; (8014e8c <HAL_FMC_MspInit+0x140>)
 8014e5e:	f7ee fa2b 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOG configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2 |\
 8014e62:	f246 033f 	movw	r3, #24639	; 0x603f
 8014e66:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  |	GPIO_PIN_5 |\
								GPIO_PIN_13 | GPIO_PIN_14;
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8014e68:	f107 0314 	add.w	r3, r7, #20
 8014e6c:	4619      	mov	r1, r3
 8014e6e:	4808      	ldr	r0, [pc, #32]	; (8014e90 <HAL_FMC_MspInit+0x144>)
 8014e70:	f7ee fa22 	bl	80032b8 <HAL_GPIO_Init>


	//  /* USER CODE BEGIN FMC_MspInit 1 */
	//
	//  /* USER CODE END FMC_MspInit 1 */
}
 8014e74:	bf00      	nop
 8014e76:	3728      	adds	r7, #40	; 0x28
 8014e78:	46bd      	mov	sp, r7
 8014e7a:	bd80      	pop	{r7, pc}
 8014e7c:	40023800 	.word	0x40023800
 8014e80:	40020800 	.word	0x40020800
 8014e84:	40020c00 	.word	0x40020c00
 8014e88:	40021000 	.word	0x40021000
 8014e8c:	40021400 	.word	0x40021400
 8014e90:	40021800 	.word	0x40021800

08014e94 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b082      	sub	sp, #8
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspInit 0 */

	/* USER CODE END NOR_MspInit 0 */
	HAL_FMC_MspInit();
 8014e9c:	f7ff ff56 	bl	8014d4c <HAL_FMC_MspInit>
	/* USER CODE BEGIN NOR_MspInit 1 */

	/* USER CODE END NOR_MspInit 1 */
}
 8014ea0:	bf00      	nop
 8014ea2:	3708      	adds	r7, #8
 8014ea4:	46bd      	mov	sp, r7
 8014ea6:	bd80      	pop	{r7, pc}

08014ea8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8014ea8:	b580      	push	{r7, lr}
 8014eaa:	b082      	sub	sp, #8
 8014eac:	af00      	add	r7, sp, #0
 8014eae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspInit 0 */

	/* USER CODE END SRAM_MspInit 0 */
	HAL_FMC_MspInit();
 8014eb0:	f7ff ff4c 	bl	8014d4c <HAL_FMC_MspInit>
	/* USER CODE BEGIN SRAM_MspInit 1 */

	/* USER CODE END SRAM_MspInit 1 */
}
 8014eb4:	bf00      	nop
 8014eb6:	3708      	adds	r7, #8
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bd80      	pop	{r7, pc}

08014ebc <HAL_FMC_MspDeInit>:

static uint32_t FMC_DeInitialized = 0;

static void HAL_FMC_MspDeInit(void){
 8014ebc:	b580      	push	{r7, lr}
 8014ebe:	af00      	add	r7, sp, #0
   +---------------------+

	 */

	/* USER CODE END FMC_MspDeInit 0 */
	if (FMC_DeInitialized) {
 8014ec0:	4b14      	ldr	r3, [pc, #80]	; (8014f14 <HAL_FMC_MspDeInit+0x58>)
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d122      	bne.n	8014f0e <HAL_FMC_MspDeInit+0x52>
		return;
	}
	FMC_DeInitialized = 1;
 8014ec8:	4b12      	ldr	r3, [pc, #72]	; (8014f14 <HAL_FMC_MspDeInit+0x58>)
 8014eca:	2201      	movs	r2, #1
 8014ecc:	601a      	str	r2, [r3, #0]
	/* Peripheral clock enable */
	__HAL_RCC_FMC_CLK_DISABLE();
 8014ece:	4a12      	ldr	r2, [pc, #72]	; (8014f18 <HAL_FMC_MspDeInit+0x5c>)
 8014ed0:	4b11      	ldr	r3, [pc, #68]	; (8014f18 <HAL_FMC_MspDeInit+0x5c>)
 8014ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ed4:	f023 0301 	bic.w	r3, r3, #1
 8014ed8:	6393      	str	r3, [r2, #56]	; 0x38


	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8014eda:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8014ede:	480f      	ldr	r0, [pc, #60]	; (8014f1c <HAL_FMC_MspDeInit+0x60>)
 8014ee0:	f7ee fb94 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
			|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8014ee4:	f24f 013f 	movw	r1, #61503	; 0xf03f
 8014ee8:	480d      	ldr	r0, [pc, #52]	; (8014f20 <HAL_FMC_MspDeInit+0x64>)
 8014eea:	f7ee fb8f 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8014eee:	f246 013f 	movw	r1, #24639	; 0x603f
 8014ef2:	480c      	ldr	r0, [pc, #48]	; (8014f24 <HAL_FMC_MspDeInit+0x68>)
 8014ef4:	f7ee fb8a 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_14);

	HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8014ef8:	f64f 71f3 	movw	r1, #65523	; 0xfff3
 8014efc:	480a      	ldr	r0, [pc, #40]	; (8014f28 <HAL_FMC_MspDeInit+0x6c>)
 8014efe:	f7ee fb85 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
			|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
			|GPIO_PIN_6|GPIO_PIN_7);

	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8014f02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8014f06:	4809      	ldr	r0, [pc, #36]	; (8014f2c <HAL_FMC_MspDeInit+0x70>)
 8014f08:	f7ee fb80 	bl	800360c <HAL_GPIO_DeInit>
 8014f0c:	e000      	b.n	8014f10 <HAL_FMC_MspDeInit+0x54>
		return;
 8014f0e:	bf00      	nop

	/* USER CODE BEGIN FMC_MspDeInit 1 */

	/* USER CODE END FMC_MspDeInit 1 */
}
 8014f10:	bd80      	pop	{r7, pc}
 8014f12:	bf00      	nop
 8014f14:	20020a48 	.word	0x20020a48
 8014f18:	40023800 	.word	0x40023800
 8014f1c:	40021000 	.word	0x40021000
 8014f20:	40021400 	.word	0x40021400
 8014f24:	40021800 	.word	0x40021800
 8014f28:	40020c00 	.word	0x40020c00
 8014f2c:	40020800 	.word	0x40020800

08014f30 <HAL_NOR_MspDeInit>:

void HAL_NOR_MspDeInit(NOR_HandleTypeDef* norHandle){
 8014f30:	b580      	push	{r7, lr}
 8014f32:	b082      	sub	sp, #8
 8014f34:	af00      	add	r7, sp, #0
 8014f36:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspDeInit 0 */

	/* USER CODE END NOR_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 8014f38:	f7ff ffc0 	bl	8014ebc <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN NOR_MspDeInit 1 */

	/* USER CODE END NOR_MspDeInit 1 */
}
 8014f3c:	bf00      	nop
 8014f3e:	3708      	adds	r7, #8
 8014f40:	46bd      	mov	sp, r7
 8014f42:	bd80      	pop	{r7, pc}

08014f44 <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b082      	sub	sp, #8
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspDeInit 0 */

	/* USER CODE END SRAM_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 8014f4c:	f7ff ffb6 	bl	8014ebc <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN SRAM_MspDeInit 1 */

	/* USER CODE END SRAM_MspDeInit 1 */
}
 8014f50:	bf00      	nop
 8014f52:	3708      	adds	r7, #8
 8014f54:	46bd      	mov	sp, r7
 8014f56:	bd80      	pop	{r7, pc}

08014f58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8014f58:	b580      	push	{r7, lr}
 8014f5a:	b090      	sub	sp, #64	; 0x40
 8014f5c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8014f5e:	4ab0      	ldr	r2, [pc, #704]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f60:	4baf      	ldr	r3, [pc, #700]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f64:	f043 0310 	orr.w	r3, r3, #16
 8014f68:	6313      	str	r3, [r2, #48]	; 0x30
 8014f6a:	4bad      	ldr	r3, [pc, #692]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f6e:	f003 0310 	and.w	r3, r3, #16
 8014f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8014f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8014f76:	4aaa      	ldr	r2, [pc, #680]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f78:	4ba9      	ldr	r3, [pc, #676]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014f80:	6313      	str	r3, [r2, #48]	; 0x30
 8014f82:	4ba7      	ldr	r3, [pc, #668]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8014f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8014f8e:	4aa4      	ldr	r2, [pc, #656]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f90:	4ba3      	ldr	r3, [pc, #652]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f94:	f043 0304 	orr.w	r3, r3, #4
 8014f98:	6313      	str	r3, [r2, #48]	; 0x30
 8014f9a:	4ba1      	ldr	r3, [pc, #644]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014f9e:	f003 0304 	and.w	r3, r3, #4
 8014fa2:	623b      	str	r3, [r7, #32]
 8014fa4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8014fa6:	4a9e      	ldr	r2, [pc, #632]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fa8:	4b9d      	ldr	r3, [pc, #628]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fac:	f043 0320 	orr.w	r3, r3, #32
 8014fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8014fb2:	4b9b      	ldr	r3, [pc, #620]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fb6:	f003 0320 	and.w	r3, r3, #32
 8014fba:	61fb      	str	r3, [r7, #28]
 8014fbc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8014fbe:	4a98      	ldr	r2, [pc, #608]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fc0:	4b97      	ldr	r3, [pc, #604]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8014fca:	4b95      	ldr	r3, [pc, #596]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014fd2:	61bb      	str	r3, [r7, #24]
 8014fd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8014fd6:	4a92      	ldr	r2, [pc, #584]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fd8:	4b91      	ldr	r3, [pc, #580]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fdc:	f043 0301 	orr.w	r3, r3, #1
 8014fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8014fe2:	4b8f      	ldr	r3, [pc, #572]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014fe6:	f003 0301 	and.w	r3, r3, #1
 8014fea:	617b      	str	r3, [r7, #20]
 8014fec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8014fee:	4a8c      	ldr	r2, [pc, #560]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014ff0:	4b8b      	ldr	r3, [pc, #556]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014ff4:	f043 0302 	orr.w	r3, r3, #2
 8014ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8014ffa:	4b89      	ldr	r3, [pc, #548]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8014ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014ffe:	f003 0302 	and.w	r3, r3, #2
 8015002:	613b      	str	r3, [r7, #16]
 8015004:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8015006:	4a86      	ldr	r2, [pc, #536]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015008:	4b85      	ldr	r3, [pc, #532]	; (8015220 <MX_GPIO_Init+0x2c8>)
 801500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801500c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8015010:	6313      	str	r3, [r2, #48]	; 0x30
 8015012:	4b83      	ldr	r3, [pc, #524]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801501a:	60fb      	str	r3, [r7, #12]
 801501c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 801501e:	4a80      	ldr	r2, [pc, #512]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015020:	4b7f      	ldr	r3, [pc, #508]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015028:	6313      	str	r3, [r2, #48]	; 0x30
 801502a:	4b7d      	ldr	r3, [pc, #500]	; (8015220 <MX_GPIO_Init+0x2c8>)
 801502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801502e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015032:	60bb      	str	r3, [r7, #8]
 8015034:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8015036:	4a7a      	ldr	r2, [pc, #488]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015038:	4b79      	ldr	r3, [pc, #484]	; (8015220 <MX_GPIO_Init+0x2c8>)
 801503a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801503c:	f043 0308 	orr.w	r3, r3, #8
 8015040:	6313      	str	r3, [r2, #48]	; 0x30
 8015042:	4b77      	ldr	r3, [pc, #476]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015046:	f003 0308 	and.w	r3, r3, #8
 801504a:	607b      	str	r3, [r7, #4]
 801504c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 801504e:	4a74      	ldr	r2, [pc, #464]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015050:	4b73      	ldr	r3, [pc, #460]	; (8015220 <MX_GPIO_Init+0x2c8>)
 8015052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015054:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8015058:	6313      	str	r3, [r2, #48]	; 0x30
 801505a:	4b71      	ldr	r3, [pc, #452]	; (8015220 <MX_GPIO_Init+0x2c8>)
 801505c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801505e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8015062:	603b      	str	r3, [r7, #0]
 8015064:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 8015066:	2200      	movs	r2, #0
 8015068:	f24a 210d 	movw	r1, #41485	; 0xa20d
 801506c:	486d      	ldr	r0, [pc, #436]	; (8015224 <MX_GPIO_Init+0x2cc>)
 801506e:	f7ee fbf1 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 8015072:	2200      	movs	r2, #0
 8015074:	f24f 0101 	movw	r1, #61441	; 0xf001
 8015078:	486b      	ldr	r0, [pc, #428]	; (8015228 <MX_GPIO_Init+0x2d0>)
 801507a:	f7ee fbeb 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7, GPIO_PIN_RESET);
 801507e:	2200      	movs	r2, #0
 8015080:	2187      	movs	r1, #135	; 0x87
 8015082:	486a      	ldr	r0, [pc, #424]	; (801522c <MX_GPIO_Init+0x2d4>)
 8015084:	f7ee fbe6 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8015088:	2200      	movs	r2, #0
 801508a:	f24f 013f 	movw	r1, #61503	; 0xf03f
 801508e:	4868      	ldr	r0, [pc, #416]	; (8015230 <MX_GPIO_Init+0x2d8>)
 8015090:	f7ee fbe0 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8015094:	2200      	movs	r2, #0
 8015096:	210c      	movs	r1, #12
 8015098:	4866      	ldr	r0, [pc, #408]	; (8015234 <MX_GPIO_Init+0x2dc>)
 801509a:	f7ee fbdb 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 801509e:	2200      	movs	r2, #0
 80150a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80150a4:	4864      	ldr	r0, [pc, #400]	; (8015238 <MX_GPIO_Init+0x2e0>)
 80150a6:	f7ee fbd5 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80150aa:	2200      	movs	r2, #0
 80150ac:	21e0      	movs	r1, #224	; 0xe0
 80150ae:	4863      	ldr	r0, [pc, #396]	; (801523c <MX_GPIO_Init+0x2e4>)
 80150b0:	f7ee fbd0 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI8 PI10 PI11 PI4 
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4 
 80150b4:	f44f 635f 	mov.w	r3, #3568	; 0xdf0
 80150b8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80150ba:	2300      	movs	r3, #0
 80150bc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80150be:	2300      	movs	r3, #0
 80150c0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80150c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80150c6:	4619      	mov	r1, r3
 80150c8:	4857      	ldr	r0, [pc, #348]	; (8015228 <MX_GPIO_Init+0x2d0>)
 80150ca:	f7ee f8f5 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 PC0 PC2 
                           PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 80150ce:	f24a 230d 	movw	r3, #41485	; 0xa20d
 80150d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80150d4:	2301      	movs	r3, #1
 80150d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80150d8:	2300      	movs	r3, #0
 80150da:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80150dc:	2300      	movs	r3, #0
 80150de:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80150e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80150e4:	4619      	mov	r1, r3
 80150e6:	484f      	ldr	r0, [pc, #316]	; (8015224 <MX_GPIO_Init+0x2cc>)
 80150e8:	f7ee f8e6 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80150ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80150f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80150f2:	2300      	movs	r3, #0
 80150f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80150f6:	2300      	movs	r3, #0
 80150f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80150fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80150fe:	4619      	mov	r1, r3
 8015100:	4848      	ldr	r0, [pc, #288]	; (8015224 <MX_GPIO_Init+0x2cc>)
 8015102:	f7ee f8d9 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 
                           PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 8015106:	f24f 0301 	movw	r3, #61441	; 0xf001
 801510a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801510c:	2301      	movs	r3, #1
 801510e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015110:	2300      	movs	r3, #0
 8015112:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015114:	2300      	movs	r3, #0
 8015116:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8015118:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801511c:	4619      	mov	r1, r3
 801511e:	4842      	ldr	r0, [pc, #264]	; (8015228 <MX_GPIO_Init+0x2d0>)
 8015120:	f7ee f8ca 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 PH8 PH9 
                           PH10 PH11 PH12 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9 
 8015124:	f649 730c 	movw	r3, #40716	; 0x9f0c
 8015128:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801512a:	2300      	movs	r3, #0
 801512c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801512e:	2300      	movs	r3, #0
 8015130:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8015132:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8015136:	4619      	mov	r1, r3
 8015138:	4841      	ldr	r0, [pc, #260]	; (8015240 <MX_GPIO_Init+0x2e8>)
 801513a:	f7ee f8bd 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 801513e:	2387      	movs	r3, #135	; 0x87
 8015140:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015142:	2301      	movs	r3, #1
 8015144:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015146:	2300      	movs	r3, #0
 8015148:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801514a:	2300      	movs	r3, #0
 801514c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801514e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8015152:	4619      	mov	r1, r3
 8015154:	4835      	ldr	r0, [pc, #212]	; (801522c <MX_GPIO_Init+0x2d4>)
 8015156:	f7ee f8af 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3 
                           PJ4 PJ5 PJ12 PJ13 
                           PJ14 PJ15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 801515a:	f24f 033f 	movw	r3, #61503	; 0xf03f
 801515e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015160:	2301      	movs	r3, #1
 8015162:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015164:	2300      	movs	r3, #0
 8015166:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015168:	2300      	movs	r3, #0
 801516a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 801516c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8015170:	4619      	mov	r1, r3
 8015172:	482f      	ldr	r0, [pc, #188]	; (8015230 <MX_GPIO_Init+0x2d8>)
 8015174:	f7ee f8a0 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG7 PG8 PG9 
                           PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8015178:	f248 73c0 	movw	r3, #34752	; 0x87c0
 801517c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801517e:	2300      	movs	r3, #0
 8015180:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015182:	2300      	movs	r3, #0
 8015184:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8015186:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801518a:	4619      	mov	r1, r3
 801518c:	482a      	ldr	r0, [pc, #168]	; (8015238 <MX_GPIO_Init+0x2e0>)
 801518e:	f7ee f893 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8015192:	230c      	movs	r3, #12
 8015194:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8015196:	2301      	movs	r3, #1
 8015198:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801519a:	2300      	movs	r3, #0
 801519c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801519e:	2300      	movs	r3, #0
 80151a0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80151a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80151a6:	4619      	mov	r1, r3
 80151a8:	4822      	ldr	r0, [pc, #136]	; (8015234 <MX_GPIO_Init+0x2dc>)
 80151aa:	f7ee f885 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80151ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80151b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80151b4:	2301      	movs	r3, #1
 80151b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80151b8:	2300      	movs	r3, #0
 80151ba:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80151bc:	2300      	movs	r3, #0
 80151be:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80151c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80151c4:	4619      	mov	r1, r3
 80151c6:	481c      	ldr	r0, [pc, #112]	; (8015238 <MX_GPIO_Init+0x2e0>)
 80151c8:	f7ee f876 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80151cc:	2318      	movs	r3, #24
 80151ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80151d0:	2300      	movs	r3, #0
 80151d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80151d4:	2300      	movs	r3, #0
 80151d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80151d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80151dc:	4619      	mov	r1, r3
 80151de:	4817      	ldr	r0, [pc, #92]	; (801523c <MX_GPIO_Init+0x2e4>)
 80151e0:	f7ee f86a 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK5 PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80151e4:	23e0      	movs	r3, #224	; 0xe0
 80151e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80151e8:	2301      	movs	r3, #1
 80151ea:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80151ec:	2300      	movs	r3, #0
 80151ee:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80151f0:	2300      	movs	r3, #0
 80151f2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80151f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80151f8:	4619      	mov	r1, r3
 80151fa:	4810      	ldr	r0, [pc, #64]	; (801523c <MX_GPIO_Init+0x2e4>)
 80151fc:	f7ee f85c 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8015200:	2310      	movs	r3, #16
 8015202:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8015204:	2300      	movs	r3, #0
 8015206:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015208:	2300      	movs	r3, #0
 801520a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801520c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8015210:	4619      	mov	r1, r3
 8015212:	4806      	ldr	r0, [pc, #24]	; (801522c <MX_GPIO_Init+0x2d4>)
 8015214:	f7ee f850 	bl	80032b8 <HAL_GPIO_Init>

}
 8015218:	bf00      	nop
 801521a:	3740      	adds	r7, #64	; 0x40
 801521c:	46bd      	mov	sp, r7
 801521e:	bd80      	pop	{r7, pc}
 8015220:	40023800 	.word	0x40023800
 8015224:	40020800 	.word	0x40020800
 8015228:	40022000 	.word	0x40022000
 801522c:	40020400 	.word	0x40020400
 8015230:	40022400 	.word	0x40022400
 8015234:	40020c00 	.word	0x40020c00
 8015238:	40021800 	.word	0x40021800
 801523c:	40022800 	.word	0x40022800
 8015240:	40021c00 	.word	0x40021c00

08015244 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8015248:	4b1e      	ldr	r3, [pc, #120]	; (80152c4 <MX_I2C2_Init+0x80>)
 801524a:	4a1f      	ldr	r2, [pc, #124]	; (80152c8 <MX_I2C2_Init+0x84>)
 801524c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00A0A3F7;
 801524e:	4b1d      	ldr	r3, [pc, #116]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015250:	4a1e      	ldr	r2, [pc, #120]	; (80152cc <MX_I2C2_Init+0x88>)
 8015252:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8015254:	4b1b      	ldr	r3, [pc, #108]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015256:	2200      	movs	r2, #0
 8015258:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 801525a:	4b1a      	ldr	r3, [pc, #104]	; (80152c4 <MX_I2C2_Init+0x80>)
 801525c:	2201      	movs	r2, #1
 801525e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8015260:	4b18      	ldr	r3, [pc, #96]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015262:	2200      	movs	r2, #0
 8015264:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8015266:	4b17      	ldr	r3, [pc, #92]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015268:	2200      	movs	r2, #0
 801526a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 801526c:	4b15      	ldr	r3, [pc, #84]	; (80152c4 <MX_I2C2_Init+0x80>)
 801526e:	2200      	movs	r2, #0
 8015270:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8015272:	4b14      	ldr	r3, [pc, #80]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015274:	2200      	movs	r2, #0
 8015276:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8015278:	4b12      	ldr	r3, [pc, #72]	; (80152c4 <MX_I2C2_Init+0x80>)
 801527a:	2200      	movs	r2, #0
 801527c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 801527e:	4811      	ldr	r0, [pc, #68]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015280:	f7ef ff68 	bl	8005154 <HAL_I2C_Init>
 8015284:	4603      	mov	r3, r0
 8015286:	2b00      	cmp	r3, #0
 8015288:	d003      	beq.n	8015292 <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 801528a:	214d      	movs	r1, #77	; 0x4d
 801528c:	4810      	ldr	r0, [pc, #64]	; (80152d0 <MX_I2C2_Init+0x8c>)
 801528e:	f007 fc83 	bl	801cb98 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8015292:	2100      	movs	r1, #0
 8015294:	480b      	ldr	r0, [pc, #44]	; (80152c4 <MX_I2C2_Init+0x80>)
 8015296:	f7f0 fd39 	bl	8005d0c <HAL_I2CEx_ConfigAnalogFilter>
 801529a:	4603      	mov	r3, r0
 801529c:	2b00      	cmp	r3, #0
 801529e:	d003      	beq.n	80152a8 <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80152a0:	2154      	movs	r1, #84	; 0x54
 80152a2:	480b      	ldr	r0, [pc, #44]	; (80152d0 <MX_I2C2_Init+0x8c>)
 80152a4:	f007 fc78 	bl	801cb98 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80152a8:	2100      	movs	r1, #0
 80152aa:	4806      	ldr	r0, [pc, #24]	; (80152c4 <MX_I2C2_Init+0x80>)
 80152ac:	f7f0 fd79 	bl	8005da2 <HAL_I2CEx_ConfigDigitalFilter>
 80152b0:	4603      	mov	r3, r0
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	d003      	beq.n	80152be <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80152b6:	215b      	movs	r1, #91	; 0x5b
 80152b8:	4805      	ldr	r0, [pc, #20]	; (80152d0 <MX_I2C2_Init+0x8c>)
 80152ba:	f007 fc6d 	bl	801cb98 <_Error_Handler>
  }

}
 80152be:	bf00      	nop
 80152c0:	bd80      	pop	{r7, pc}
 80152c2:	bf00      	nop
 80152c4:	200313c0 	.word	0x200313c0
 80152c8:	40005800 	.word	0x40005800
 80152cc:	00a0a3f7 	.word	0x00a0a3f7
 80152d0:	080210d4 	.word	0x080210d4

080152d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80152d4:	b580      	push	{r7, lr}
 80152d6:	b088      	sub	sp, #32
 80152d8:	af00      	add	r7, sp, #0
 80152da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	4a11      	ldr	r2, [pc, #68]	; (8015328 <HAL_I2C_MspInit+0x54>)
 80152e2:	4293      	cmp	r3, r2
 80152e4:	d11b      	bne.n	801531e <HAL_I2C_MspInit+0x4a>
  
    /**I2C2 GPIO Configuration    
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80152e6:	2330      	movs	r3, #48	; 0x30
 80152e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80152ea:	2312      	movs	r3, #18
 80152ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80152ee:	2301      	movs	r3, #1
 80152f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80152f2:	2303      	movs	r3, #3
 80152f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80152f6:	2304      	movs	r3, #4
 80152f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80152fa:	f107 030c 	add.w	r3, r7, #12
 80152fe:	4619      	mov	r1, r3
 8015300:	480a      	ldr	r0, [pc, #40]	; (801532c <HAL_I2C_MspInit+0x58>)
 8015302:	f7ed ffd9 	bl	80032b8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8015306:	4a0a      	ldr	r2, [pc, #40]	; (8015330 <HAL_I2C_MspInit+0x5c>)
 8015308:	4b09      	ldr	r3, [pc, #36]	; (8015330 <HAL_I2C_MspInit+0x5c>)
 801530a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801530c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8015310:	6413      	str	r3, [r2, #64]	; 0x40
 8015312:	4b07      	ldr	r3, [pc, #28]	; (8015330 <HAL_I2C_MspInit+0x5c>)
 8015314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801531a:	60bb      	str	r3, [r7, #8]
 801531c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 801531e:	bf00      	nop
 8015320:	3720      	adds	r7, #32
 8015322:	46bd      	mov	sp, r7
 8015324:	bd80      	pop	{r7, pc}
 8015326:	bf00      	nop
 8015328:	40005800 	.word	0x40005800
 801532c:	40021c00 	.word	0x40021c00
 8015330:	40023800 	.word	0x40023800

08015334 <HAL_LTDC_MspInit>:
  }

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8015334:	b480      	push	{r7}
 8015336:	b085      	sub	sp, #20
 8015338:	af00      	add	r7, sp, #0
 801533a:	6078      	str	r0, [r7, #4]

  if(ltdcHandle->Instance==LTDC)
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	681b      	ldr	r3, [r3, #0]
 8015340:	4a0a      	ldr	r2, [pc, #40]	; (801536c <HAL_LTDC_MspInit+0x38>)
 8015342:	4293      	cmp	r3, r2
 8015344:	d10b      	bne.n	801535e <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8015346:	4a0a      	ldr	r2, [pc, #40]	; (8015370 <HAL_LTDC_MspInit+0x3c>)
 8015348:	4b09      	ldr	r3, [pc, #36]	; (8015370 <HAL_LTDC_MspInit+0x3c>)
 801534a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801534c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8015350:	6453      	str	r3, [r2, #68]	; 0x44
 8015352:	4b07      	ldr	r3, [pc, #28]	; (8015370 <HAL_LTDC_MspInit+0x3c>)
 8015354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015356:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801535a:	60fb      	str	r3, [r7, #12]
 801535c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 801535e:	bf00      	nop
 8015360:	3714      	adds	r7, #20
 8015362:	46bd      	mov	sp, r7
 8015364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015368:	4770      	bx	lr
 801536a:	bf00      	nop
 801536c:	40016800 	.word	0x40016800
 8015370:	40023800 	.word	0x40023800

08015374 <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b088      	sub	sp, #32
 8015378:	af00      	add	r7, sp, #0
 801537a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	4a22      	ldr	r2, [pc, #136]	; (801540c <HAL_QSPI_MspInit+0x98>)
 8015382:	4293      	cmp	r3, r2
 8015384:	d13e      	bne.n	8015404 <HAL_QSPI_MspInit+0x90>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8015386:	4a22      	ldr	r2, [pc, #136]	; (8015410 <HAL_QSPI_MspInit+0x9c>)
 8015388:	4b21      	ldr	r3, [pc, #132]	; (8015410 <HAL_QSPI_MspInit+0x9c>)
 801538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801538c:	f043 0302 	orr.w	r3, r3, #2
 8015390:	6393      	str	r3, [r2, #56]	; 0x38
 8015392:	4b1f      	ldr	r3, [pc, #124]	; (8015410 <HAL_QSPI_MspInit+0x9c>)
 8015394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015396:	f003 0302 	and.w	r3, r3, #2
 801539a:	60bb      	str	r3, [r7, #8]
 801539c:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB10     ------> QUADSPI_BK1_NCS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 801539e:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80153a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80153a4:	2302      	movs	r3, #2
 80153a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80153a8:	2300      	movs	r3, #0
 80153aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80153ac:	2303      	movs	r3, #3
 80153ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80153b0:	2309      	movs	r3, #9
 80153b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80153b4:	f107 030c 	add.w	r3, r7, #12
 80153b8:	4619      	mov	r1, r3
 80153ba:	4816      	ldr	r0, [pc, #88]	; (8015414 <HAL_QSPI_MspInit+0xa0>)
 80153bc:	f7ed ff7c 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80153c0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80153c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80153c6:	2302      	movs	r3, #2
 80153c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80153ca:	2300      	movs	r3, #0
 80153cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80153ce:	2303      	movs	r3, #3
 80153d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80153d2:	230a      	movs	r3, #10
 80153d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80153d6:	f107 030c 	add.w	r3, r7, #12
 80153da:	4619      	mov	r1, r3
 80153dc:	480d      	ldr	r0, [pc, #52]	; (8015414 <HAL_QSPI_MspInit+0xa0>)
 80153de:	f7ed ff6b 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80153e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80153e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80153e8:	2302      	movs	r3, #2
 80153ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80153ec:	2300      	movs	r3, #0
 80153ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80153f0:	2303      	movs	r3, #3
 80153f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80153f4:	2309      	movs	r3, #9
 80153f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80153f8:	f107 030c 	add.w	r3, r7, #12
 80153fc:	4619      	mov	r1, r3
 80153fe:	4806      	ldr	r0, [pc, #24]	; (8015418 <HAL_QSPI_MspInit+0xa4>)
 8015400:	f7ed ff5a 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8015404:	bf00      	nop
 8015406:	3720      	adds	r7, #32
 8015408:	46bd      	mov	sp, r7
 801540a:	bd80      	pop	{r7, pc}
 801540c:	a0001000 	.word	0xa0001000
 8015410:	40023800 	.word	0x40023800
 8015414:	40021400 	.word	0x40021400
 8015418:	40020400 	.word	0x40020400

0801541c <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 801541c:	b580      	push	{r7, lr}
 801541e:	b082      	sub	sp, #8
 8015420:	af00      	add	r7, sp, #0
 8015422:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	4a0b      	ldr	r2, [pc, #44]	; (8015458 <HAL_QSPI_MspDeInit+0x3c>)
 801542a:	4293      	cmp	r3, r2
 801542c:	d10f      	bne.n	801544e <HAL_QSPI_MspDeInit+0x32>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 801542e:	4a0b      	ldr	r2, [pc, #44]	; (801545c <HAL_QSPI_MspDeInit+0x40>)
 8015430:	4b0a      	ldr	r3, [pc, #40]	; (801545c <HAL_QSPI_MspDeInit+0x40>)
 8015432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015434:	f023 0302 	bic.w	r3, r3, #2
 8015438:	6393      	str	r3, [r2, #56]	; 0x38
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB10     ------> QUADSPI_BK1_NCS 
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 801543a:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 801543e:	4808      	ldr	r0, [pc, #32]	; (8015460 <HAL_QSPI_MspDeInit+0x44>)
 8015440:	f7ee f8e4 	bl	800360c <HAL_GPIO_DeInit>
                          |GPIO_PIN_10);

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8015444:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8015448:	4806      	ldr	r0, [pc, #24]	; (8015464 <HAL_QSPI_MspDeInit+0x48>)
 801544a:	f7ee f8df 	bl	800360c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 801544e:	bf00      	nop
 8015450:	3708      	adds	r7, #8
 8015452:	46bd      	mov	sp, r7
 8015454:	bd80      	pop	{r7, pc}
 8015456:	bf00      	nop
 8015458:	a0001000 	.word	0xa0001000
 801545c:	40023800 	.word	0x40023800
 8015460:	40021400 	.word	0x40021400
 8015464:	40020400 	.word	0x40020400

08015468 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8015468:	b580      	push	{r7, lr}
 801546a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 801546c:	4b1c      	ldr	r3, [pc, #112]	; (80154e0 <MX_SPI2_Init+0x78>)
 801546e:	4a1d      	ldr	r2, [pc, #116]	; (80154e4 <MX_SPI2_Init+0x7c>)
 8015470:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8015472:	4b1b      	ldr	r3, [pc, #108]	; (80154e0 <MX_SPI2_Init+0x78>)
 8015474:	f44f 7282 	mov.w	r2, #260	; 0x104
 8015478:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 801547a:	4b19      	ldr	r3, [pc, #100]	; (80154e0 <MX_SPI2_Init+0x78>)
 801547c:	2200      	movs	r2, #0
 801547e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8015480:	4b17      	ldr	r3, [pc, #92]	; (80154e0 <MX_SPI2_Init+0x78>)
 8015482:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8015486:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8015488:	4b15      	ldr	r3, [pc, #84]	; (80154e0 <MX_SPI2_Init+0x78>)
 801548a:	2200      	movs	r2, #0
 801548c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 801548e:	4b14      	ldr	r3, [pc, #80]	; (80154e0 <MX_SPI2_Init+0x78>)
 8015490:	2200      	movs	r2, #0
 8015492:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8015494:	4b12      	ldr	r3, [pc, #72]	; (80154e0 <MX_SPI2_Init+0x78>)
 8015496:	f44f 7200 	mov.w	r2, #512	; 0x200
 801549a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 801549c:	4b10      	ldr	r3, [pc, #64]	; (80154e0 <MX_SPI2_Init+0x78>)
 801549e:	2238      	movs	r2, #56	; 0x38
 80154a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80154a2:	4b0f      	ldr	r3, [pc, #60]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154a4:	2200      	movs	r2, #0
 80154a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80154a8:	4b0d      	ldr	r3, [pc, #52]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154aa:	2200      	movs	r2, #0
 80154ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80154ae:	4b0c      	ldr	r3, [pc, #48]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154b0:	2200      	movs	r2, #0
 80154b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80154b4:	4b0a      	ldr	r3, [pc, #40]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154b6:	2207      	movs	r2, #7
 80154b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80154ba:	4b09      	ldr	r3, [pc, #36]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154bc:	2200      	movs	r2, #0
 80154be:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80154c0:	4b07      	ldr	r3, [pc, #28]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154c2:	2208      	movs	r2, #8
 80154c4:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80154c6:	4806      	ldr	r0, [pc, #24]	; (80154e0 <MX_SPI2_Init+0x78>)
 80154c8:	f7f2 ffe0 	bl	800848c <HAL_SPI_Init>
 80154cc:	4603      	mov	r3, r0
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d003      	beq.n	80154da <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 80154d2:	2154      	movs	r1, #84	; 0x54
 80154d4:	4804      	ldr	r0, [pc, #16]	; (80154e8 <MX_SPI2_Init+0x80>)
 80154d6:	f007 fb5f 	bl	801cb98 <_Error_Handler>
  }

}
 80154da:	bf00      	nop
 80154dc:	bd80      	pop	{r7, pc}
 80154de:	bf00      	nop
 80154e0:	2003140c 	.word	0x2003140c
 80154e4:	40003800 	.word	0x40003800
 80154e8:	080210e8 	.word	0x080210e8

080154ec <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80154ec:	b580      	push	{r7, lr}
 80154ee:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 80154f0:	4b1c      	ldr	r3, [pc, #112]	; (8015564 <MX_SPI5_Init+0x78>)
 80154f2:	4a1d      	ldr	r2, [pc, #116]	; (8015568 <MX_SPI5_Init+0x7c>)
 80154f4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80154f6:	4b1b      	ldr	r3, [pc, #108]	; (8015564 <MX_SPI5_Init+0x78>)
 80154f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80154fc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80154fe:	4b19      	ldr	r3, [pc, #100]	; (8015564 <MX_SPI5_Init+0x78>)
 8015500:	2200      	movs	r2, #0
 8015502:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8015504:	4b17      	ldr	r3, [pc, #92]	; (8015564 <MX_SPI5_Init+0x78>)
 8015506:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 801550a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 801550c:	4b15      	ldr	r3, [pc, #84]	; (8015564 <MX_SPI5_Init+0x78>)
 801550e:	2200      	movs	r2, #0
 8015510:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8015512:	4b14      	ldr	r3, [pc, #80]	; (8015564 <MX_SPI5_Init+0x78>)
 8015514:	2200      	movs	r2, #0
 8015516:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8015518:	4b12      	ldr	r3, [pc, #72]	; (8015564 <MX_SPI5_Init+0x78>)
 801551a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801551e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8015520:	4b10      	ldr	r3, [pc, #64]	; (8015564 <MX_SPI5_Init+0x78>)
 8015522:	2238      	movs	r2, #56	; 0x38
 8015524:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8015526:	4b0f      	ldr	r3, [pc, #60]	; (8015564 <MX_SPI5_Init+0x78>)
 8015528:	2200      	movs	r2, #0
 801552a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 801552c:	4b0d      	ldr	r3, [pc, #52]	; (8015564 <MX_SPI5_Init+0x78>)
 801552e:	2200      	movs	r2, #0
 8015530:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8015532:	4b0c      	ldr	r3, [pc, #48]	; (8015564 <MX_SPI5_Init+0x78>)
 8015534:	2200      	movs	r2, #0
 8015536:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8015538:	4b0a      	ldr	r3, [pc, #40]	; (8015564 <MX_SPI5_Init+0x78>)
 801553a:	2207      	movs	r2, #7
 801553c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 801553e:	4b09      	ldr	r3, [pc, #36]	; (8015564 <MX_SPI5_Init+0x78>)
 8015540:	2200      	movs	r2, #0
 8015542:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8015544:	4b07      	ldr	r3, [pc, #28]	; (8015564 <MX_SPI5_Init+0x78>)
 8015546:	2208      	movs	r2, #8
 8015548:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 801554a:	4806      	ldr	r0, [pc, #24]	; (8015564 <MX_SPI5_Init+0x78>)
 801554c:	f7f2 ff9e 	bl	800848c <HAL_SPI_Init>
 8015550:	4603      	mov	r3, r0
 8015552:	2b00      	cmp	r3, #0
 8015554:	d003      	beq.n	801555e <MX_SPI5_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8015556:	216c      	movs	r1, #108	; 0x6c
 8015558:	4804      	ldr	r0, [pc, #16]	; (801556c <MX_SPI5_Init+0x80>)
 801555a:	f007 fb1d 	bl	801cb98 <_Error_Handler>
  }

}
 801555e:	bf00      	nop
 8015560:	bd80      	pop	{r7, pc}
 8015562:	bf00      	nop
 8015564:	20031470 	.word	0x20031470
 8015568:	40015000 	.word	0x40015000
 801556c:	080210e8 	.word	0x080210e8

08015570 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b08a      	sub	sp, #40	; 0x28
 8015574:	af00      	add	r7, sp, #0
 8015576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	4a2a      	ldr	r2, [pc, #168]	; (8015628 <HAL_SPI_MspInit+0xb8>)
 801557e:	4293      	cmp	r3, r2
 8015580:	d11c      	bne.n	80155bc <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8015582:	4a2a      	ldr	r2, [pc, #168]	; (801562c <HAL_SPI_MspInit+0xbc>)
 8015584:	4b29      	ldr	r3, [pc, #164]	; (801562c <HAL_SPI_MspInit+0xbc>)
 8015586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015588:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801558c:	6413      	str	r3, [r2, #64]	; 0x40
 801558e:	4b27      	ldr	r3, [pc, #156]	; (801562c <HAL_SPI_MspInit+0xbc>)
 8015590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015596:	613b      	str	r3, [r7, #16]
 8015598:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 801559a:	230e      	movs	r3, #14
 801559c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801559e:	2302      	movs	r3, #2
 80155a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80155a2:	2300      	movs	r3, #0
 80155a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80155a6:	2303      	movs	r3, #3
 80155a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80155aa:	2305      	movs	r3, #5
 80155ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80155ae:	f107 0314 	add.w	r3, r7, #20
 80155b2:	4619      	mov	r1, r3
 80155b4:	481e      	ldr	r0, [pc, #120]	; (8015630 <HAL_SPI_MspInit+0xc0>)
 80155b6:	f7ed fe7f 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80155ba:	e031      	b.n	8015620 <HAL_SPI_MspInit+0xb0>
  else if(spiHandle->Instance==SPI5)
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	681b      	ldr	r3, [r3, #0]
 80155c0:	4a1c      	ldr	r2, [pc, #112]	; (8015634 <HAL_SPI_MspInit+0xc4>)
 80155c2:	4293      	cmp	r3, r2
 80155c4:	d12c      	bne.n	8015620 <HAL_SPI_MspInit+0xb0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80155c6:	4a19      	ldr	r2, [pc, #100]	; (801562c <HAL_SPI_MspInit+0xbc>)
 80155c8:	4b18      	ldr	r3, [pc, #96]	; (801562c <HAL_SPI_MspInit+0xbc>)
 80155ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80155cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80155d0:	6453      	str	r3, [r2, #68]	; 0x44
 80155d2:	4b16      	ldr	r3, [pc, #88]	; (801562c <HAL_SPI_MspInit+0xbc>)
 80155d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80155d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80155da:	60fb      	str	r3, [r7, #12]
 80155dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80155de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80155e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80155e4:	2302      	movs	r3, #2
 80155e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80155e8:	2300      	movs	r3, #0
 80155ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80155ec:	2303      	movs	r3, #3
 80155ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80155f0:	2305      	movs	r3, #5
 80155f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80155f4:	f107 0314 	add.w	r3, r7, #20
 80155f8:	4619      	mov	r1, r3
 80155fa:	480f      	ldr	r0, [pc, #60]	; (8015638 <HAL_SPI_MspInit+0xc8>)
 80155fc:	f7ed fe5c 	bl	80032b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8015600:	23c0      	movs	r3, #192	; 0xc0
 8015602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015604:	2302      	movs	r3, #2
 8015606:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015608:	2300      	movs	r3, #0
 801560a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801560c:	2303      	movs	r3, #3
 801560e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8015610:	2305      	movs	r3, #5
 8015612:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8015614:	f107 0314 	add.w	r3, r7, #20
 8015618:	4619      	mov	r1, r3
 801561a:	4808      	ldr	r0, [pc, #32]	; (801563c <HAL_SPI_MspInit+0xcc>)
 801561c:	f7ed fe4c 	bl	80032b8 <HAL_GPIO_Init>
}
 8015620:	bf00      	nop
 8015622:	3728      	adds	r7, #40	; 0x28
 8015624:	46bd      	mov	sp, r7
 8015626:	bd80      	pop	{r7, pc}
 8015628:	40003800 	.word	0x40003800
 801562c:	40023800 	.word	0x40023800
 8015630:	40022000 	.word	0x40022000
 8015634:	40015000 	.word	0x40015000
 8015638:	40021400 	.word	0x40021400
 801563c:	40021c00 	.word	0x40021c00

08015640 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}

void MX_TIM3_Init(void)
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b088      	sub	sp, #32
 8015644:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	//TIM3 runs on APB1 source which clocks at 42 MHz: 42000000/42000 --> 1000 Hz ticking clock

	htim3.Instance = TIM3;
 8015646:	4b1e      	ldr	r3, [pc, #120]	; (80156c0 <MX_TIM3_Init+0x80>)
 8015648:	4a1e      	ldr	r2, [pc, #120]	; (80156c4 <MX_TIM3_Init+0x84>)
 801564a:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42000;					//Divide clock to 1 kHz, 1ms running timer
 801564c:	4b1c      	ldr	r3, [pc, #112]	; (80156c0 <MX_TIM3_Init+0x80>)
 801564e:	f24a 4210 	movw	r2, #42000	; 0xa410
 8015652:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8015654:	4b1a      	ldr	r3, [pc, #104]	; (80156c0 <MX_TIM3_Init+0x80>)
 8015656:	2200      	movs	r2, #0
 8015658:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;					//Interrupt every 2ms *(Period - 1) --> 1000 ms
 801565a:	4b19      	ldr	r3, [pc, #100]	; (80156c0 <MX_TIM3_Init+0x80>)
 801565c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8015660:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015662:	4b17      	ldr	r3, [pc, #92]	; (80156c0 <MX_TIM3_Init+0x80>)
 8015664:	2200      	movs	r2, #0
 8015666:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0x0;
 8015668:	4b15      	ldr	r3, [pc, #84]	; (80156c0 <MX_TIM3_Init+0x80>)
 801566a:	2200      	movs	r2, #0
 801566c:	615a      	str	r2, [r3, #20]

	if (HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 801566e:	4814      	ldr	r0, [pc, #80]	; (80156c0 <MX_TIM3_Init+0x80>)
 8015670:	f7f3 fd89 	bl	8009186 <HAL_TIM_Base_Init>
 8015674:	4603      	mov	r3, r0
 8015676:	2b00      	cmp	r3, #0
 8015678:	d003      	beq.n	8015682 <MX_TIM3_Init+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 801567a:	217d      	movs	r1, #125	; 0x7d
 801567c:	4812      	ldr	r0, [pc, #72]	; (80156c8 <MX_TIM3_Init+0x88>)
 801567e:	f007 fa8b 	bl	801cb98 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8015682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8015686:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8015688:	f107 0310 	add.w	r3, r7, #16
 801568c:	4619      	mov	r1, r3
 801568e:	480c      	ldr	r0, [pc, #48]	; (80156c0 <MX_TIM3_Init+0x80>)
 8015690:	f7f3 ff6a 	bl	8009568 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015694:	2300      	movs	r3, #0
 8015696:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8015698:	2300      	movs	r3, #0
 801569a:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801569c:	2300      	movs	r3, #0
 801569e:	60fb      	str	r3, [r7, #12]

	 if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 80156a0:	1d3b      	adds	r3, r7, #4
 80156a2:	4619      	mov	r1, r3
 80156a4:	4806      	ldr	r0, [pc, #24]	; (80156c0 <MX_TIM3_Init+0x80>)
 80156a6:	f7f4 fbb9 	bl	8009e1c <HAL_TIMEx_MasterConfigSynchronization>
 80156aa:	4603      	mov	r3, r0
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	d003      	beq.n	80156b8 <MX_TIM3_Init+0x78>
	 {
		 _Error_Handler(__FILE__, __LINE__);
 80156b0:	2189      	movs	r1, #137	; 0x89
 80156b2:	4805      	ldr	r0, [pc, #20]	; (80156c8 <MX_TIM3_Init+0x88>)
 80156b4:	f007 fa70 	bl	801cb98 <_Error_Handler>
	 }
}
 80156b8:	bf00      	nop
 80156ba:	3720      	adds	r7, #32
 80156bc:	46bd      	mov	sp, r7
 80156be:	bd80      	pop	{r7, pc}
 80156c0:	20031554 	.word	0x20031554
 80156c4:	40000400 	.word	0x40000400
 80156c8:	080210fc 	.word	0x080210fc

080156cc <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(uint32_t duty_cycle)
{
 80156cc:	b580      	push	{r7, lr}
 80156ce:	b08e      	sub	sp, #56	; 0x38
 80156d0:	af00      	add	r7, sp, #0
 80156d2:	6078      	str	r0, [r7, #4]
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  uint32_t pulse = 1390*duty_cycle/100;
 80156d4:	687b      	ldr	r3, [r7, #4]
 80156d6:	f240 526e 	movw	r2, #1390	; 0x56e
 80156da:	fb02 f303 	mul.w	r3, r2, r3
 80156de:	4a2a      	ldr	r2, [pc, #168]	; (8015788 <MX_TIM5_Init+0xbc>)
 80156e0:	fba2 2303 	umull	r2, r3, r2, r3
 80156e4:	095b      	lsrs	r3, r3, #5
 80156e6:	637b      	str	r3, [r7, #52]	; 0x34

  htim5.Instance = TIM5;
 80156e8:	4b28      	ldr	r3, [pc, #160]	; (801578c <MX_TIM5_Init+0xc0>)
 80156ea:	4a29      	ldr	r2, [pc, #164]	; (8015790 <MX_TIM5_Init+0xc4>)
 80156ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80156ee:	4b27      	ldr	r3, [pc, #156]	; (801578c <MX_TIM5_Init+0xc0>)
 80156f0:	2200      	movs	r2, #0
 80156f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80156f4:	4b25      	ldr	r3, [pc, #148]	; (801578c <MX_TIM5_Init+0xc0>)
 80156f6:	2200      	movs	r2, #0
 80156f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1390;
 80156fa:	4b24      	ldr	r3, [pc, #144]	; (801578c <MX_TIM5_Init+0xc0>)
 80156fc:	f240 526e 	movw	r2, #1390	; 0x56e
 8015700:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8015702:	4b22      	ldr	r3, [pc, #136]	; (801578c <MX_TIM5_Init+0xc0>)
 8015704:	2200      	movs	r2, #0
 8015706:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8015708:	4b20      	ldr	r3, [pc, #128]	; (801578c <MX_TIM5_Init+0xc0>)
 801570a:	2200      	movs	r2, #0
 801570c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 801570e:	481f      	ldr	r0, [pc, #124]	; (801578c <MX_TIM5_Init+0xc0>)
 8015710:	f7f3 fdaa 	bl	8009268 <HAL_TIM_PWM_Init>
 8015714:	4603      	mov	r3, r0
 8015716:	2b00      	cmp	r3, #0
 8015718:	d003      	beq.n	8015722 <MX_TIM5_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 801571a:	21c7      	movs	r1, #199	; 0xc7
 801571c:	481d      	ldr	r0, [pc, #116]	; (8015794 <MX_TIM5_Init+0xc8>)
 801571e:	f007 fa3b 	bl	801cb98 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8015722:	2300      	movs	r3, #0
 8015724:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8015726:	2300      	movs	r3, #0
 8015728:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 801572a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801572e:	4619      	mov	r1, r3
 8015730:	4816      	ldr	r0, [pc, #88]	; (801578c <MX_TIM5_Init+0xc0>)
 8015732:	f7f4 fb73 	bl	8009e1c <HAL_TIMEx_MasterConfigSynchronization>
 8015736:	4603      	mov	r3, r0
 8015738:	2b00      	cmp	r3, #0
 801573a:	d003      	beq.n	8015744 <MX_TIM5_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 801573c:	21ce      	movs	r1, #206	; 0xce
 801573e:	4815      	ldr	r0, [pc, #84]	; (8015794 <MX_TIM5_Init+0xc8>)
 8015740:	f007 fa2a 	bl	801cb98 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8015744:	2360      	movs	r3, #96	; 0x60
 8015746:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 8015748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801574a:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801574c:	2300      	movs	r3, #0
 801574e:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8015750:	2300      	movs	r3, #0
 8015752:	61fb      	str	r3, [r7, #28]


  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8015754:	f107 030c 	add.w	r3, r7, #12
 8015758:	220c      	movs	r2, #12
 801575a:	4619      	mov	r1, r3
 801575c:	480b      	ldr	r0, [pc, #44]	; (801578c <MX_TIM5_Init+0xc0>)
 801575e:	f7f4 fbc5 	bl	8009eec <HAL_TIM_PWM_ConfigChannel>
 8015762:	4603      	mov	r3, r0
 8015764:	2b00      	cmp	r3, #0
 8015766:	d003      	beq.n	8015770 <MX_TIM5_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8015768:	21d9      	movs	r1, #217	; 0xd9
 801576a:	480a      	ldr	r0, [pc, #40]	; (8015794 <MX_TIM5_Init+0xc8>)
 801576c:	f007 fa14 	bl	801cb98 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 8015770:	4806      	ldr	r0, [pc, #24]	; (801578c <MX_TIM5_Init+0xc0>)
 8015772:	f000 f841 	bl	80157f8 <HAL_TIM_MspPostInit>

 	 HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 8015776:	210c      	movs	r1, #12
 8015778:	4804      	ldr	r0, [pc, #16]	; (801578c <MX_TIM5_Init+0xc0>)
 801577a:	f7f3 fda1 	bl	80092c0 <HAL_TIM_PWM_Start>
}
 801577e:	bf00      	nop
 8015780:	3738      	adds	r7, #56	; 0x38
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}
 8015786:	bf00      	nop
 8015788:	51eb851f 	.word	0x51eb851f
 801578c:	20031514 	.word	0x20031514
 8015790:	40000c00 	.word	0x40000c00
 8015794:	080210fc 	.word	0x080210fc

08015798 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8015798:	b480      	push	{r7}
 801579a:	b085      	sub	sp, #20
 801579c:	af00      	add	r7, sp, #0
 801579e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80157a8:	d10b      	bne.n	80157c2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80157aa:	4a11      	ldr	r2, [pc, #68]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157ac:	4b10      	ldr	r3, [pc, #64]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80157b0:	f043 0301 	orr.w	r3, r3, #1
 80157b4:	6413      	str	r3, [r2, #64]	; 0x40
 80157b6:	4b0e      	ldr	r3, [pc, #56]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80157ba:	f003 0301 	and.w	r3, r3, #1
 80157be:	60fb      	str	r3, [r7, #12]
 80157c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  if(tim_pwmHandle->Instance==TIM5)
 80157c2:	687b      	ldr	r3, [r7, #4]
 80157c4:	681b      	ldr	r3, [r3, #0]
 80157c6:	4a0b      	ldr	r2, [pc, #44]	; (80157f4 <HAL_TIM_PWM_MspInit+0x5c>)
 80157c8:	4293      	cmp	r3, r2
 80157ca:	d10b      	bne.n	80157e4 <HAL_TIM_PWM_MspInit+0x4c>
   {
   /* USER CODE BEGIN tim5_MspInit 0 */

   /* USER CODE END tim5_MspInit 0 */
     /* tim5 clock enable */
     __HAL_RCC_TIM5_CLK_ENABLE();
 80157cc:	4a08      	ldr	r2, [pc, #32]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157ce:	4b08      	ldr	r3, [pc, #32]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80157d2:	f043 0308 	orr.w	r3, r3, #8
 80157d6:	6413      	str	r3, [r2, #64]	; 0x40
 80157d8:	4b05      	ldr	r3, [pc, #20]	; (80157f0 <HAL_TIM_PWM_MspInit+0x58>)
 80157da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80157dc:	f003 0308 	and.w	r3, r3, #8
 80157e0:	60bb      	str	r3, [r7, #8]
 80157e2:	68bb      	ldr	r3, [r7, #8]
     //			HAL_NVIC_EnableIRQ(TIM5_IRQn);
   /* USER CODE BEGIN tim5_MspInit 1 */

   /* USER CODE END tim5_MspInit 1 */
   }
}
 80157e4:	bf00      	nop
 80157e6:	3714      	adds	r7, #20
 80157e8:	46bd      	mov	sp, r7
 80157ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ee:	4770      	bx	lr
 80157f0:	40023800 	.word	0x40023800
 80157f4:	40000c00 	.word	0x40000c00

080157f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b088      	sub	sp, #32
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	681b      	ldr	r3, [r3, #0]
 8015804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8015808:	d120      	bne.n	801584c <HAL_TIM_MspPostInit+0x54>
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 801580a:	2301      	movs	r3, #1
 801580c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801580e:	2302      	movs	r3, #2
 8015810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015812:	2300      	movs	r3, #0
 8015814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015816:	2300      	movs	r3, #0
 8015818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 801581a:	2301      	movs	r3, #1
 801581c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801581e:	f107 030c 	add.w	r3, r7, #12
 8015822:	4619      	mov	r1, r3
 8015824:	4816      	ldr	r0, [pc, #88]	; (8015880 <HAL_TIM_MspPostInit+0x88>)
 8015826:	f7ed fd47 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 801582a:	f640 0308 	movw	r3, #2056	; 0x808
 801582e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015830:	2302      	movs	r3, #2
 8015832:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015834:	2300      	movs	r3, #0
 8015836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015838:	2300      	movs	r3, #0
 801583a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 801583c:	2301      	movs	r3, #1
 801583e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015840:	f107 030c 	add.w	r3, r7, #12
 8015844:	4619      	mov	r1, r3
 8015846:	480f      	ldr	r0, [pc, #60]	; (8015884 <HAL_TIM_MspPostInit+0x8c>)
 8015848:	f7ed fd36 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  if(timHandle->Instance==TIM5)
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	681b      	ldr	r3, [r3, #0]
 8015850:	4a0d      	ldr	r2, [pc, #52]	; (8015888 <HAL_TIM_MspPostInit+0x90>)
 8015852:	4293      	cmp	r3, r2
 8015854:	d10f      	bne.n	8015876 <HAL_TIM_MspPostInit+0x7e>
      /**TIM5 GPIO Configuration
      PA0/WKUP     ------> TIM5_CH4
      __TIM3_CLK_ENABLE();
      */

      GPIO_InitStruct.Pin = GPIO_PIN_0;
 8015856:	2301      	movs	r3, #1
 8015858:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801585a:	2302      	movs	r3, #2
 801585c:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 801585e:	2300      	movs	r3, #0
 8015860:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8015862:	2300      	movs	r3, #0
 8015864:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8015866:	2302      	movs	r3, #2
 8015868:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801586a:	f107 030c 	add.w	r3, r7, #12
 801586e:	4619      	mov	r1, r3
 8015870:	4806      	ldr	r0, [pc, #24]	; (801588c <HAL_TIM_MspPostInit+0x94>)
 8015872:	f7ed fd21 	bl	80032b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
    }

}
 8015876:	bf00      	nop
 8015878:	3720      	adds	r7, #32
 801587a:	46bd      	mov	sp, r7
 801587c:	bd80      	pop	{r7, pc}
 801587e:	bf00      	nop
 8015880:	40020000 	.word	0x40020000
 8015884:	40020400 	.word	0x40020400
 8015888:	40000c00 	.word	0x40000c00
 801588c:	40022000 	.word	0x40022000

08015890 <HAL_TIM_Base_MspInit>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8015890:	b580      	push	{r7, lr}
 8015892:	b084      	sub	sp, #16
 8015894:	af00      	add	r7, sp, #0
 8015896:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance == TIM3)
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	681b      	ldr	r3, [r3, #0]
 801589c:	4a19      	ldr	r2, [pc, #100]	; (8015904 <HAL_TIM_Base_MspInit+0x74>)
 801589e:	4293      	cmp	r3, r2
 80158a0:	d113      	bne.n	80158ca <HAL_TIM_Base_MspInit+0x3a>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 80158a2:	4a19      	ldr	r2, [pc, #100]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158a4:	4b18      	ldr	r3, [pc, #96]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80158a8:	f043 0302 	orr.w	r3, r3, #2
 80158ac:	6413      	str	r3, [r2, #64]	; 0x40
 80158ae:	4b16      	ldr	r3, [pc, #88]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80158b2:	f003 0302 	and.w	r3, r3, #2
 80158b6:	60fb      	str	r3, [r7, #12]
 80158b8:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80158ba:	2200      	movs	r2, #0
 80158bc:	2100      	movs	r1, #0
 80158be:	201d      	movs	r0, #29
 80158c0:	f7ec f9b1 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80158c4:	201d      	movs	r0, #29
 80158c6:	f7ec f9ca 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

	if(htim_base->Instance == TIM4)
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	4a0f      	ldr	r2, [pc, #60]	; (801590c <HAL_TIM_Base_MspInit+0x7c>)
 80158d0:	4293      	cmp	r3, r2
 80158d2:	d113      	bne.n	80158fc <HAL_TIM_Base_MspInit+0x6c>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM4_CLK_ENABLE();
 80158d4:	4a0c      	ldr	r2, [pc, #48]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158d6:	4b0c      	ldr	r3, [pc, #48]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80158da:	f043 0304 	orr.w	r3, r3, #4
 80158de:	6413      	str	r3, [r2, #64]	; 0x40
 80158e0:	4b09      	ldr	r3, [pc, #36]	; (8015908 <HAL_TIM_Base_MspInit+0x78>)
 80158e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80158e4:	f003 0304 	and.w	r3, r3, #4
 80158e8:	60bb      	str	r3, [r7, #8]
 80158ea:	68bb      	ldr	r3, [r7, #8]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80158ec:	2200      	movs	r2, #0
 80158ee:	2100      	movs	r1, #0
 80158f0:	201e      	movs	r0, #30
 80158f2:	f7ec f998 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80158f6:	201e      	movs	r0, #30
 80158f8:	f7ec f9b1 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

}
 80158fc:	bf00      	nop
 80158fe:	3710      	adds	r7, #16
 8015900:	46bd      	mov	sp, r7
 8015902:	bd80      	pop	{r7, pc}
 8015904:	40000400 	.word	0x40000400
 8015908:	40023800 	.word	0x40023800
 801590c:	40000800 	.word	0x40000800

08015910 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8015910:	b580      	push	{r7, lr}
 8015912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8015914:	2201      	movs	r2, #1
 8015916:	4906      	ldr	r1, [pc, #24]	; (8015930 <MX_USB_HOST_Init+0x20>)
 8015918:	4806      	ldr	r0, [pc, #24]	; (8015934 <MX_USB_HOST_Init+0x24>)
 801591a:	f7f8 f917 	bl	800db4c <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 801591e:	4906      	ldr	r1, [pc, #24]	; (8015938 <MX_USB_HOST_Init+0x28>)
 8015920:	4804      	ldr	r0, [pc, #16]	; (8015934 <MX_USB_HOST_Init+0x24>)
 8015922:	f7f8 f986 	bl	800dc32 <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 8015926:	4803      	ldr	r0, [pc, #12]	; (8015934 <MX_USB_HOST_Init+0x24>)
 8015928:	f7f8 fa10 	bl	800dd4c <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801592c:	bf00      	nop
 801592e:	bd80      	pop	{r7, pc}
 8015930:	08015951 	.word	0x08015951
 8015934:	200315d4 	.word	0x200315d4
 8015938:	20020028 	.word	0x20020028

0801593c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 801593c:	b580      	push	{r7, lr}
 801593e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8015940:	4802      	ldr	r0, [pc, #8]	; (801594c <MX_USB_HOST_Process+0x10>)
 8015942:	f7f8 fa13 	bl	800dd6c <USBH_Process>
}
 8015946:	bf00      	nop
 8015948:	bd80      	pop	{r7, pc}
 801594a:	bf00      	nop
 801594c:	200315d4 	.word	0x200315d4

08015950 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8015950:	b480      	push	{r7}
 8015952:	b083      	sub	sp, #12
 8015954:	af00      	add	r7, sp, #0
 8015956:	6078      	str	r0, [r7, #4]
 8015958:	460b      	mov	r3, r1
 801595a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801595c:	78fb      	ldrb	r3, [r7, #3]
 801595e:	3b01      	subs	r3, #1
 8015960:	2b04      	cmp	r3, #4
 8015962:	d819      	bhi.n	8015998 <USBH_UserProcess+0x48>
 8015964:	a201      	add	r2, pc, #4	; (adr r2, 801596c <USBH_UserProcess+0x1c>)
 8015966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801596a:	bf00      	nop
 801596c:	08015999 	.word	0x08015999
 8015970:	08015989 	.word	0x08015989
 8015974:	08015999 	.word	0x08015999
 8015978:	08015991 	.word	0x08015991
 801597c:	08015981 	.word	0x08015981
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8015980:	4b09      	ldr	r3, [pc, #36]	; (80159a8 <USBH_UserProcess+0x58>)
 8015982:	2203      	movs	r2, #3
 8015984:	701a      	strb	r2, [r3, #0]
  break;
 8015986:	e008      	b.n	801599a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8015988:	4b07      	ldr	r3, [pc, #28]	; (80159a8 <USBH_UserProcess+0x58>)
 801598a:	2202      	movs	r2, #2
 801598c:	701a      	strb	r2, [r3, #0]
  break;
 801598e:	e004      	b.n	801599a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8015990:	4b05      	ldr	r3, [pc, #20]	; (80159a8 <USBH_UserProcess+0x58>)
 8015992:	2201      	movs	r2, #1
 8015994:	701a      	strb	r2, [r3, #0]
  break;
 8015996:	e000      	b.n	801599a <USBH_UserProcess+0x4a>

  default:
  break;
 8015998:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801599a:	bf00      	nop
 801599c:	370c      	adds	r7, #12
 801599e:	46bd      	mov	sp, r7
 80159a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159a4:	4770      	bx	lr
 80159a6:	bf00      	nop
 80159a8:	20020a4c 	.word	0x20020a4c

080159ac <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80159ac:	b580      	push	{r7, lr}
 80159ae:	b08a      	sub	sp, #40	; 0x28
 80159b0:	af00      	add	r7, sp, #0
 80159b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 80159b4:	687b      	ldr	r3, [r7, #4]
 80159b6:	681b      	ldr	r3, [r3, #0]
 80159b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80159bc:	d13d      	bne.n	8015a3a <HAL_HCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80159be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80159c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80159c4:	2300      	movs	r3, #0
 80159c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80159c8:	2300      	movs	r3, #0
 80159ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80159cc:	f107 0314 	add.w	r3, r7, #20
 80159d0:	4619      	mov	r1, r3
 80159d2:	481c      	ldr	r0, [pc, #112]	; (8015a44 <HAL_HCD_MspInit+0x98>)
 80159d4:	f7ed fc70 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80159d8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80159dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80159de:	2302      	movs	r3, #2
 80159e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80159e2:	2300      	movs	r3, #0
 80159e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80159e6:	2303      	movs	r3, #3
 80159e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80159ea:	230a      	movs	r3, #10
 80159ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80159ee:	f107 0314 	add.w	r3, r7, #20
 80159f2:	4619      	mov	r1, r3
 80159f4:	4813      	ldr	r0, [pc, #76]	; (8015a44 <HAL_HCD_MspInit+0x98>)
 80159f6:	f7ed fc5f 	bl	80032b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80159fa:	4a13      	ldr	r2, [pc, #76]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 80159fc:	4b12      	ldr	r3, [pc, #72]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 80159fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015a00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015a04:	6353      	str	r3, [r2, #52]	; 0x34
 8015a06:	4b10      	ldr	r3, [pc, #64]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 8015a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015a0e:	613b      	str	r3, [r7, #16]
 8015a10:	693b      	ldr	r3, [r7, #16]
 8015a12:	4a0d      	ldr	r2, [pc, #52]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 8015a14:	4b0c      	ldr	r3, [pc, #48]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 8015a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8015a1e:	4b0a      	ldr	r3, [pc, #40]	; (8015a48 <HAL_HCD_MspInit+0x9c>)
 8015a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8015a26:	60fb      	str	r3, [r7, #12]
 8015a28:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	2100      	movs	r1, #0
 8015a2e:	2043      	movs	r0, #67	; 0x43
 8015a30:	f7ec f8f9 	bl	8001c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8015a34:	2043      	movs	r0, #67	; 0x43
 8015a36:	f7ec f912 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015a3a:	bf00      	nop
 8015a3c:	3728      	adds	r7, #40	; 0x28
 8015a3e:	46bd      	mov	sp, r7
 8015a40:	bd80      	pop	{r7, pc}
 8015a42:	bf00      	nop
 8015a44:	40020000 	.word	0x40020000
 8015a48:	40023800 	.word	0x40023800

08015a4c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8015a4c:	b580      	push	{r7, lr}
 8015a4e:	b082      	sub	sp, #8
 8015a50:	af00      	add	r7, sp, #0
 8015a52:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	f7f8 fc37 	bl	800e2ce <USBH_LL_IncTimer>
}
 8015a60:	bf00      	nop
 8015a62:	3708      	adds	r7, #8
 8015a64:	46bd      	mov	sp, r7
 8015a66:	bd80      	pop	{r7, pc}

08015a68 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015a68:	b580      	push	{r7, lr}
 8015a6a:	b082      	sub	sp, #8
 8015a6c:	af00      	add	r7, sp, #0
 8015a6e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015a76:	4618      	mov	r0, r3
 8015a78:	f7f8 fc7c 	bl	800e374 <USBH_LL_Connect>
}
 8015a7c:	bf00      	nop
 8015a7e:	3708      	adds	r7, #8
 8015a80:	46bd      	mov	sp, r7
 8015a82:	bd80      	pop	{r7, pc}

08015a84 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015a84:	b580      	push	{r7, lr}
 8015a86:	b082      	sub	sp, #8
 8015a88:	af00      	add	r7, sp, #0
 8015a8a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015a92:	4618      	mov	r0, r3
 8015a94:	f7f8 fc94 	bl	800e3c0 <USBH_LL_Disconnect>
}
 8015a98:	bf00      	nop
 8015a9a:	3708      	adds	r7, #8
 8015a9c:	46bd      	mov	sp, r7
 8015a9e:	bd80      	pop	{r7, pc}

08015aa0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8015aa0:	b480      	push	{r7}
 8015aa2:	b083      	sub	sp, #12
 8015aa4:	af00      	add	r7, sp, #0
 8015aa6:	6078      	str	r0, [r7, #4]
 8015aa8:	460b      	mov	r3, r1
 8015aaa:	70fb      	strb	r3, [r7, #3]
 8015aac:	4613      	mov	r3, r2
 8015aae:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8015ab0:	bf00      	nop
 8015ab2:	370c      	adds	r7, #12
 8015ab4:	46bd      	mov	sp, r7
 8015ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aba:	4770      	bx	lr

08015abc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015abc:	b580      	push	{r7, lr}
 8015abe:	b082      	sub	sp, #8
 8015ac0:	af00      	add	r7, sp, #0
 8015ac2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015aca:	4618      	mov	r0, r3
 8015acc:	f7f8 fc29 	bl	800e322 <USBH_LL_PortEnabled>
} 
 8015ad0:	bf00      	nop
 8015ad2:	3708      	adds	r7, #8
 8015ad4:	46bd      	mov	sp, r7
 8015ad6:	bd80      	pop	{r7, pc}

08015ad8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8015ad8:	b580      	push	{r7, lr}
 8015ada:	b082      	sub	sp, #8
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015ae6:	4618      	mov	r0, r3
 8015ae8:	f7f8 fc29 	bl	800e33e <USBH_LL_PortDisabled>
} 
 8015aec:	bf00      	nop
 8015aee:	3708      	adds	r7, #8
 8015af0:	46bd      	mov	sp, r7
 8015af2:	bd80      	pop	{r7, pc}

08015af4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8015af4:	b580      	push	{r7, lr}
 8015af6:	b082      	sub	sp, #8
 8015af8:	af00      	add	r7, sp, #0
 8015afa:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8015afc:	687b      	ldr	r3, [r7, #4]
 8015afe:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8015b02:	2b01      	cmp	r3, #1
 8015b04:	d12c      	bne.n	8015b60 <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8015b06:	4a19      	ldr	r2, [pc, #100]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
  phost->pData = &hhcd_USB_OTG_FS;
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	4a16      	ldr	r2, [pc, #88]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b12:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8015b16:	4b15      	ldr	r3, [pc, #84]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b18:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015b1c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8015b1e:	4b13      	ldr	r3, [pc, #76]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b20:	2208      	movs	r2, #8
 8015b22:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8015b24:	4b11      	ldr	r3, [pc, #68]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b26:	2203      	movs	r2, #3
 8015b28:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015b2a:	4b10      	ldr	r3, [pc, #64]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b2c:	2200      	movs	r2, #0
 8015b2e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8015b30:	4b0e      	ldr	r3, [pc, #56]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b32:	2202      	movs	r2, #2
 8015b34:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8015b36:	4b0d      	ldr	r3, [pc, #52]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b38:	2200      	movs	r2, #0
 8015b3a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8015b3c:	480b      	ldr	r0, [pc, #44]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b3e:	f7ed fea2 	bl	8003886 <HAL_HCD_Init>
 8015b42:	4603      	mov	r3, r0
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	d003      	beq.n	8015b50 <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8015b48:	21f4      	movs	r1, #244	; 0xf4
 8015b4a:	4809      	ldr	r0, [pc, #36]	; (8015b70 <USBH_LL_Init+0x7c>)
 8015b4c:	f007 f824 	bl	801cb98 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8015b50:	4806      	ldr	r0, [pc, #24]	; (8015b6c <USBH_LL_Init+0x78>)
 8015b52:	f7ee fa90 	bl	8004076 <HAL_HCD_GetCurrentFrame>
 8015b56:	4603      	mov	r3, r0
 8015b58:	4619      	mov	r1, r3
 8015b5a:	6878      	ldr	r0, [r7, #4]
 8015b5c:	f7f8 fba8 	bl	800e2b0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8015b60:	2300      	movs	r3, #0
}
 8015b62:	4618      	mov	r0, r3
 8015b64:	3708      	adds	r7, #8
 8015b66:	46bd      	mov	sp, r7
 8015b68:	bd80      	pop	{r7, pc}
 8015b6a:	bf00      	nop
 8015b6c:	200319a0 	.word	0x200319a0
 8015b70:	08021110 	.word	0x08021110

08015b74 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b084      	sub	sp, #16
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015b7c:	2300      	movs	r3, #0
 8015b7e:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015b80:	2300      	movs	r3, #0
 8015b82:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	f7ee f9fb 	bl	8003f86 <HAL_HCD_Start>
 8015b90:	4603      	mov	r3, r0
 8015b92:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015b94:	7bbb      	ldrb	r3, [r7, #14]
 8015b96:	2b03      	cmp	r3, #3
 8015b98:	d816      	bhi.n	8015bc8 <USBH_LL_Start+0x54>
 8015b9a:	a201      	add	r2, pc, #4	; (adr r2, 8015ba0 <USBH_LL_Start+0x2c>)
 8015b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ba0:	08015bb1 	.word	0x08015bb1
 8015ba4:	08015bb7 	.word	0x08015bb7
 8015ba8:	08015bbd 	.word	0x08015bbd
 8015bac:	08015bc3 	.word	0x08015bc3
    case HAL_OK :
      usb_status = USBH_OK;
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	73fb      	strb	r3, [r7, #15]
    break;
 8015bb4:	e00b      	b.n	8015bce <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015bb6:	2302      	movs	r3, #2
 8015bb8:	73fb      	strb	r3, [r7, #15]
    break;
 8015bba:	e008      	b.n	8015bce <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015bbc:	2301      	movs	r3, #1
 8015bbe:	73fb      	strb	r3, [r7, #15]
    break;
 8015bc0:	e005      	b.n	8015bce <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015bc2:	2302      	movs	r3, #2
 8015bc4:	73fb      	strb	r3, [r7, #15]
    break;
 8015bc6:	e002      	b.n	8015bce <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 8015bc8:	2302      	movs	r3, #2
 8015bca:	73fb      	strb	r3, [r7, #15]
    break;
 8015bcc:	bf00      	nop
  }
  return usb_status;
 8015bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8015bd0:	4618      	mov	r0, r3
 8015bd2:	3710      	adds	r7, #16
 8015bd4:	46bd      	mov	sp, r7
 8015bd6:	bd80      	pop	{r7, pc}

08015bd8 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8015bd8:	b580      	push	{r7, lr}
 8015bda:	b084      	sub	sp, #16
 8015bdc:	af00      	add	r7, sp, #0
 8015bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015be0:	2300      	movs	r3, #0
 8015be2:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015be4:	2300      	movs	r3, #0
 8015be6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015bee:	4618      	mov	r0, r3
 8015bf0:	f7ee f9ec 	bl	8003fcc <HAL_HCD_Stop>
 8015bf4:	4603      	mov	r3, r0
 8015bf6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015bf8:	7bbb      	ldrb	r3, [r7, #14]
 8015bfa:	2b03      	cmp	r3, #3
 8015bfc:	d816      	bhi.n	8015c2c <USBH_LL_Stop+0x54>
 8015bfe:	a201      	add	r2, pc, #4	; (adr r2, 8015c04 <USBH_LL_Stop+0x2c>)
 8015c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c04:	08015c15 	.word	0x08015c15
 8015c08:	08015c1b 	.word	0x08015c1b
 8015c0c:	08015c21 	.word	0x08015c21
 8015c10:	08015c27 	.word	0x08015c27
    case HAL_OK :
      usb_status = USBH_OK;
 8015c14:	2300      	movs	r3, #0
 8015c16:	73fb      	strb	r3, [r7, #15]
    break;
 8015c18:	e00b      	b.n	8015c32 <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015c1a:	2302      	movs	r3, #2
 8015c1c:	73fb      	strb	r3, [r7, #15]
    break;
 8015c1e:	e008      	b.n	8015c32 <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015c20:	2301      	movs	r3, #1
 8015c22:	73fb      	strb	r3, [r7, #15]
    break;
 8015c24:	e005      	b.n	8015c32 <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015c26:	2302      	movs	r3, #2
 8015c28:	73fb      	strb	r3, [r7, #15]
    break;
 8015c2a:	e002      	b.n	8015c32 <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 8015c2c:	2302      	movs	r3, #2
 8015c2e:	73fb      	strb	r3, [r7, #15]
    break;
 8015c30:	bf00      	nop
  }
  return usb_status;
 8015c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c34:	4618      	mov	r0, r3
 8015c36:	3710      	adds	r7, #16
 8015c38:	46bd      	mov	sp, r7
 8015c3a:	bd80      	pop	{r7, pc}

08015c3c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8015c3c:	b580      	push	{r7, lr}
 8015c3e:	b084      	sub	sp, #16
 8015c40:	af00      	add	r7, sp, #0
 8015c42:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8015c44:	2301      	movs	r3, #1
 8015c46:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015c4e:	4618      	mov	r0, r3
 8015c50:	f7ee fa1f 	bl	8004092 <HAL_HCD_GetCurrentSpeed>
 8015c54:	4603      	mov	r3, r0
 8015c56:	2b01      	cmp	r3, #1
 8015c58:	d007      	beq.n	8015c6a <USBH_LL_GetSpeed+0x2e>
 8015c5a:	2b01      	cmp	r3, #1
 8015c5c:	d302      	bcc.n	8015c64 <USBH_LL_GetSpeed+0x28>
 8015c5e:	2b02      	cmp	r3, #2
 8015c60:	d006      	beq.n	8015c70 <USBH_LL_GetSpeed+0x34>
 8015c62:	e008      	b.n	8015c76 <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8015c64:	2300      	movs	r3, #0
 8015c66:	73fb      	strb	r3, [r7, #15]
    break;
 8015c68:	e008      	b.n	8015c7c <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8015c6a:	2301      	movs	r3, #1
 8015c6c:	73fb      	strb	r3, [r7, #15]
    break;
 8015c6e:	e005      	b.n	8015c7c <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8015c70:	2302      	movs	r3, #2
 8015c72:	73fb      	strb	r3, [r7, #15]
    break;
 8015c74:	e002      	b.n	8015c7c <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8015c76:	2301      	movs	r3, #1
 8015c78:	73fb      	strb	r3, [r7, #15]
    break;
 8015c7a:	bf00      	nop
  }
  return  speed;
 8015c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c7e:	4618      	mov	r0, r3
 8015c80:	3710      	adds	r7, #16
 8015c82:	46bd      	mov	sp, r7
 8015c84:	bd80      	pop	{r7, pc}
	...

08015c88 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8015c88:	b580      	push	{r7, lr}
 8015c8a:	b084      	sub	sp, #16
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015c90:	2300      	movs	r3, #0
 8015c92:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015c94:	2300      	movs	r3, #0
 8015c96:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8015c98:	687b      	ldr	r3, [r7, #4]
 8015c9a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015c9e:	4618      	mov	r0, r3
 8015ca0:	f7ee f9b1 	bl	8004006 <HAL_HCD_ResetPort>
 8015ca4:	4603      	mov	r3, r0
 8015ca6:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 8015ca8:	7bbb      	ldrb	r3, [r7, #14]
 8015caa:	2b03      	cmp	r3, #3
 8015cac:	d816      	bhi.n	8015cdc <USBH_LL_ResetPort+0x54>
 8015cae:	a201      	add	r2, pc, #4	; (adr r2, 8015cb4 <USBH_LL_ResetPort+0x2c>)
 8015cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cb4:	08015cc5 	.word	0x08015cc5
 8015cb8:	08015ccb 	.word	0x08015ccb
 8015cbc:	08015cd1 	.word	0x08015cd1
 8015cc0:	08015cd7 	.word	0x08015cd7
    case HAL_OK :
      usb_status = USBH_OK;
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	73fb      	strb	r3, [r7, #15]
    break;
 8015cc8:	e00b      	b.n	8015ce2 <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015cca:	2302      	movs	r3, #2
 8015ccc:	73fb      	strb	r3, [r7, #15]
    break;
 8015cce:	e008      	b.n	8015ce2 <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015cd0:	2301      	movs	r3, #1
 8015cd2:	73fb      	strb	r3, [r7, #15]
    break;
 8015cd4:	e005      	b.n	8015ce2 <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015cd6:	2302      	movs	r3, #2
 8015cd8:	73fb      	strb	r3, [r7, #15]
    break;
 8015cda:	e002      	b.n	8015ce2 <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 8015cdc:	2302      	movs	r3, #2
 8015cde:	73fb      	strb	r3, [r7, #15]
    break;
 8015ce0:	bf00      	nop
  }
  return usb_status;
 8015ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ce4:	4618      	mov	r0, r3
 8015ce6:	3710      	adds	r7, #16
 8015ce8:	46bd      	mov	sp, r7
 8015cea:	bd80      	pop	{r7, pc}

08015cec <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015cec:	b580      	push	{r7, lr}
 8015cee:	b082      	sub	sp, #8
 8015cf0:	af00      	add	r7, sp, #0
 8015cf2:	6078      	str	r0, [r7, #4]
 8015cf4:	460b      	mov	r3, r1
 8015cf6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015cfe:	78fa      	ldrb	r2, [r7, #3]
 8015d00:	4611      	mov	r1, r2
 8015d02:	4618      	mov	r0, r3
 8015d04:	f7ee f9a2 	bl	800404c <HAL_HCD_HC_GetXferCount>
 8015d08:	4603      	mov	r3, r0
}
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	3708      	adds	r7, #8
 8015d0e:	46bd      	mov	sp, r7
 8015d10:	bd80      	pop	{r7, pc}
	...

08015d14 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8015d14:	b590      	push	{r4, r7, lr}
 8015d16:	b089      	sub	sp, #36	; 0x24
 8015d18:	af04      	add	r7, sp, #16
 8015d1a:	6078      	str	r0, [r7, #4]
 8015d1c:	4608      	mov	r0, r1
 8015d1e:	4611      	mov	r1, r2
 8015d20:	461a      	mov	r2, r3
 8015d22:	4603      	mov	r3, r0
 8015d24:	70fb      	strb	r3, [r7, #3]
 8015d26:	460b      	mov	r3, r1
 8015d28:	70bb      	strb	r3, [r7, #2]
 8015d2a:	4613      	mov	r3, r2
 8015d2c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015d2e:	2300      	movs	r3, #0
 8015d30:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015d32:	2300      	movs	r3, #0
 8015d34:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8015d3c:	787c      	ldrb	r4, [r7, #1]
 8015d3e:	78ba      	ldrb	r2, [r7, #2]
 8015d40:	78f9      	ldrb	r1, [r7, #3]
 8015d42:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015d44:	9302      	str	r3, [sp, #8]
 8015d46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015d4a:	9301      	str	r3, [sp, #4]
 8015d4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015d50:	9300      	str	r3, [sp, #0]
 8015d52:	4623      	mov	r3, r4
 8015d54:	f7ed fded 	bl	8003932 <HAL_HCD_HC_Init>
 8015d58:	4603      	mov	r3, r0
 8015d5a:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 8015d5c:	7bbb      	ldrb	r3, [r7, #14]
 8015d5e:	2b03      	cmp	r3, #3
 8015d60:	d816      	bhi.n	8015d90 <USBH_LL_OpenPipe+0x7c>
 8015d62:	a201      	add	r2, pc, #4	; (adr r2, 8015d68 <USBH_LL_OpenPipe+0x54>)
 8015d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d68:	08015d79 	.word	0x08015d79
 8015d6c:	08015d7f 	.word	0x08015d7f
 8015d70:	08015d85 	.word	0x08015d85
 8015d74:	08015d8b 	.word	0x08015d8b
    case HAL_OK :
      usb_status = USBH_OK;
 8015d78:	2300      	movs	r3, #0
 8015d7a:	73fb      	strb	r3, [r7, #15]
    break;
 8015d7c:	e00b      	b.n	8015d96 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015d7e:	2302      	movs	r3, #2
 8015d80:	73fb      	strb	r3, [r7, #15]
    break;
 8015d82:	e008      	b.n	8015d96 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015d84:	2301      	movs	r3, #1
 8015d86:	73fb      	strb	r3, [r7, #15]
    break;
 8015d88:	e005      	b.n	8015d96 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015d8a:	2302      	movs	r3, #2
 8015d8c:	73fb      	strb	r3, [r7, #15]
    break;
 8015d8e:	e002      	b.n	8015d96 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 8015d90:	2302      	movs	r3, #2
 8015d92:	73fb      	strb	r3, [r7, #15]
    break;
 8015d94:	bf00      	nop
  }
  return usb_status;
 8015d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d98:	4618      	mov	r0, r3
 8015d9a:	3714      	adds	r7, #20
 8015d9c:	46bd      	mov	sp, r7
 8015d9e:	bd90      	pop	{r4, r7, pc}

08015da0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015da0:	b580      	push	{r7, lr}
 8015da2:	b084      	sub	sp, #16
 8015da4:	af00      	add	r7, sp, #0
 8015da6:	6078      	str	r0, [r7, #4]
 8015da8:	460b      	mov	r3, r1
 8015daa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015dac:	2300      	movs	r3, #0
 8015dae:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015db0:	2300      	movs	r3, #0
 8015db2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015dba:	78fa      	ldrb	r2, [r7, #3]
 8015dbc:	4611      	mov	r1, r2
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	f7ed fe4f 	bl	8003a62 <HAL_HCD_HC_Halt>
 8015dc4:	4603      	mov	r3, r0
 8015dc6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015dc8:	7bbb      	ldrb	r3, [r7, #14]
 8015dca:	2b03      	cmp	r3, #3
 8015dcc:	d816      	bhi.n	8015dfc <USBH_LL_ClosePipe+0x5c>
 8015dce:	a201      	add	r2, pc, #4	; (adr r2, 8015dd4 <USBH_LL_ClosePipe+0x34>)
 8015dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015dd4:	08015de5 	.word	0x08015de5
 8015dd8:	08015deb 	.word	0x08015deb
 8015ddc:	08015df1 	.word	0x08015df1
 8015de0:	08015df7 	.word	0x08015df7
    case HAL_OK :
      usb_status = USBH_OK;
 8015de4:	2300      	movs	r3, #0
 8015de6:	73fb      	strb	r3, [r7, #15]
    break;
 8015de8:	e00b      	b.n	8015e02 <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015dea:	2302      	movs	r3, #2
 8015dec:	73fb      	strb	r3, [r7, #15]
    break;
 8015dee:	e008      	b.n	8015e02 <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015df0:	2301      	movs	r3, #1
 8015df2:	73fb      	strb	r3, [r7, #15]
    break;
 8015df4:	e005      	b.n	8015e02 <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015df6:	2302      	movs	r3, #2
 8015df8:	73fb      	strb	r3, [r7, #15]
    break;
 8015dfa:	e002      	b.n	8015e02 <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 8015dfc:	2302      	movs	r3, #2
 8015dfe:	73fb      	strb	r3, [r7, #15]
    break;
 8015e00:	bf00      	nop
  }
  return usb_status;
 8015e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e04:	4618      	mov	r0, r3
 8015e06:	3710      	adds	r7, #16
 8015e08:	46bd      	mov	sp, r7
 8015e0a:	bd80      	pop	{r7, pc}

08015e0c <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8015e0c:	b590      	push	{r4, r7, lr}
 8015e0e:	b089      	sub	sp, #36	; 0x24
 8015e10:	af04      	add	r7, sp, #16
 8015e12:	6078      	str	r0, [r7, #4]
 8015e14:	4608      	mov	r0, r1
 8015e16:	4611      	mov	r1, r2
 8015e18:	461a      	mov	r2, r3
 8015e1a:	4603      	mov	r3, r0
 8015e1c:	70fb      	strb	r3, [r7, #3]
 8015e1e:	460b      	mov	r3, r1
 8015e20:	70bb      	strb	r3, [r7, #2]
 8015e22:	4613      	mov	r3, r2
 8015e24:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015e26:	2300      	movs	r3, #0
 8015e28:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015e2a:	2300      	movs	r3, #0
 8015e2c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8015e34:	787c      	ldrb	r4, [r7, #1]
 8015e36:	78ba      	ldrb	r2, [r7, #2]
 8015e38:	78f9      	ldrb	r1, [r7, #3]
 8015e3a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015e3e:	9303      	str	r3, [sp, #12]
 8015e40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015e42:	9302      	str	r3, [sp, #8]
 8015e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e46:	9301      	str	r3, [sp, #4]
 8015e48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015e4c:	9300      	str	r3, [sp, #0]
 8015e4e:	4623      	mov	r3, r4
 8015e50:	f7ed fe2a 	bl	8003aa8 <HAL_HCD_HC_SubmitRequest>
 8015e54:	4603      	mov	r3, r0
 8015e56:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 8015e58:	7bbb      	ldrb	r3, [r7, #14]
 8015e5a:	2b03      	cmp	r3, #3
 8015e5c:	d816      	bhi.n	8015e8c <USBH_LL_SubmitURB+0x80>
 8015e5e:	a201      	add	r2, pc, #4	; (adr r2, 8015e64 <USBH_LL_SubmitURB+0x58>)
 8015e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e64:	08015e75 	.word	0x08015e75
 8015e68:	08015e7b 	.word	0x08015e7b
 8015e6c:	08015e81 	.word	0x08015e81
 8015e70:	08015e87 	.word	0x08015e87
    case HAL_OK :
      usb_status = USBH_OK;
 8015e74:	2300      	movs	r3, #0
 8015e76:	73fb      	strb	r3, [r7, #15]
    break;
 8015e78:	e00b      	b.n	8015e92 <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015e7a:	2302      	movs	r3, #2
 8015e7c:	73fb      	strb	r3, [r7, #15]
    break;
 8015e7e:	e008      	b.n	8015e92 <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015e80:	2301      	movs	r3, #1
 8015e82:	73fb      	strb	r3, [r7, #15]
    break;
 8015e84:	e005      	b.n	8015e92 <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015e86:	2302      	movs	r3, #2
 8015e88:	73fb      	strb	r3, [r7, #15]
    break;
 8015e8a:	e002      	b.n	8015e92 <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 8015e8c:	2302      	movs	r3, #2
 8015e8e:	73fb      	strb	r3, [r7, #15]
    break;
 8015e90:	bf00      	nop
  }
  return usb_status;
 8015e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8015e94:	4618      	mov	r0, r3
 8015e96:	3714      	adds	r7, #20
 8015e98:	46bd      	mov	sp, r7
 8015e9a:	bd90      	pop	{r4, r7, pc}

08015e9c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015e9c:	b580      	push	{r7, lr}
 8015e9e:	b082      	sub	sp, #8
 8015ea0:	af00      	add	r7, sp, #0
 8015ea2:	6078      	str	r0, [r7, #4]
 8015ea4:	460b      	mov	r3, r1
 8015ea6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015eae:	78fa      	ldrb	r2, [r7, #3]
 8015eb0:	4611      	mov	r1, r2
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	f7ee f8b5 	bl	8004022 <HAL_HCD_HC_GetURBState>
 8015eb8:	4603      	mov	r3, r0
}
 8015eba:	4618      	mov	r0, r3
 8015ebc:	3708      	adds	r7, #8
 8015ebe:	46bd      	mov	sp, r7
 8015ec0:	bd80      	pop	{r7, pc}

08015ec2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8015ec2:	b580      	push	{r7, lr}
 8015ec4:	b082      	sub	sp, #8
 8015ec6:	af00      	add	r7, sp, #0
 8015ec8:	6078      	str	r0, [r7, #4]
 8015eca:	460b      	mov	r3, r1
 8015ecc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8015ece:	687b      	ldr	r3, [r7, #4]
 8015ed0:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8015ed4:	2b01      	cmp	r3, #1
 8015ed6:	d103      	bne.n	8015ee0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8015ed8:	78fb      	ldrb	r3, [r7, #3]
 8015eda:	4618      	mov	r0, r3
 8015edc:	f000 f988 	bl	80161f0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8015ee0:	20c8      	movs	r0, #200	; 0xc8
 8015ee2:	f7eb f87b 	bl	8000fdc <HAL_Delay>
  return USBH_OK;
 8015ee6:	2300      	movs	r3, #0
}
 8015ee8:	4618      	mov	r0, r3
 8015eea:	3708      	adds	r7, #8
 8015eec:	46bd      	mov	sp, r7
 8015eee:	bd80      	pop	{r7, pc}

08015ef0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8015ef0:	b480      	push	{r7}
 8015ef2:	b085      	sub	sp, #20
 8015ef4:	af00      	add	r7, sp, #0
 8015ef6:	6078      	str	r0, [r7, #4]
 8015ef8:	460b      	mov	r3, r1
 8015efa:	70fb      	strb	r3, [r7, #3]
 8015efc:	4613      	mov	r3, r2
 8015efe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015f06:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8015f08:	78fa      	ldrb	r2, [r7, #3]
 8015f0a:	68f9      	ldr	r1, [r7, #12]
 8015f0c:	4613      	mov	r3, r2
 8015f0e:	009b      	lsls	r3, r3, #2
 8015f10:	4413      	add	r3, r2
 8015f12:	00db      	lsls	r3, r3, #3
 8015f14:	440b      	add	r3, r1
 8015f16:	333b      	adds	r3, #59	; 0x3b
 8015f18:	781b      	ldrb	r3, [r3, #0]
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d00a      	beq.n	8015f34 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8015f1e:	78fa      	ldrb	r2, [r7, #3]
 8015f20:	68f9      	ldr	r1, [r7, #12]
 8015f22:	4613      	mov	r3, r2
 8015f24:	009b      	lsls	r3, r3, #2
 8015f26:	4413      	add	r3, r2
 8015f28:	00db      	lsls	r3, r3, #3
 8015f2a:	440b      	add	r3, r1
 8015f2c:	3350      	adds	r3, #80	; 0x50
 8015f2e:	78ba      	ldrb	r2, [r7, #2]
 8015f30:	701a      	strb	r2, [r3, #0]
 8015f32:	e009      	b.n	8015f48 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8015f34:	78fa      	ldrb	r2, [r7, #3]
 8015f36:	68f9      	ldr	r1, [r7, #12]
 8015f38:	4613      	mov	r3, r2
 8015f3a:	009b      	lsls	r3, r3, #2
 8015f3c:	4413      	add	r3, r2
 8015f3e:	00db      	lsls	r3, r3, #3
 8015f40:	440b      	add	r3, r1
 8015f42:	3351      	adds	r3, #81	; 0x51
 8015f44:	78ba      	ldrb	r2, [r7, #2]
 8015f46:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8015f48:	2300      	movs	r3, #0
}
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	3714      	adds	r7, #20
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f54:	4770      	bx	lr

08015f56 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8015f56:	b480      	push	{r7}
 8015f58:	b085      	sub	sp, #20
 8015f5a:	af00      	add	r7, sp, #0
 8015f5c:	6078      	str	r0, [r7, #4]
 8015f5e:	460b      	mov	r3, r1
 8015f60:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 8015f62:	2300      	movs	r3, #0
 8015f64:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015f6c:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8015f6e:	78fa      	ldrb	r2, [r7, #3]
 8015f70:	68b9      	ldr	r1, [r7, #8]
 8015f72:	4613      	mov	r3, r2
 8015f74:	009b      	lsls	r3, r3, #2
 8015f76:	4413      	add	r3, r2
 8015f78:	00db      	lsls	r3, r3, #3
 8015f7a:	440b      	add	r3, r1
 8015f7c:	333b      	adds	r3, #59	; 0x3b
 8015f7e:	781b      	ldrb	r3, [r3, #0]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d00a      	beq.n	8015f9a <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 8015f84:	78fa      	ldrb	r2, [r7, #3]
 8015f86:	68b9      	ldr	r1, [r7, #8]
 8015f88:	4613      	mov	r3, r2
 8015f8a:	009b      	lsls	r3, r3, #2
 8015f8c:	4413      	add	r3, r2
 8015f8e:	00db      	lsls	r3, r3, #3
 8015f90:	440b      	add	r3, r1
 8015f92:	3350      	adds	r3, #80	; 0x50
 8015f94:	781b      	ldrb	r3, [r3, #0]
 8015f96:	73fb      	strb	r3, [r7, #15]
 8015f98:	e009      	b.n	8015fae <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8015f9a:	78fa      	ldrb	r2, [r7, #3]
 8015f9c:	68b9      	ldr	r1, [r7, #8]
 8015f9e:	4613      	mov	r3, r2
 8015fa0:	009b      	lsls	r3, r3, #2
 8015fa2:	4413      	add	r3, r2
 8015fa4:	00db      	lsls	r3, r3, #3
 8015fa6:	440b      	add	r3, r1
 8015fa8:	3351      	adds	r3, #81	; 0x51
 8015faa:	781b      	ldrb	r3, [r3, #0]
 8015fac:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 8015fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8015fb0:	4618      	mov	r0, r3
 8015fb2:	3714      	adds	r7, #20
 8015fb4:	46bd      	mov	sp, r7
 8015fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fba:	4770      	bx	lr

08015fbc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8015fbc:	b580      	push	{r7, lr}
 8015fbe:	b082      	sub	sp, #8
 8015fc0:	af00      	add	r7, sp, #0
 8015fc2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8015fc4:	6878      	ldr	r0, [r7, #4]
 8015fc6:	f7eb f809 	bl	8000fdc <HAL_Delay>
}
 8015fca:	bf00      	nop
 8015fcc:	3708      	adds	r7, #8
 8015fce:	46bd      	mov	sp, r7
 8015fd0:	bd80      	pop	{r7, pc}

08015fd2 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8015fd2:	b480      	push	{r7}
 8015fd4:	b083      	sub	sp, #12
 8015fd6:	af00      	add	r7, sp, #0
 8015fd8:	4603      	mov	r3, r0
 8015fda:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8015fdc:	2300      	movs	r3, #0
}
 8015fde:	4618      	mov	r0, r3
 8015fe0:	370c      	adds	r7, #12
 8015fe2:	46bd      	mov	sp, r7
 8015fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fe8:	4770      	bx	lr
	...

08015fec <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8015fec:	b580      	push	{r7, lr}
 8015fee:	b084      	sub	sp, #16
 8015ff0:	af00      	add	r7, sp, #0
 8015ff2:	4603      	mov	r3, r0
 8015ff4:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8015ff6:	2301      	movs	r3, #1
 8015ff8:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8015ffa:	79fb      	ldrb	r3, [r7, #7]
 8015ffc:	4619      	mov	r1, r3
 8015ffe:	4808      	ldr	r0, [pc, #32]	; (8016020 <USBH_status+0x34>)
 8016000:	f7f6 ff37 	bl	800ce72 <USBH_MSC_UnitIsReady>
 8016004:	4603      	mov	r3, r0
 8016006:	2b00      	cmp	r3, #0
 8016008:	d002      	beq.n	8016010 <USBH_status+0x24>
  {
    res = RES_OK;
 801600a:	2300      	movs	r3, #0
 801600c:	73fb      	strb	r3, [r7, #15]
 801600e:	e001      	b.n	8016014 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8016010:	2301      	movs	r3, #1
 8016012:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8016014:	7bfb      	ldrb	r3, [r7, #15]
}
 8016016:	4618      	mov	r0, r3
 8016018:	3710      	adds	r7, #16
 801601a:	46bd      	mov	sp, r7
 801601c:	bd80      	pop	{r7, pc}
 801601e:	bf00      	nop
 8016020:	200315d4 	.word	0x200315d4

08016024 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8016024:	b580      	push	{r7, lr}
 8016026:	b094      	sub	sp, #80	; 0x50
 8016028:	af02      	add	r7, sp, #8
 801602a:	60b9      	str	r1, [r7, #8]
 801602c:	607a      	str	r2, [r7, #4]
 801602e:	603b      	str	r3, [r7, #0]
 8016030:	4603      	mov	r3, r0
 8016032:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8016034:	2301      	movs	r3, #1
 8016036:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 801603a:	7bf9      	ldrb	r1, [r7, #15]
 801603c:	683b      	ldr	r3, [r7, #0]
 801603e:	9300      	str	r3, [sp, #0]
 8016040:	68bb      	ldr	r3, [r7, #8]
 8016042:	687a      	ldr	r2, [r7, #4]
 8016044:	4812      	ldr	r0, [pc, #72]	; (8016090 <USBH_read+0x6c>)
 8016046:	f7f6 ff5e 	bl	800cf06 <USBH_MSC_Read>
 801604a:	4603      	mov	r3, r0
 801604c:	2b00      	cmp	r3, #0
 801604e:	d103      	bne.n	8016058 <USBH_read+0x34>
  {
    res = RES_OK;
 8016050:	2300      	movs	r3, #0
 8016052:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8016056:	e015      	b.n	8016084 <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8016058:	f107 0210 	add.w	r2, r7, #16
 801605c:	7bfb      	ldrb	r3, [r7, #15]
 801605e:	4619      	mov	r1, r3
 8016060:	480b      	ldr	r0, [pc, #44]	; (8016090 <USBH_read+0x6c>)
 8016062:	f7f6 ff2c 	bl	800cebe <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8016066:	7f7b      	ldrb	r3, [r7, #29]
 8016068:	2b28      	cmp	r3, #40	; 0x28
 801606a:	d003      	beq.n	8016074 <USBH_read+0x50>
 801606c:	2b3a      	cmp	r3, #58	; 0x3a
 801606e:	d001      	beq.n	8016074 <USBH_read+0x50>
 8016070:	2b04      	cmp	r3, #4
 8016072:	d103      	bne.n	801607c <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8016074:	2303      	movs	r3, #3
 8016076:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 801607a:	e003      	b.n	8016084 <USBH_read+0x60>

    default:
      res = RES_ERROR;
 801607c:	2301      	movs	r3, #1
 801607e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8016082:	bf00      	nop
    }
  }

  return res;
 8016084:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8016088:	4618      	mov	r0, r3
 801608a:	3748      	adds	r7, #72	; 0x48
 801608c:	46bd      	mov	sp, r7
 801608e:	bd80      	pop	{r7, pc}
 8016090:	200315d4 	.word	0x200315d4

08016094 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b094      	sub	sp, #80	; 0x50
 8016098:	af02      	add	r7, sp, #8
 801609a:	60b9      	str	r1, [r7, #8]
 801609c:	607a      	str	r2, [r7, #4]
 801609e:	603b      	str	r3, [r7, #0]
 80160a0:	4603      	mov	r3, r0
 80160a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80160a4:	2301      	movs	r3, #1
 80160a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 80160aa:	7bf9      	ldrb	r1, [r7, #15]
 80160ac:	683b      	ldr	r3, [r7, #0]
 80160ae:	9300      	str	r3, [sp, #0]
 80160b0:	68bb      	ldr	r3, [r7, #8]
 80160b2:	687a      	ldr	r2, [r7, #4]
 80160b4:	4817      	ldr	r0, [pc, #92]	; (8016114 <USBH_write+0x80>)
 80160b6:	f7f6 ff8f 	bl	800cfd8 <USBH_MSC_Write>
 80160ba:	4603      	mov	r3, r0
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d103      	bne.n	80160c8 <USBH_write+0x34>
  {
    res = RES_OK;
 80160c0:	2300      	movs	r3, #0
 80160c2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80160c6:	e01f      	b.n	8016108 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80160c8:	f107 0210 	add.w	r2, r7, #16
 80160cc:	7bfb      	ldrb	r3, [r7, #15]
 80160ce:	4619      	mov	r1, r3
 80160d0:	4810      	ldr	r0, [pc, #64]	; (8016114 <USBH_write+0x80>)
 80160d2:	f7f6 fef4 	bl	800cebe <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80160d6:	7f7b      	ldrb	r3, [r7, #29]
 80160d8:	2b27      	cmp	r3, #39	; 0x27
 80160da:	d009      	beq.n	80160f0 <USBH_write+0x5c>
 80160dc:	2b27      	cmp	r3, #39	; 0x27
 80160de:	dc02      	bgt.n	80160e6 <USBH_write+0x52>
 80160e0:	2b04      	cmp	r3, #4
 80160e2:	d009      	beq.n	80160f8 <USBH_write+0x64>
 80160e4:	e00c      	b.n	8016100 <USBH_write+0x6c>
 80160e6:	2b28      	cmp	r3, #40	; 0x28
 80160e8:	d006      	beq.n	80160f8 <USBH_write+0x64>
 80160ea:	2b3a      	cmp	r3, #58	; 0x3a
 80160ec:	d004      	beq.n	80160f8 <USBH_write+0x64>
 80160ee:	e007      	b.n	8016100 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 80160f0:	2302      	movs	r3, #2
 80160f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80160f6:	e007      	b.n	8016108 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 80160f8:	2303      	movs	r3, #3
 80160fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80160fe:	e003      	b.n	8016108 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8016100:	2301      	movs	r3, #1
 8016102:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8016106:	bf00      	nop
    }
  }

  return res;
 8016108:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801610c:	4618      	mov	r0, r3
 801610e:	3748      	adds	r7, #72	; 0x48
 8016110:	46bd      	mov	sp, r7
 8016112:	bd80      	pop	{r7, pc}
 8016114:	200315d4 	.word	0x200315d4

08016118 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8016118:	b580      	push	{r7, lr}
 801611a:	b090      	sub	sp, #64	; 0x40
 801611c:	af00      	add	r7, sp, #0
 801611e:	4603      	mov	r3, r0
 8016120:	603a      	str	r2, [r7, #0]
 8016122:	71fb      	strb	r3, [r7, #7]
 8016124:	460b      	mov	r3, r1
 8016126:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8016128:	2301      	movs	r3, #1
 801612a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 801612e:	79bb      	ldrb	r3, [r7, #6]
 8016130:	2b03      	cmp	r3, #3
 8016132:	d852      	bhi.n	80161da <USBH_ioctl+0xc2>
 8016134:	a201      	add	r2, pc, #4	; (adr r2, 801613c <USBH_ioctl+0x24>)
 8016136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801613a:	bf00      	nop
 801613c:	0801614d 	.word	0x0801614d
 8016140:	08016155 	.word	0x08016155
 8016144:	0801617f 	.word	0x0801617f
 8016148:	080161ab 	.word	0x080161ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 801614c:	2300      	movs	r3, #0
 801614e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8016152:	e045      	b.n	80161e0 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8016154:	f107 0208 	add.w	r2, r7, #8
 8016158:	79fb      	ldrb	r3, [r7, #7]
 801615a:	4619      	mov	r1, r3
 801615c:	4823      	ldr	r0, [pc, #140]	; (80161ec <USBH_ioctl+0xd4>)
 801615e:	f7f6 feae 	bl	800cebe <USBH_MSC_GetLUNInfo>
 8016162:	4603      	mov	r3, r0
 8016164:	2b00      	cmp	r3, #0
 8016166:	d106      	bne.n	8016176 <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8016168:	68fa      	ldr	r2, [r7, #12]
 801616a:	683b      	ldr	r3, [r7, #0]
 801616c:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 801616e:	2300      	movs	r3, #0
 8016170:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8016174:	e034      	b.n	80161e0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8016176:	2301      	movs	r3, #1
 8016178:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 801617c:	e030      	b.n	80161e0 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 801617e:	f107 0208 	add.w	r2, r7, #8
 8016182:	79fb      	ldrb	r3, [r7, #7]
 8016184:	4619      	mov	r1, r3
 8016186:	4819      	ldr	r0, [pc, #100]	; (80161ec <USBH_ioctl+0xd4>)
 8016188:	f7f6 fe99 	bl	800cebe <USBH_MSC_GetLUNInfo>
 801618c:	4603      	mov	r3, r0
 801618e:	2b00      	cmp	r3, #0
 8016190:	d107      	bne.n	80161a2 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8016192:	8a3b      	ldrh	r3, [r7, #16]
 8016194:	461a      	mov	r2, r3
 8016196:	683b      	ldr	r3, [r7, #0]
 8016198:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 801619a:	2300      	movs	r3, #0
 801619c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80161a0:	e01e      	b.n	80161e0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80161a2:	2301      	movs	r3, #1
 80161a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80161a8:	e01a      	b.n	80161e0 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80161aa:	f107 0208 	add.w	r2, r7, #8
 80161ae:	79fb      	ldrb	r3, [r7, #7]
 80161b0:	4619      	mov	r1, r3
 80161b2:	480e      	ldr	r0, [pc, #56]	; (80161ec <USBH_ioctl+0xd4>)
 80161b4:	f7f6 fe83 	bl	800cebe <USBH_MSC_GetLUNInfo>
 80161b8:	4603      	mov	r3, r0
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d109      	bne.n	80161d2 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 80161be:	8a3b      	ldrh	r3, [r7, #16]
 80161c0:	0a5b      	lsrs	r3, r3, #9
 80161c2:	b29b      	uxth	r3, r3
 80161c4:	461a      	mov	r2, r3
 80161c6:	683b      	ldr	r3, [r7, #0]
 80161c8:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80161ca:	2300      	movs	r3, #0
 80161cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80161d0:	e006      	b.n	80161e0 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80161d2:	2301      	movs	r3, #1
 80161d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80161d8:	e002      	b.n	80161e0 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 80161da:	2304      	movs	r3, #4
 80161dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 80161e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80161e4:	4618      	mov	r0, r3
 80161e6:	3740      	adds	r7, #64	; 0x40
 80161e8:	46bd      	mov	sp, r7
 80161ea:	bd80      	pop	{r7, pc}
 80161ec:	200315d4 	.word	0x200315d4

080161f0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 80161f0:	b580      	push	{r7, lr}
 80161f2:	b084      	sub	sp, #16
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	4603      	mov	r3, r0
 80161f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 80161fa:	79fb      	ldrb	r3, [r7, #7]
 80161fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state != 0)
 80161fe:	79fb      	ldrb	r3, [r7, #7]
 8016200:	2b00      	cmp	r3, #0
 8016202:	d002      	beq.n	801620a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8016204:	2301      	movs	r3, #1
 8016206:	73fb      	strb	r3, [r7, #15]
 8016208:	e001      	b.n	801620e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 801620a:	2300      	movs	r3, #0
 801620c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_12,(GPIO_PinState)data);
 801620e:	7bfb      	ldrb	r3, [r7, #15]
 8016210:	461a      	mov	r2, r3
 8016212:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8016216:	4803      	ldr	r0, [pc, #12]	; (8016224 <MX_DriverVbusFS+0x34>)
 8016218:	f7ed fb1c 	bl	8003854 <HAL_GPIO_WritePin>
}
 801621c:	bf00      	nop
 801621e:	3710      	adds	r7, #16
 8016220:	46bd      	mov	sp, r7
 8016222:	bd80      	pop	{r7, pc}
 8016224:	40021800 	.word	0x40021800

08016228 <ADPS9309_ReadRegs>:
* Input				: Register Address
* Output			: Data Read
* Return			: None
*******************************************************************************/
u8_t ADPS9309_ReadRegs(I2C_HandleTypeDef *hi2c, u8_t deviceAddr, u8_t Reg, u8_t* Data, u8_t len)
{
 8016228:	b580      	push	{r7, lr}
 801622a:	b086      	sub	sp, #24
 801622c:	af02      	add	r7, sp, #8
 801622e:	60f8      	str	r0, [r7, #12]
 8016230:	607b      	str	r3, [r7, #4]
 8016232:	460b      	mov	r3, r1
 8016234:	72fb      	strb	r3, [r7, #11]
 8016236:	4613      	mov	r3, r2
 8016238:	72bb      	strb	r3, [r7, #10]

  // Read using I2C bus. This is implemented in external source.
  if(!I2C_BufferRead(hi2c, Data, deviceAddr, Reg|ADPS_command_byte, len))
 801623a:	7afa      	ldrb	r2, [r7, #11]
 801623c:	7abb      	ldrb	r3, [r7, #10]
 801623e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8016242:	b2db      	uxtb	r3, r3
 8016244:	4619      	mov	r1, r3
 8016246:	7e3b      	ldrb	r3, [r7, #24]
 8016248:	9300      	str	r3, [sp, #0]
 801624a:	460b      	mov	r3, r1
 801624c:	6879      	ldr	r1, [r7, #4]
 801624e:	68f8      	ldr	r0, [r7, #12]
 8016250:	f002 fde2 	bl	8018e18 <I2C_BufferRead>
 8016254:	4603      	mov	r3, r0
 8016256:	2b00      	cmp	r3, #0
 8016258:	d101      	bne.n	801625e <ADPS9309_ReadRegs+0x36>
  return false;
 801625a:	2300      	movs	r3, #0
 801625c:	e000      	b.n	8016260 <ADPS9309_ReadRegs+0x38>
  else
  return true;
 801625e:	2301      	movs	r3, #1
}
 8016260:	4618      	mov	r0, r3
 8016262:	3710      	adds	r7, #16
 8016264:	46bd      	mov	sp, r7
 8016266:	bd80      	pop	{r7, pc}

08016268 <ADPS9309_WriteReg>:
*					: I2C writing function
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
u8_t ADPS9309_WriteReg(I2C_HandleTypeDef *hi2c, u8_t deviceAddress, u8_t WriteAddr, u8_t Data) {
 8016268:	b580      	push	{r7, lr}
 801626a:	b082      	sub	sp, #8
 801626c:	af00      	add	r7, sp, #0
 801626e:	6078      	str	r0, [r7, #4]
 8016270:	4608      	mov	r0, r1
 8016272:	4611      	mov	r1, r2
 8016274:	461a      	mov	r2, r3
 8016276:	4603      	mov	r3, r0
 8016278:	70fb      	strb	r3, [r7, #3]
 801627a:	460b      	mov	r3, r1
 801627c:	70bb      	strb	r3, [r7, #2]
 801627e:	4613      	mov	r3, r2
 8016280:	707b      	strb	r3, [r7, #1]

	// Write using I2C bus. This is implemented in external source.
  I2C_ByteWrite(hi2c, &Data,  deviceAddress,  WriteAddr|ADPS_command_byte);
 8016282:	78fa      	ldrb	r2, [r7, #3]
 8016284:	78bb      	ldrb	r3, [r7, #2]
 8016286:	f063 033f 	orn	r3, r3, #63	; 0x3f
 801628a:	b2db      	uxtb	r3, r3
 801628c:	1c79      	adds	r1, r7, #1
 801628e:	6878      	ldr	r0, [r7, #4]
 8016290:	f002 fde7 	bl	8018e62 <I2C_ByteWrite>
  return true;
 8016294:	2301      	movs	r3, #1
}
 8016296:	4618      	mov	r0, r3
 8016298:	3708      	adds	r7, #8
 801629a:	46bd      	mov	sp, r7
 801629c:	bd80      	pop	{r7, pc}
	...

080162a0 <ADPS9309_Init>:
* Description    : Sets control registers for ADPS-9301 to run
* Input          : None
* Return         : None
*******************************************************************************/
uint8_t ADPS9309_Init(void)
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b084      	sub	sp, #16
 80162a4:	af02      	add	r7, sp, #8
	uint16_t s;
	HAL_StatusTypeDef RES;
	u8_t Device_ID = 0;
 80162a6:	2300      	movs	r3, #0
 80162a8:	71bb      	strb	r3, [r7, #6]
	float Test;

	RES = HAL_I2C_IsDeviceReady(&hi2c2,ADPS_I2C_ADDRESS,20,200);	//Check if device is ready for communication, 20 attempts, 200 ms timeout
 80162aa:	23c8      	movs	r3, #200	; 0xc8
 80162ac:	2214      	movs	r2, #20
 80162ae:	2152      	movs	r1, #82	; 0x52
 80162b0:	4814      	ldr	r0, [pc, #80]	; (8016304 <ADPS9309_Init+0x64>)
 80162b2:	f7ef fa29 	bl	8005708 <HAL_I2C_IsDeviceReady>
 80162b6:	4603      	mov	r3, r0
 80162b8:	71fb      	strb	r3, [r7, #7]

	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, CONTROL, 3);						// power device on
 80162ba:	2303      	movs	r3, #3
 80162bc:	2200      	movs	r2, #0
 80162be:	2152      	movs	r1, #82	; 0x52
 80162c0:	4810      	ldr	r0, [pc, #64]	; (8016304 <ADPS9309_Init+0x64>)
 80162c2:	f7ff ffd1 	bl	8016268 <ADPS9309_WriteReg>
	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, TIMING, timing_value);			// set auto-sample interval
 80162c6:	2301      	movs	r3, #1
 80162c8:	2201      	movs	r2, #1
 80162ca:	2152      	movs	r1, #82	; 0x52
 80162cc:	480d      	ldr	r0, [pc, #52]	; (8016304 <ADPS9309_Init+0x64>)
 80162ce:	f7ff ffcb 	bl	8016268 <ADPS9309_WriteReg>

	ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, CHIP_ID, &Device_ID, 1);
 80162d2:	1dba      	adds	r2, r7, #6
 80162d4:	2301      	movs	r3, #1
 80162d6:	9300      	str	r3, [sp, #0]
 80162d8:	4613      	mov	r3, r2
 80162da:	220a      	movs	r2, #10
 80162dc:	2152      	movs	r1, #82	; 0x52
 80162de:	4809      	ldr	r0, [pc, #36]	; (8016304 <ADPS9309_Init+0x64>)
 80162e0:	f7ff ffa2 	bl	8016228 <ADPS9309_ReadRegs>

	if ((Device_ID & 0xF0) != 0b01110000)		//expect a device ID of 80 (decimal)
 80162e4:	79bb      	ldrb	r3, [r7, #6]
 80162e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80162ea:	2b70      	cmp	r3, #112	; 0x70
 80162ec:	d004      	beq.n	80162f8 <ADPS9309_Init+0x58>
	{
		Delay(50);
 80162ee:	2032      	movs	r0, #50	; 0x32
 80162f0:	f006 fe28 	bl	801cf44 <Delay>
		return (uint8_t) APDS9309_ERROR;
 80162f4:	2301      	movs	r3, #1
 80162f6:	e000      	b.n	80162fa <ADPS9309_Init+0x5a>
	}
	else
	{
		return (uint8_t) APDS9309_OK;
 80162f8:	2300      	movs	r3, #0
	}
}
 80162fa:	4618      	mov	r0, r3
 80162fc:	3708      	adds	r7, #8
 80162fe:	46bd      	mov	sp, r7
 8016300:	bd80      	pop	{r7, pc}
 8016302:	bf00      	nop
 8016304:	200313c0 	.word	0x200313c0

08016308 <ADPS9309_GetValues>:
 * Populates argument array as follow:
 * ADPS9301_Values[0] = Light + IR Reading
 * ADPS9301_Values[1] = IR Reading
 *-----------------------------------------*/
bool ADPS9309_GetValues(uint16_t *ADPS9301_Values)
{
 8016308:	b580      	push	{r7, lr}
 801630a:	b086      	sub	sp, #24
 801630c:	af02      	add	r7, sp, #8
 801630e:	6078      	str	r0, [r7, #4]
	u8_t raw_values[4];

	if (!ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, DATA0_L, raw_values, 4) )
 8016310:	f107 020c 	add.w	r2, r7, #12
 8016314:	2304      	movs	r3, #4
 8016316:	9300      	str	r3, [sp, #0]
 8016318:	4613      	mov	r3, r2
 801631a:	220c      	movs	r2, #12
 801631c:	2152      	movs	r1, #82	; 0x52
 801631e:	4811      	ldr	r0, [pc, #68]	; (8016364 <ADPS9309_GetValues+0x5c>)
 8016320:	f7ff ff82 	bl	8016228 <ADPS9309_ReadRegs>
 8016324:	4603      	mov	r3, r0
 8016326:	2b00      	cmp	r3, #0
 8016328:	d101      	bne.n	801632e <ADPS9309_GetValues+0x26>
	{
		return false;
 801632a:	2300      	movs	r3, #0
 801632c:	e015      	b.n	801635a <ADPS9309_GetValues+0x52>
	}
	else
	{
		ADPS9301_Values[0] = (((u16_t)raw_values[0]) | ((u16_t)raw_values[1]<<8));
 801632e:	7b3b      	ldrb	r3, [r7, #12]
 8016330:	b21a      	sxth	r2, r3
 8016332:	7b7b      	ldrb	r3, [r7, #13]
 8016334:	021b      	lsls	r3, r3, #8
 8016336:	b21b      	sxth	r3, r3
 8016338:	4313      	orrs	r3, r2
 801633a:	b21b      	sxth	r3, r3
 801633c:	b29a      	uxth	r2, r3
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	801a      	strh	r2, [r3, #0]
		ADPS9301_Values[1] = (((u16_t)raw_values[2]) | ((u16_t)raw_values[3]<<8));
 8016342:	687b      	ldr	r3, [r7, #4]
 8016344:	3302      	adds	r3, #2
 8016346:	7bba      	ldrb	r2, [r7, #14]
 8016348:	b211      	sxth	r1, r2
 801634a:	7bfa      	ldrb	r2, [r7, #15]
 801634c:	0212      	lsls	r2, r2, #8
 801634e:	b212      	sxth	r2, r2
 8016350:	430a      	orrs	r2, r1
 8016352:	b212      	sxth	r2, r2
 8016354:	b292      	uxth	r2, r2
 8016356:	801a      	strh	r2, [r3, #0]
		return true;
 8016358:	2301      	movs	r3, #1
	}
}
 801635a:	4618      	mov	r0, r3
 801635c:	3710      	adds	r7, #16
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}
 8016362:	bf00      	nop
 8016364:	200313c0 	.word	0x200313c0

08016368 <BSP_LCD_GetXSize>:
/**
 * @brief  Gets the LCD X size.
 * @retval Used LCD X size
 */
uint32_t BSP_LCD_GetXSize(void)
{
 8016368:	b480      	push	{r7}
 801636a:	af00      	add	r7, sp, #0
	return (BSP_LCD_X_Size);
 801636c:	4b03      	ldr	r3, [pc, #12]	; (801637c <BSP_LCD_GetXSize+0x14>)
 801636e:	681b      	ldr	r3, [r3, #0]
}
 8016370:	4618      	mov	r0, r3
 8016372:	46bd      	mov	sp, r7
 8016374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016378:	4770      	bx	lr
 801637a:	bf00      	nop
 801637c:	20021380 	.word	0x20021380

08016380 <BSP_LCD_GetYSize>:
/**
 * @brief  Gets the LCD Y size.
 * @retval Used LCD Y size
 */
uint32_t BSP_LCD_GetYSize(void)
{
 8016380:	b480      	push	{r7}
 8016382:	af00      	add	r7, sp, #0
	return (BSP_LCD_Y_Size);
 8016384:	4b03      	ldr	r3, [pc, #12]	; (8016394 <BSP_LCD_GetYSize+0x14>)
 8016386:	681b      	ldr	r3, [r3, #0]
}
 8016388:	4618      	mov	r0, r3
 801638a:	46bd      	mov	sp, r7
 801638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016390:	4770      	bx	lr
 8016392:	bf00      	nop
 8016394:	20021408 	.word	0x20021408

08016398 <BSP_LCD_LayerDefaultInit>:
 * @param  LayerIndex: Layer foreground or background
 * @param  FB_Address: Layer frame buffer
 * @retval None
 */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8016398:	b580      	push	{r7, lr}
 801639a:	b090      	sub	sp, #64	; 0x40
 801639c:	af00      	add	r7, sp, #0
 801639e:	4603      	mov	r3, r0
 80163a0:	6039      	str	r1, [r7, #0]
 80163a2:	80fb      	strh	r3, [r7, #6]
	LCD_LayerCfgTypeDef  Layercfg;

	/* Layer Init */
	Layercfg.WindowX0 = 0;
 80163a4:	2300      	movs	r3, #0
 80163a6:	60fb      	str	r3, [r7, #12]
	Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80163a8:	f7ff ffde 	bl	8016368 <BSP_LCD_GetXSize>
 80163ac:	4603      	mov	r3, r0
 80163ae:	613b      	str	r3, [r7, #16]
	Layercfg.WindowY0 = 0;
 80163b0:	2300      	movs	r3, #0
 80163b2:	617b      	str	r3, [r7, #20]
	Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80163b4:	f7ff ffe4 	bl	8016380 <BSP_LCD_GetYSize>
 80163b8:	4603      	mov	r3, r0
 80163ba:	61bb      	str	r3, [r7, #24]
	Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80163bc:	2302      	movs	r3, #2
 80163be:	61fb      	str	r3, [r7, #28]
	Layercfg.FBStartAdress = FB_Address;
 80163c0:	683b      	ldr	r3, [r7, #0]
 80163c2:	633b      	str	r3, [r7, #48]	; 0x30
	Layercfg.Alpha = 255;
 80163c4:	23ff      	movs	r3, #255	; 0xff
 80163c6:	623b      	str	r3, [r7, #32]

	Layercfg.Alpha0 = 0;
 80163c8:	2300      	movs	r3, #0
 80163ca:	627b      	str	r3, [r7, #36]	; 0x24
	Layercfg.Backcolor.Blue = 0;
 80163cc:	2300      	movs	r3, #0
 80163ce:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	Layercfg.Backcolor.Green = 0;
 80163d2:	2300      	movs	r3, #0
 80163d4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	Layercfg.Backcolor.Red = 0;
 80163d8:	2300      	movs	r3, #0
 80163da:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80163de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80163e2:	62bb      	str	r3, [r7, #40]	; 0x28
	Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80163e4:	2307      	movs	r3, #7
 80163e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80163e8:	f7ff ffbe 	bl	8016368 <BSP_LCD_GetXSize>
 80163ec:	4603      	mov	r3, r0
 80163ee:	637b      	str	r3, [r7, #52]	; 0x34
	Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80163f0:	f7ff ffc6 	bl	8016380 <BSP_LCD_GetYSize>
 80163f4:	4603      	mov	r3, r0
 80163f6:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex);
 80163f8:	88fa      	ldrh	r2, [r7, #6]
 80163fa:	f107 030c 	add.w	r3, r7, #12
 80163fe:	4619      	mov	r1, r3
 8016400:	4812      	ldr	r0, [pc, #72]	; (801644c <BSP_LCD_LayerDefaultInit+0xb4>)
 8016402:	f7ef fec3 	bl	800618c <HAL_LTDC_ConfigLayer>

	DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8016406:	88fa      	ldrh	r2, [r7, #6]
 8016408:	4911      	ldr	r1, [pc, #68]	; (8016450 <BSP_LCD_LayerDefaultInit+0xb8>)
 801640a:	4613      	mov	r3, r2
 801640c:	005b      	lsls	r3, r3, #1
 801640e:	4413      	add	r3, r2
 8016410:	009b      	lsls	r3, r3, #2
 8016412:	440b      	add	r3, r1
 8016414:	3304      	adds	r3, #4
 8016416:	f04f 32ff 	mov.w	r2, #4294967295
 801641a:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].pFont     = &Font24;
 801641c:	88fa      	ldrh	r2, [r7, #6]
 801641e:	490c      	ldr	r1, [pc, #48]	; (8016450 <BSP_LCD_LayerDefaultInit+0xb8>)
 8016420:	4613      	mov	r3, r2
 8016422:	005b      	lsls	r3, r3, #1
 8016424:	4413      	add	r3, r2
 8016426:	009b      	lsls	r3, r3, #2
 8016428:	440b      	add	r3, r1
 801642a:	3308      	adds	r3, #8
 801642c:	4a09      	ldr	r2, [pc, #36]	; (8016454 <BSP_LCD_LayerDefaultInit+0xbc>)
 801642e:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8016430:	88fa      	ldrh	r2, [r7, #6]
 8016432:	4907      	ldr	r1, [pc, #28]	; (8016450 <BSP_LCD_LayerDefaultInit+0xb8>)
 8016434:	4613      	mov	r3, r2
 8016436:	005b      	lsls	r3, r3, #1
 8016438:	4413      	add	r3, r2
 801643a:	009b      	lsls	r3, r3, #2
 801643c:	440b      	add	r3, r1
 801643e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8016442:	601a      	str	r2, [r3, #0]
}
 8016444:	bf00      	nop
 8016446:	3740      	adds	r7, #64	; 0x40
 8016448:	46bd      	mov	sp, r7
 801644a:	bd80      	pop	{r7, pc}
 801644c:	20031cb8 	.word	0x20031cb8
 8016450:	20020a50 	.word	0x20020a50
 8016454:	20020020 	.word	0x20020020

08016458 <BSP_LCD_SelectLayer>:
/**
 * @brief  Selects the LCD Layer.
 * @param  LayerIndex: Layer foreground or background
 */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8016458:	b480      	push	{r7}
 801645a:	b083      	sub	sp, #12
 801645c:	af00      	add	r7, sp, #0
 801645e:	6078      	str	r0, [r7, #4]
	ActiveLayer = LayerIndex;
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	b2da      	uxtb	r2, r3
 8016464:	4b03      	ldr	r3, [pc, #12]	; (8016474 <BSP_LCD_SelectLayer+0x1c>)
 8016466:	701a      	strb	r2, [r3, #0]

}
 8016468:	bf00      	nop
 801646a:	370c      	adds	r7, #12
 801646c:	46bd      	mov	sp, r7
 801646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016472:	4770      	bx	lr
 8016474:	20020a4d 	.word	0x20020a4d

08016478 <BSP_LCD_SetLayerVisible>:
 *          This parameter can be one of the following values:
 *            @arg  ENABLE
 *            @arg  DISABLE
 */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8016478:	b480      	push	{r7}
 801647a:	b083      	sub	sp, #12
 801647c:	af00      	add	r7, sp, #0
 801647e:	6078      	str	r0, [r7, #4]
 8016480:	460b      	mov	r3, r1
 8016482:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8016484:	78fb      	ldrb	r3, [r7, #3]
 8016486:	2b01      	cmp	r3, #1
 8016488:	d113      	bne.n	80164b2 <BSP_LCD_SetLayerVisible+0x3a>
	{
		__HAL_LTDC_LAYER_ENABLE(&(hltdc_discovery), LayerIndex);
 801648a:	4b1a      	ldr	r3, [pc, #104]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 801648c:	681b      	ldr	r3, [r3, #0]
 801648e:	461a      	mov	r2, r3
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	01db      	lsls	r3, r3, #7
 8016494:	4413      	add	r3, r2
 8016496:	3384      	adds	r3, #132	; 0x84
 8016498:	461a      	mov	r2, r3
 801649a:	4b16      	ldr	r3, [pc, #88]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	4619      	mov	r1, r3
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	01db      	lsls	r3, r3, #7
 80164a4:	440b      	add	r3, r1
 80164a6:	3384      	adds	r3, #132	; 0x84
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	f043 0301 	orr.w	r3, r3, #1
 80164ae:	6013      	str	r3, [r2, #0]
 80164b0:	e012      	b.n	80164d8 <BSP_LCD_SetLayerVisible+0x60>
	}
	else
	{
		__HAL_LTDC_LAYER_DISABLE(&(hltdc_discovery), LayerIndex);
 80164b2:	4b10      	ldr	r3, [pc, #64]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	461a      	mov	r2, r3
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	01db      	lsls	r3, r3, #7
 80164bc:	4413      	add	r3, r2
 80164be:	3384      	adds	r3, #132	; 0x84
 80164c0:	461a      	mov	r2, r3
 80164c2:	4b0c      	ldr	r3, [pc, #48]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 80164c4:	681b      	ldr	r3, [r3, #0]
 80164c6:	4619      	mov	r1, r3
 80164c8:	687b      	ldr	r3, [r7, #4]
 80164ca:	01db      	lsls	r3, r3, #7
 80164cc:	440b      	add	r3, r1
 80164ce:	3384      	adds	r3, #132	; 0x84
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	f023 0301 	bic.w	r3, r3, #1
 80164d6:	6013      	str	r3, [r2, #0]
	}
	__HAL_LTDC_RELOAD_CONFIG(&(hltdc_discovery));
 80164d8:	4b06      	ldr	r3, [pc, #24]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 80164da:	681b      	ldr	r3, [r3, #0]
 80164dc:	4a05      	ldr	r2, [pc, #20]	; (80164f4 <BSP_LCD_SetLayerVisible+0x7c>)
 80164de:	6812      	ldr	r2, [r2, #0]
 80164e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80164e2:	f042 0201 	orr.w	r2, r2, #1
 80164e6:	625a      	str	r2, [r3, #36]	; 0x24

}
 80164e8:	bf00      	nop
 80164ea:	370c      	adds	r7, #12
 80164ec:	46bd      	mov	sp, r7
 80164ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f2:	4770      	bx	lr
 80164f4:	20031cb8 	.word	0x20031cb8

080164f8 <BSP_LCD_SetTextColor>:
/**
 * @brief  Sets the LCD text color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80164f8:	b480      	push	{r7}
 80164fa:	b083      	sub	sp, #12
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].TextColor = Color;
 8016500:	4b08      	ldr	r3, [pc, #32]	; (8016524 <BSP_LCD_SetTextColor+0x2c>)
 8016502:	781b      	ldrb	r3, [r3, #0]
 8016504:	4619      	mov	r1, r3
 8016506:	4a08      	ldr	r2, [pc, #32]	; (8016528 <BSP_LCD_SetTextColor+0x30>)
 8016508:	460b      	mov	r3, r1
 801650a:	005b      	lsls	r3, r3, #1
 801650c:	440b      	add	r3, r1
 801650e:	009b      	lsls	r3, r3, #2
 8016510:	4413      	add	r3, r2
 8016512:	687a      	ldr	r2, [r7, #4]
 8016514:	601a      	str	r2, [r3, #0]
}
 8016516:	bf00      	nop
 8016518:	370c      	adds	r7, #12
 801651a:	46bd      	mov	sp, r7
 801651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016520:	4770      	bx	lr
 8016522:	bf00      	nop
 8016524:	20020a4d 	.word	0x20020a4d
 8016528:	20020a50 	.word	0x20020a50

0801652c <BSP_LCD_SetBackColor>:
/**
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 801652c:	b480      	push	{r7}
 801652e:	b083      	sub	sp, #12
 8016530:	af00      	add	r7, sp, #0
 8016532:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].BackColor = Color;
 8016534:	4b08      	ldr	r3, [pc, #32]	; (8016558 <BSP_LCD_SetBackColor+0x2c>)
 8016536:	781b      	ldrb	r3, [r3, #0]
 8016538:	4619      	mov	r1, r3
 801653a:	4a08      	ldr	r2, [pc, #32]	; (801655c <BSP_LCD_SetBackColor+0x30>)
 801653c:	460b      	mov	r3, r1
 801653e:	005b      	lsls	r3, r3, #1
 8016540:	440b      	add	r3, r1
 8016542:	009b      	lsls	r3, r3, #2
 8016544:	4413      	add	r3, r2
 8016546:	3304      	adds	r3, #4
 8016548:	687a      	ldr	r2, [r7, #4]
 801654a:	601a      	str	r2, [r3, #0]
}
 801654c:	bf00      	nop
 801654e:	370c      	adds	r7, #12
 8016550:	46bd      	mov	sp, r7
 8016552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016556:	4770      	bx	lr
 8016558:	20020a4d 	.word	0x20020a4d
 801655c:	20020a50 	.word	0x20020a50

08016560 <BSP_LCD_SetFont>:
/**
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8016560:	b480      	push	{r7}
 8016562:	b083      	sub	sp, #12
 8016564:	af00      	add	r7, sp, #0
 8016566:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].pFont = fonts;
 8016568:	4b08      	ldr	r3, [pc, #32]	; (801658c <BSP_LCD_SetFont+0x2c>)
 801656a:	781b      	ldrb	r3, [r3, #0]
 801656c:	4619      	mov	r1, r3
 801656e:	4a08      	ldr	r2, [pc, #32]	; (8016590 <BSP_LCD_SetFont+0x30>)
 8016570:	460b      	mov	r3, r1
 8016572:	005b      	lsls	r3, r3, #1
 8016574:	440b      	add	r3, r1
 8016576:	009b      	lsls	r3, r3, #2
 8016578:	4413      	add	r3, r2
 801657a:	3308      	adds	r3, #8
 801657c:	687a      	ldr	r2, [r7, #4]
 801657e:	601a      	str	r2, [r3, #0]
}
 8016580:	bf00      	nop
 8016582:	370c      	adds	r7, #12
 8016584:	46bd      	mov	sp, r7
 8016586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801658a:	4770      	bx	lr
 801658c:	20020a4d 	.word	0x20020a4d
 8016590:	20020a50 	.word	0x20020a50

08016594 <BSP_LCD_Clear>:
/**
 * @brief  Clears the whole currently active layer of LTDC.
 * @param  Color: Color of the background
 */
void BSP_LCD_Clear(uint32_t Color)
{
 8016594:	b5b0      	push	{r4, r5, r7, lr}
 8016596:	b084      	sub	sp, #16
 8016598:	af02      	add	r7, sp, #8
 801659a:	6078      	str	r0, [r7, #4]
	/* Clear the LCD */
	LL_FillBuffer(0, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 801659c:	4b0f      	ldr	r3, [pc, #60]	; (80165dc <BSP_LCD_Clear+0x48>)
 801659e:	781b      	ldrb	r3, [r3, #0]
 80165a0:	4619      	mov	r1, r3
 80165a2:	4a0f      	ldr	r2, [pc, #60]	; (80165e0 <BSP_LCD_Clear+0x4c>)
 80165a4:	2334      	movs	r3, #52	; 0x34
 80165a6:	fb03 f301 	mul.w	r3, r3, r1
 80165aa:	4413      	add	r3, r2
 80165ac:	335c      	adds	r3, #92	; 0x5c
 80165ae:	681b      	ldr	r3, [r3, #0]
 80165b0:	461c      	mov	r4, r3
 80165b2:	f7ff fed9 	bl	8016368 <BSP_LCD_GetXSize>
 80165b6:	4605      	mov	r5, r0
 80165b8:	f7ff fee2 	bl	8016380 <BSP_LCD_GetYSize>
 80165bc:	4602      	mov	r2, r0
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	9301      	str	r3, [sp, #4]
 80165c2:	2300      	movs	r3, #0
 80165c4:	9300      	str	r3, [sp, #0]
 80165c6:	4613      	mov	r3, r2
 80165c8:	462a      	mov	r2, r5
 80165ca:	4621      	mov	r1, r4
 80165cc:	2000      	movs	r0, #0
 80165ce:	f000 fb7d 	bl	8016ccc <LL_FillBuffer>

}
 80165d2:	bf00      	nop
 80165d4:	3708      	adds	r7, #8
 80165d6:	46bd      	mov	sp, r7
 80165d8:	bdb0      	pop	{r4, r5, r7, pc}
 80165da:	bf00      	nop
 80165dc:	20020a4d 	.word	0x20020a4d
 80165e0:	20031cb8 	.word	0x20031cb8

080165e4 <BSP_LCD_DisplayChar>:
 * @param  Ypos: Line where to display the character shape.
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80165e4:	b590      	push	{r4, r7, lr}
 80165e6:	b083      	sub	sp, #12
 80165e8:	af00      	add	r7, sp, #0
 80165ea:	4603      	mov	r3, r0
 80165ec:	80fb      	strh	r3, [r7, #6]
 80165ee:	460b      	mov	r3, r1
 80165f0:	80bb      	strh	r3, [r7, #4]
 80165f2:	4613      	mov	r3, r2
 80165f4:	70fb      	strb	r3, [r7, #3]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80165f6:	4b1d      	ldr	r3, [pc, #116]	; (801666c <BSP_LCD_DisplayChar+0x88>)
 80165f8:	781b      	ldrb	r3, [r3, #0]
 80165fa:	4619      	mov	r1, r3
 80165fc:	4a1c      	ldr	r2, [pc, #112]	; (8016670 <BSP_LCD_DisplayChar+0x8c>)
 80165fe:	460b      	mov	r3, r1
 8016600:	005b      	lsls	r3, r3, #1
 8016602:	440b      	add	r3, r1
 8016604:	009b      	lsls	r3, r3, #2
 8016606:	4413      	add	r3, r2
 8016608:	3308      	adds	r3, #8
 801660a:	681b      	ldr	r3, [r3, #0]
 801660c:	681a      	ldr	r2, [r3, #0]
 801660e:	78fb      	ldrb	r3, [r7, #3]
 8016610:	f1a3 0120 	sub.w	r1, r3, #32
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8016614:	4b15      	ldr	r3, [pc, #84]	; (801666c <BSP_LCD_DisplayChar+0x88>)
 8016616:	781b      	ldrb	r3, [r3, #0]
 8016618:	461c      	mov	r4, r3
 801661a:	4815      	ldr	r0, [pc, #84]	; (8016670 <BSP_LCD_DisplayChar+0x8c>)
 801661c:	4623      	mov	r3, r4
 801661e:	005b      	lsls	r3, r3, #1
 8016620:	4423      	add	r3, r4
 8016622:	009b      	lsls	r3, r3, #2
 8016624:	4403      	add	r3, r0
 8016626:	3308      	adds	r3, #8
 8016628:	681b      	ldr	r3, [r3, #0]
 801662a:	88db      	ldrh	r3, [r3, #6]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 801662c:	fb03 f101 	mul.w	r1, r3, r1
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8016630:	4b0e      	ldr	r3, [pc, #56]	; (801666c <BSP_LCD_DisplayChar+0x88>)
 8016632:	781b      	ldrb	r3, [r3, #0]
 8016634:	461c      	mov	r4, r3
 8016636:	480e      	ldr	r0, [pc, #56]	; (8016670 <BSP_LCD_DisplayChar+0x8c>)
 8016638:	4623      	mov	r3, r4
 801663a:	005b      	lsls	r3, r3, #1
 801663c:	4423      	add	r3, r4
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	4403      	add	r3, r0
 8016642:	3308      	adds	r3, #8
 8016644:	681b      	ldr	r3, [r3, #0]
 8016646:	889b      	ldrh	r3, [r3, #4]
 8016648:	3307      	adds	r3, #7
 801664a:	2b00      	cmp	r3, #0
 801664c:	da00      	bge.n	8016650 <BSP_LCD_DisplayChar+0x6c>
 801664e:	3307      	adds	r3, #7
 8016650:	10db      	asrs	r3, r3, #3
 8016652:	fb03 f301 	mul.w	r3, r3, r1
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8016656:	441a      	add	r2, r3
 8016658:	88b9      	ldrh	r1, [r7, #4]
 801665a:	88fb      	ldrh	r3, [r7, #6]
 801665c:	4618      	mov	r0, r3
 801665e:	f000 fa79 	bl	8016b54 <DrawChar>
}
 8016662:	bf00      	nop
 8016664:	370c      	adds	r7, #12
 8016666:	46bd      	mov	sp, r7
 8016668:	bd90      	pop	{r4, r7, pc}
 801666a:	bf00      	nop
 801666c:	20020a4d 	.word	0x20020a4d
 8016670:	20020a50 	.word	0x20020a50

08016674 <BSP_LCD_DisplayStringAt>:
 *            @arg  CENTER_MODE
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8016674:	b5b0      	push	{r4, r5, r7, lr}
 8016676:	b088      	sub	sp, #32
 8016678:	af00      	add	r7, sp, #0
 801667a:	60ba      	str	r2, [r7, #8]
 801667c:	461a      	mov	r2, r3
 801667e:	4603      	mov	r3, r0
 8016680:	81fb      	strh	r3, [r7, #14]
 8016682:	460b      	mov	r3, r1
 8016684:	81bb      	strh	r3, [r7, #12]
 8016686:	4613      	mov	r3, r2
 8016688:	71fb      	strb	r3, [r7, #7]
	uint16_t refcolumn = 1, i = 0;
 801668a:	2301      	movs	r3, #1
 801668c:	83fb      	strh	r3, [r7, #30]
 801668e:	2300      	movs	r3, #0
 8016690:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 8016692:	2300      	movs	r3, #0
 8016694:	61bb      	str	r3, [r7, #24]
 8016696:	2300      	movs	r3, #0
 8016698:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 801669a:	68bb      	ldr	r3, [r7, #8]
 801669c:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 801669e:	e002      	b.n	80166a6 <BSP_LCD_DisplayStringAt+0x32>
 80166a0:	69bb      	ldr	r3, [r7, #24]
 80166a2:	3301      	adds	r3, #1
 80166a4:	61bb      	str	r3, [r7, #24]
 80166a6:	697b      	ldr	r3, [r7, #20]
 80166a8:	1c5a      	adds	r2, r3, #1
 80166aa:	617a      	str	r2, [r7, #20]
 80166ac:	781b      	ldrb	r3, [r3, #0]
 80166ae:	2b00      	cmp	r3, #0
 80166b0:	d1f6      	bne.n	80166a0 <BSP_LCD_DisplayStringAt+0x2c>

	/* Characters number per line */
	xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80166b2:	f7ff fe59 	bl	8016368 <BSP_LCD_GetXSize>
 80166b6:	4b52      	ldr	r3, [pc, #328]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 80166b8:	781b      	ldrb	r3, [r3, #0]
 80166ba:	4619      	mov	r1, r3
 80166bc:	4a51      	ldr	r2, [pc, #324]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 80166be:	460b      	mov	r3, r1
 80166c0:	005b      	lsls	r3, r3, #1
 80166c2:	440b      	add	r3, r1
 80166c4:	009b      	lsls	r3, r3, #2
 80166c6:	4413      	add	r3, r2
 80166c8:	3308      	adds	r3, #8
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	889b      	ldrh	r3, [r3, #4]
 80166ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80166d2:	613b      	str	r3, [r7, #16]

	switch (Mode)
 80166d4:	79fb      	ldrb	r3, [r7, #7]
 80166d6:	2b02      	cmp	r3, #2
 80166d8:	d01d      	beq.n	8016716 <BSP_LCD_DisplayStringAt+0xa2>
 80166da:	2b03      	cmp	r3, #3
 80166dc:	d018      	beq.n	8016710 <BSP_LCD_DisplayStringAt+0x9c>
 80166de:	2b01      	cmp	r3, #1
 80166e0:	d130      	bne.n	8016744 <BSP_LCD_DisplayStringAt+0xd0>
	{
	case CENTER_MODE:
	{
		refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80166e2:	693a      	ldr	r2, [r7, #16]
 80166e4:	69bb      	ldr	r3, [r7, #24]
 80166e6:	1ad2      	subs	r2, r2, r3
 80166e8:	4b45      	ldr	r3, [pc, #276]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 80166ea:	781b      	ldrb	r3, [r3, #0]
 80166ec:	4618      	mov	r0, r3
 80166ee:	4945      	ldr	r1, [pc, #276]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 80166f0:	4603      	mov	r3, r0
 80166f2:	005b      	lsls	r3, r3, #1
 80166f4:	4403      	add	r3, r0
 80166f6:	009b      	lsls	r3, r3, #2
 80166f8:	440b      	add	r3, r1
 80166fa:	3308      	adds	r3, #8
 80166fc:	681b      	ldr	r3, [r3, #0]
 80166fe:	889b      	ldrh	r3, [r3, #4]
 8016700:	fb03 f302 	mul.w	r3, r3, r2
 8016704:	085b      	lsrs	r3, r3, #1
 8016706:	b29a      	uxth	r2, r3
 8016708:	89fb      	ldrh	r3, [r7, #14]
 801670a:	4413      	add	r3, r2
 801670c:	83fb      	strh	r3, [r7, #30]
		break;
 801670e:	e01c      	b.n	801674a <BSP_LCD_DisplayStringAt+0xd6>
	}
	case LEFT_MODE:
	{
		refcolumn = Xpos;
 8016710:	89fb      	ldrh	r3, [r7, #14]
 8016712:	83fb      	strh	r3, [r7, #30]
		break;
 8016714:	e019      	b.n	801674a <BSP_LCD_DisplayStringAt+0xd6>
	}
	case RIGHT_MODE:
	{
		refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8016716:	693a      	ldr	r2, [r7, #16]
 8016718:	69bb      	ldr	r3, [r7, #24]
 801671a:	1ad3      	subs	r3, r2, r3
 801671c:	b29a      	uxth	r2, r3
 801671e:	4b38      	ldr	r3, [pc, #224]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 8016720:	781b      	ldrb	r3, [r3, #0]
 8016722:	4618      	mov	r0, r3
 8016724:	4937      	ldr	r1, [pc, #220]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 8016726:	4603      	mov	r3, r0
 8016728:	005b      	lsls	r3, r3, #1
 801672a:	4403      	add	r3, r0
 801672c:	009b      	lsls	r3, r3, #2
 801672e:	440b      	add	r3, r1
 8016730:	3308      	adds	r3, #8
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	889b      	ldrh	r3, [r3, #4]
 8016736:	fb12 f303 	smulbb	r3, r2, r3
 801673a:	b29a      	uxth	r2, r3
 801673c:	89fb      	ldrh	r3, [r7, #14]
 801673e:	1ad3      	subs	r3, r2, r3
 8016740:	83fb      	strh	r3, [r7, #30]
		break;
 8016742:	e002      	b.n	801674a <BSP_LCD_DisplayStringAt+0xd6>
	}
	default:
	{
		refcolumn = Xpos;
 8016744:	89fb      	ldrh	r3, [r7, #14]
 8016746:	83fb      	strh	r3, [r7, #30]
		break;
 8016748:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((refcolumn < 1) || (refcolumn >= 0x8000))
 801674a:	8bfb      	ldrh	r3, [r7, #30]
 801674c:	2b00      	cmp	r3, #0
 801674e:	d003      	beq.n	8016758 <BSP_LCD_DisplayStringAt+0xe4>
 8016750:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016754:	2b00      	cmp	r3, #0
 8016756:	da1e      	bge.n	8016796 <BSP_LCD_DisplayStringAt+0x122>
	{
		refcolumn = 1;
 8016758:	2301      	movs	r3, #1
 801675a:	83fb      	strh	r3, [r7, #30]
	}

	//LTDC_Switch_Active_Layer();
	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 801675c:	e01b      	b.n	8016796 <BSP_LCD_DisplayStringAt+0x122>
	{
		/* Display one character on LCD */
		BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 801675e:	68bb      	ldr	r3, [r7, #8]
 8016760:	781a      	ldrb	r2, [r3, #0]
 8016762:	89b9      	ldrh	r1, [r7, #12]
 8016764:	8bfb      	ldrh	r3, [r7, #30]
 8016766:	4618      	mov	r0, r3
 8016768:	f7ff ff3c 	bl	80165e4 <BSP_LCD_DisplayChar>
		/* Decrement the column position by 16 */
		refcolumn += DrawProp[ActiveLayer].pFont->Width;
 801676c:	4b24      	ldr	r3, [pc, #144]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 801676e:	781b      	ldrb	r3, [r3, #0]
 8016770:	4619      	mov	r1, r3
 8016772:	4a24      	ldr	r2, [pc, #144]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 8016774:	460b      	mov	r3, r1
 8016776:	005b      	lsls	r3, r3, #1
 8016778:	440b      	add	r3, r1
 801677a:	009b      	lsls	r3, r3, #2
 801677c:	4413      	add	r3, r2
 801677e:	3308      	adds	r3, #8
 8016780:	681b      	ldr	r3, [r3, #0]
 8016782:	889a      	ldrh	r2, [r3, #4]
 8016784:	8bfb      	ldrh	r3, [r7, #30]
 8016786:	4413      	add	r3, r2
 8016788:	83fb      	strh	r3, [r7, #30]

		/* Point on the next character */
		Text++;
 801678a:	68bb      	ldr	r3, [r7, #8]
 801678c:	3301      	adds	r3, #1
 801678e:	60bb      	str	r3, [r7, #8]
		i++;
 8016790:	8bbb      	ldrh	r3, [r7, #28]
 8016792:	3301      	adds	r3, #1
 8016794:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8016796:	68bb      	ldr	r3, [r7, #8]
 8016798:	781b      	ldrb	r3, [r3, #0]
 801679a:	2b00      	cmp	r3, #0
 801679c:	bf14      	ite	ne
 801679e:	2301      	movne	r3, #1
 80167a0:	2300      	moveq	r3, #0
 80167a2:	b2dc      	uxtb	r4, r3
 80167a4:	f7ff fde0 	bl	8016368 <BSP_LCD_GetXSize>
 80167a8:	4605      	mov	r5, r0
 80167aa:	8bba      	ldrh	r2, [r7, #28]
 80167ac:	4b14      	ldr	r3, [pc, #80]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 80167ae:	781b      	ldrb	r3, [r3, #0]
 80167b0:	4618      	mov	r0, r3
 80167b2:	4914      	ldr	r1, [pc, #80]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 80167b4:	4603      	mov	r3, r0
 80167b6:	005b      	lsls	r3, r3, #1
 80167b8:	4403      	add	r3, r0
 80167ba:	009b      	lsls	r3, r3, #2
 80167bc:	440b      	add	r3, r1
 80167be:	3308      	adds	r3, #8
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	889b      	ldrh	r3, [r3, #4]
 80167c4:	fb03 f302 	mul.w	r3, r3, r2
 80167c8:	1aeb      	subs	r3, r5, r3
 80167ca:	b29a      	uxth	r2, r3
 80167cc:	4b0c      	ldr	r3, [pc, #48]	; (8016800 <BSP_LCD_DisplayStringAt+0x18c>)
 80167ce:	781b      	ldrb	r3, [r3, #0]
 80167d0:	4618      	mov	r0, r3
 80167d2:	490c      	ldr	r1, [pc, #48]	; (8016804 <BSP_LCD_DisplayStringAt+0x190>)
 80167d4:	4603      	mov	r3, r0
 80167d6:	005b      	lsls	r3, r3, #1
 80167d8:	4403      	add	r3, r0
 80167da:	009b      	lsls	r3, r3, #2
 80167dc:	440b      	add	r3, r1
 80167de:	3308      	adds	r3, #8
 80167e0:	681b      	ldr	r3, [r3, #0]
 80167e2:	889b      	ldrh	r3, [r3, #4]
 80167e4:	429a      	cmp	r2, r3
 80167e6:	bf2c      	ite	cs
 80167e8:	2301      	movcs	r3, #1
 80167ea:	2300      	movcc	r3, #0
 80167ec:	b2db      	uxtb	r3, r3
 80167ee:	4023      	ands	r3, r4
 80167f0:	b2db      	uxtb	r3, r3
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d1b3      	bne.n	801675e <BSP_LCD_DisplayStringAt+0xea>
	}

}
 80167f6:	bf00      	nop
 80167f8:	3720      	adds	r7, #32
 80167fa:	46bd      	mov	sp, r7
 80167fc:	bdb0      	pop	{r4, r5, r7, pc}
 80167fe:	bf00      	nop
 8016800:	20020a4d 	.word	0x20020a4d
 8016804:	20020a50 	.word	0x20020a50

08016808 <BSP_LCD_DrawBitmap>:
 * @param  Xpos: Bmp X position in the LCD
 * @param  Ypos: Bmp Y position in the LCD
 * @param  pbmp: Pointer to Bmp picture address in the internal Flash
 */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t* pbmp)
{
 8016808:	b590      	push	{r4, r7, lr}
 801680a:	b08d      	sub	sp, #52	; 0x34
 801680c:	af02      	add	r7, sp, #8
 801680e:	60f8      	str	r0, [r7, #12]
 8016810:	60b9      	str	r1, [r7, #8]
 8016812:	607a      	str	r2, [r7, #4]
	uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8016814:	2300      	movs	r3, #0
 8016816:	627b      	str	r3, [r7, #36]	; 0x24
 8016818:	2300      	movs	r3, #0
 801681a:	623b      	str	r3, [r7, #32]
 801681c:	2300      	movs	r3, #0
 801681e:	61fb      	str	r3, [r7, #28]
 8016820:	2300      	movs	r3, #0
 8016822:	61bb      	str	r3, [r7, #24]
	uint32_t address;
	uint32_t input_color_mode = CM_RGB565;
 8016824:	2302      	movs	r3, #2
 8016826:	617b      	str	r3, [r7, #20]

	/* Get bitmap data address offset */
	index = *(__IO uint16_t *) (pbmp + 10);
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	330a      	adds	r3, #10
 801682c:	881b      	ldrh	r3, [r3, #0]
 801682e:	b29b      	uxth	r3, r3
 8016830:	627b      	str	r3, [r7, #36]	; 0x24
	index |= (*(__IO uint16_t *) (pbmp + 12)) << 16;
 8016832:	687b      	ldr	r3, [r7, #4]
 8016834:	330c      	adds	r3, #12
 8016836:	881b      	ldrh	r3, [r3, #0]
 8016838:	b29b      	uxth	r3, r3
 801683a:	041b      	lsls	r3, r3, #16
 801683c:	461a      	mov	r2, r3
 801683e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016840:	4313      	orrs	r3, r2
 8016842:	627b      	str	r3, [r7, #36]	; 0x24

	/* Read bitmap width */
	width = *(uint16_t *) (pbmp + 18);
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	3312      	adds	r3, #18
 8016848:	881b      	ldrh	r3, [r3, #0]
 801684a:	623b      	str	r3, [r7, #32]
	width |= (*(uint16_t *) (pbmp + 20)) << 16;
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	3314      	adds	r3, #20
 8016850:	881b      	ldrh	r3, [r3, #0]
 8016852:	041b      	lsls	r3, r3, #16
 8016854:	461a      	mov	r2, r3
 8016856:	6a3b      	ldr	r3, [r7, #32]
 8016858:	4313      	orrs	r3, r2
 801685a:	623b      	str	r3, [r7, #32]

	/* Read bitmap height */
	height = *(uint16_t *) (pbmp + 22);
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	3316      	adds	r3, #22
 8016860:	881b      	ldrh	r3, [r3, #0]
 8016862:	61fb      	str	r3, [r7, #28]
	height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	3318      	adds	r3, #24
 8016868:	881b      	ldrh	r3, [r3, #0]
 801686a:	041b      	lsls	r3, r3, #16
 801686c:	461a      	mov	r2, r3
 801686e:	69fb      	ldr	r3, [r7, #28]
 8016870:	4313      	orrs	r3, r2
 8016872:	61fb      	str	r3, [r7, #28]

	/* Read bit/pixel */
	bit_pixel = *(uint16_t *) (pbmp + 28);
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	331c      	adds	r3, #28
 8016878:	881b      	ldrh	r3, [r3, #0]
 801687a:	61bb      	str	r3, [r7, #24]
	//	width=110;
	//	height= 110;
	//	bit_pixel = 16;

	/* Set the address */
	address = hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(2));
 801687c:	4b14      	ldr	r3, [pc, #80]	; (80168d0 <BSP_LCD_DrawBitmap+0xc8>)
 801687e:	781b      	ldrb	r3, [r3, #0]
 8016880:	4619      	mov	r1, r3
 8016882:	4a14      	ldr	r2, [pc, #80]	; (80168d4 <BSP_LCD_DrawBitmap+0xcc>)
 8016884:	2334      	movs	r3, #52	; 0x34
 8016886:	fb03 f301 	mul.w	r3, r3, r1
 801688a:	4413      	add	r3, r2
 801688c:	335c      	adds	r3, #92	; 0x5c
 801688e:	681c      	ldr	r4, [r3, #0]
 8016890:	f7ff fd6a 	bl	8016368 <BSP_LCD_GetXSize>
 8016894:	4602      	mov	r2, r0
 8016896:	68bb      	ldr	r3, [r7, #8]
 8016898:	fb03 f202 	mul.w	r2, r3, r2
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	4413      	add	r3, r2
 80168a0:	005b      	lsls	r3, r3, #1
 80168a2:	4423      	add	r3, r4
 80168a4:	613b      	str	r3, [r7, #16]

	if ((bit_pixel/8) == 2)	//RGB565 Pixel Format
 80168a6:	69bb      	ldr	r3, [r7, #24]
 80168a8:	3b10      	subs	r3, #16
 80168aa:	2b07      	cmp	r3, #7
 80168ac:	d80c      	bhi.n	80168c8 <BSP_LCD_DrawBitmap+0xc0>
	{
		/* Bypass the bitmap header */
		pbmp += index  ;
 80168ae:	687a      	ldr	r2, [r7, #4]
 80168b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168b2:	4413      	add	r3, r2
 80168b4:	607b      	str	r3, [r7, #4]
	//	for(index=0; index < height; index+=index_increment)
	//	{

			/* Draw Image */
	//	LTDC_Switch_Active_Layer();
			LL_ConvertLineToRGB565((uint32_t *)pbmp, (uint32_t *)address, width,height, input_color_mode);
 80168b6:	6939      	ldr	r1, [r7, #16]
 80168b8:	697b      	ldr	r3, [r7, #20]
 80168ba:	9300      	str	r3, [sp, #0]
 80168bc:	69fb      	ldr	r3, [r7, #28]
 80168be:	6a3a      	ldr	r2, [r7, #32]
 80168c0:	6878      	ldr	r0, [r7, #4]
 80168c2:	f000 fa3b 	bl	8016d3c <LL_ConvertLineToRGB565>
			/* Increment the source and destination buffers */
		//	address+=  (BSP_LCD_GetXSize()*2)*index_increment;
		//	pbmp += width*(bit_pixel/8)*index_increment;
		//}

		return true;
 80168c6:	bf00      	nop
//	else
//	{
//		TextToScreen(Xpos, Ypos, "IMAGE FAIL" ,LEFT_MODE, LCD_COLOR_RED, LCD_COLOR_WHITE, Text_Medium);
//		return false;
//	}
}
 80168c8:	372c      	adds	r7, #44	; 0x2c
 80168ca:	46bd      	mov	sp, r7
 80168cc:	bd90      	pop	{r4, r7, pc}
 80168ce:	bf00      	nop
 80168d0:	20020a4d 	.word	0x20020a4d
 80168d4:	20031cb8 	.word	0x20031cb8

080168d8 <App_printImg>:
uint32_t Image[1] = {0};

void App_printImg(uint32_t x, uint32_t y, uint16_t Index)
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b086      	sub	sp, #24
 80168dc:	af00      	add	r7, sp, #0
 80168de:	60f8      	str	r0, [r7, #12]
 80168e0:	60b9      	str	r1, [r7, #8]
 80168e2:	4613      	mov	r3, r2
 80168e4:	80fb      	strh	r3, [r7, #6]
	void *Image_Location = (void*)(Bank1_NOR1_ADDR + image[Index].address);
 80168e6:	88fb      	ldrh	r3, [r7, #6]
 80168e8:	4a09      	ldr	r2, [pc, #36]	; (8016910 <App_printImg+0x38>)
 80168ea:	011b      	lsls	r3, r3, #4
 80168ec:	4413      	add	r3, r2
 80168ee:	3308      	adds	r3, #8
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 80168f6:	617b      	str	r3, [r7, #20]

	if(Index != 0)
 80168f8:	88fb      	ldrh	r3, [r7, #6]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d004      	beq.n	8016908 <App_printImg+0x30>
	{
		BSP_LCD_DrawBitmap(x, y, Image_Location);
 80168fe:	697a      	ldr	r2, [r7, #20]
 8016900:	68b9      	ldr	r1, [r7, #8]
 8016902:	68f8      	ldr	r0, [r7, #12]
 8016904:	f7ff ff80 	bl	8016808 <BSP_LCD_DrawBitmap>
	}
}
 8016908:	bf00      	nop
 801690a:	3718      	adds	r7, #24
 801690c:	46bd      	mov	sp, r7
 801690e:	bd80      	pop	{r7, pc}
 8016910:	080250cc 	.word	0x080250cc

08016914 <BSP_LCD_ValidateBitmap>:
 * @param  Ypos: Bmp Y position in the LCD
 * @param  pbmp: Pointer to Bmp picture address in the internal Flash
 * @retval Boolean true if image is valid
 */
bool BSP_LCD_ValidateBitmap(uint32_t Width, uint32_t Height, uint8_t *pbmp)
{
 8016914:	b480      	push	{r7}
 8016916:	b089      	sub	sp, #36	; 0x24
 8016918:	af00      	add	r7, sp, #0
 801691a:	60f8      	str	r0, [r7, #12]
 801691c:	60b9      	str	r1, [r7, #8]
 801691e:	607a      	str	r2, [r7, #4]
	uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8016920:	2300      	movs	r3, #0
 8016922:	61fb      	str	r3, [r7, #28]
 8016924:	2300      	movs	r3, #0
 8016926:	61bb      	str	r3, [r7, #24]
 8016928:	2300      	movs	r3, #0
 801692a:	617b      	str	r3, [r7, #20]
 801692c:	2300      	movs	r3, #0
 801692e:	613b      	str	r3, [r7, #16]

	/* Get bitmap data address offset */
	index = *(__IO uint16_t *) (pbmp + 20);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	3314      	adds	r3, #20
 8016934:	881b      	ldrh	r3, [r3, #0]
 8016936:	b29b      	uxth	r3, r3
 8016938:	61fb      	str	r3, [r7, #28]
	index |= (*(__IO uint16_t *) (pbmp + 24)) << 16;
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	3318      	adds	r3, #24
 801693e:	881b      	ldrh	r3, [r3, #0]
 8016940:	b29b      	uxth	r3, r3
 8016942:	041b      	lsls	r3, r3, #16
 8016944:	461a      	mov	r2, r3
 8016946:	69fb      	ldr	r3, [r7, #28]
 8016948:	4313      	orrs	r3, r2
 801694a:	61fb      	str	r3, [r7, #28]

	/* Read bitmap width */
	width = *(uint16_t *) (pbmp + 18);
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	3312      	adds	r3, #18
 8016950:	881b      	ldrh	r3, [r3, #0]
 8016952:	61bb      	str	r3, [r7, #24]
	width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8016954:	687b      	ldr	r3, [r7, #4]
 8016956:	3314      	adds	r3, #20
 8016958:	881b      	ldrh	r3, [r3, #0]
 801695a:	041b      	lsls	r3, r3, #16
 801695c:	461a      	mov	r2, r3
 801695e:	69bb      	ldr	r3, [r7, #24]
 8016960:	4313      	orrs	r3, r2
 8016962:	61bb      	str	r3, [r7, #24]

	/* Read bitmap height */
	height = *(uint16_t *) (pbmp + 22);
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	3316      	adds	r3, #22
 8016968:	881b      	ldrh	r3, [r3, #0]
 801696a:	617b      	str	r3, [r7, #20]
	height |= (*(uint16_t *) (pbmp + 24)) << 16;
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	3318      	adds	r3, #24
 8016970:	881b      	ldrh	r3, [r3, #0]
 8016972:	041b      	lsls	r3, r3, #16
 8016974:	461a      	mov	r2, r3
 8016976:	697b      	ldr	r3, [r7, #20]
 8016978:	4313      	orrs	r3, r2
 801697a:	617b      	str	r3, [r7, #20]

	/* Read bit/pixel */
	bit_pixel = *(uint16_t *) (pbmp + 28);
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	331c      	adds	r3, #28
 8016980:	881b      	ldrh	r3, [r3, #0]
 8016982:	613b      	str	r3, [r7, #16]

	if (((bit_pixel/8) == 4) && (width == Width) && (height == Height))	//RGB888 Pixel Format
 8016984:	693b      	ldr	r3, [r7, #16]
 8016986:	3b20      	subs	r3, #32
 8016988:	2b07      	cmp	r3, #7
 801698a:	d809      	bhi.n	80169a0 <BSP_LCD_ValidateBitmap+0x8c>
 801698c:	69ba      	ldr	r2, [r7, #24]
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	429a      	cmp	r2, r3
 8016992:	d105      	bne.n	80169a0 <BSP_LCD_ValidateBitmap+0x8c>
 8016994:	697a      	ldr	r2, [r7, #20]
 8016996:	68bb      	ldr	r3, [r7, #8]
 8016998:	429a      	cmp	r2, r3
 801699a:	d101      	bne.n	80169a0 <BSP_LCD_ValidateBitmap+0x8c>
	{
		return true;
 801699c:	2301      	movs	r3, #1
 801699e:	e000      	b.n	80169a2 <BSP_LCD_ValidateBitmap+0x8e>
	}
	else
		return false;
 80169a0:	2300      	movs	r3, #0
}
 80169a2:	4618      	mov	r0, r3
 80169a4:	3724      	adds	r7, #36	; 0x24
 80169a6:	46bd      	mov	sp, r7
 80169a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169ac:	4770      	bx	lr

080169ae <BSP_LCD_DisplayOn>:
/**
 * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
 *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
 */
void BSP_LCD_DisplayOn(void)
{
 80169ae:	b580      	push	{r7, lr}
 80169b0:	af00      	add	r7, sp, #0

	IO_Output_control(LCD_Power, On);
 80169b2:	2101      	movs	r1, #1
 80169b4:	202c      	movs	r0, #44	; 0x2c
 80169b6:	f002 faa9 	bl	8018f0c <IO_Output_control>
	IO_Output_control(LCD_BL, Off);
 80169ba:	2100      	movs	r1, #0
 80169bc:	200d      	movs	r0, #13
 80169be:	f002 faa5 	bl	8018f0c <IO_Output_control>
	//IO_Output_control(LCD_BL, Off);

}
 80169c2:	bf00      	nop
 80169c4:	bd80      	pop	{r7, pc}
	...

080169c8 <BSP_LCD_MspInit>:
/**
 * @brief  Initialize the BSP LCD Msp.
 * Application can surcharge if needed this function implementation
 */
__weak void BSP_LCD_MspInit(void)
{
 80169c8:	b580      	push	{r7, lr}
 80169ca:	b084      	sub	sp, #16
 80169cc:	af00      	add	r7, sp, #0
	/** @brief Enable the LTDC clock */
	__HAL_RCC_LTDC_CLK_ENABLE();
 80169ce:	4a32      	ldr	r2, [pc, #200]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169d0:	4b31      	ldr	r3, [pc, #196]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80169d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80169d8:	6453      	str	r3, [r2, #68]	; 0x44
 80169da:	4b2f      	ldr	r3, [pc, #188]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80169de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80169e2:	60fb      	str	r3, [r7, #12]
 80169e4:	68fb      	ldr	r3, [r7, #12]

	/** @brief Toggle Sw reset of LTDC IP */
	__HAL_RCC_LTDC_FORCE_RESET();
 80169e6:	4a2c      	ldr	r2, [pc, #176]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169e8:	4b2b      	ldr	r3, [pc, #172]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80169f0:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 80169f2:	4a29      	ldr	r2, [pc, #164]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169f4:	4b28      	ldr	r3, [pc, #160]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 80169f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80169f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80169fc:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief Enable the DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 80169fe:	4a26      	ldr	r2, [pc, #152]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a00:	4b25      	ldr	r3, [pc, #148]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016a04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8016a08:	6313      	str	r3, [r2, #48]	; 0x30
 8016a0a:	4b23      	ldr	r3, [pc, #140]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016a0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8016a12:	60bb      	str	r3, [r7, #8]
 8016a14:	68bb      	ldr	r3, [r7, #8]

	/** @brief Toggle Sw reset of DMA2D IP */
	__HAL_RCC_DMA2D_FORCE_RESET();
 8016a16:	4a20      	ldr	r2, [pc, #128]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a18:	4b1f      	ldr	r3, [pc, #124]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a1a:	691b      	ldr	r3, [r3, #16]
 8016a1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8016a20:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2D_RELEASE_RESET();
 8016a22:	4a1d      	ldr	r2, [pc, #116]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a24:	4b1c      	ldr	r3, [pc, #112]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a26:	691b      	ldr	r3, [r3, #16]
 8016a28:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8016a2c:	6113      	str	r3, [r2, #16]

	/** @brief Enable DSI Host and wrapper clocks */
	__HAL_RCC_DSI_CLK_ENABLE();
 8016a2e:	4a1a      	ldr	r2, [pc, #104]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a30:	4b19      	ldr	r3, [pc, #100]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016a34:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016a38:	6453      	str	r3, [r2, #68]	; 0x44
 8016a3a:	4b17      	ldr	r3, [pc, #92]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016a3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8016a42:	607b      	str	r3, [r7, #4]
 8016a44:	687b      	ldr	r3, [r7, #4]

	/** @brief Soft Reset the DSI Host and wrapper */
	__HAL_RCC_DSI_FORCE_RESET();
 8016a46:	4a14      	ldr	r2, [pc, #80]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a48:	4b13      	ldr	r3, [pc, #76]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a4c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016a50:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 8016a52:	4a11      	ldr	r2, [pc, #68]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a54:	4b10      	ldr	r3, [pc, #64]	; (8016a98 <BSP_LCD_MspInit+0xd0>)
 8016a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a58:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8016a5c:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief NVIC configuration for LTDC interrupt that is now enabled */
	HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8016a5e:	2200      	movs	r2, #0
 8016a60:	2103      	movs	r1, #3
 8016a62:	2058      	movs	r0, #88	; 0x58
 8016a64:	f7eb f8df 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8016a68:	2058      	movs	r0, #88	; 0x58
 8016a6a:	f7eb f8f8 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DMA2D interrupt that is now enabled */
	HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8016a6e:	2200      	movs	r2, #0
 8016a70:	2103      	movs	r1, #3
 8016a72:	205a      	movs	r0, #90	; 0x5a
 8016a74:	f7eb f8d7 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8016a78:	205a      	movs	r0, #90	; 0x5a
 8016a7a:	f7eb f8f0 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DSI interrupt that is now enabled */
	HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8016a7e:	2200      	movs	r2, #0
 8016a80:	2103      	movs	r1, #3
 8016a82:	2062      	movs	r0, #98	; 0x62
 8016a84:	f7eb f8cf 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DSI_IRQn);
 8016a88:	2062      	movs	r0, #98	; 0x62
 8016a8a:	f7eb f8e8 	bl	8001c5e <HAL_NVIC_EnableIRQ>
}
 8016a8e:	bf00      	nop
 8016a90:	3710      	adds	r7, #16
 8016a92:	46bd      	mov	sp, r7
 8016a94:	bd80      	pop	{r7, pc}
 8016a96:	bf00      	nop
 8016a98:	40023800 	.word	0x40023800

08016a9c <BSP_LCD_DrawPixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8016a9c:	b5b0      	push	{r4, r5, r7, lr}
 8016a9e:	b084      	sub	sp, #16
 8016aa0:	af00      	add	r7, sp, #0
 8016aa2:	4603      	mov	r3, r0
 8016aa4:	603a      	str	r2, [r7, #0]
 8016aa6:	80fb      	strh	r3, [r7, #6]
 8016aa8:	460b      	mov	r3, r1
 8016aaa:	80bb      	strh	r3, [r7, #4]

	uint8_t B = (uint8_t)RGB_Code;
 8016aac:	683b      	ldr	r3, [r7, #0]
 8016aae:	73fb      	strb	r3, [r7, #15]
	uint8_t G = (uint8_t)(RGB_Code >> 8);
 8016ab0:	683b      	ldr	r3, [r7, #0]
 8016ab2:	0a1b      	lsrs	r3, r3, #8
 8016ab4:	73bb      	strb	r3, [r7, #14]
	uint8_t R = (uint8_t)(RGB_Code >> 16);
 8016ab6:	683b      	ldr	r3, [r7, #0]
 8016ab8:	0c1b      	lsrs	r3, r3, #16
 8016aba:	737b      	strb	r3, [r7, #13]

	/* Write data value to all SDRAM memory */
	//  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
	  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
 8016abc:	4b22      	ldr	r3, [pc, #136]	; (8016b48 <BSP_LCD_DrawPixel+0xac>)
 8016abe:	781b      	ldrb	r3, [r3, #0]
 8016ac0:	4619      	mov	r1, r3
 8016ac2:	4a22      	ldr	r2, [pc, #136]	; (8016b4c <BSP_LCD_DrawPixel+0xb0>)
 8016ac4:	2334      	movs	r3, #52	; 0x34
 8016ac6:	fb03 f301 	mul.w	r3, r3, r1
 8016aca:	4413      	add	r3, r2
 8016acc:	335c      	adds	r3, #92	; 0x5c
 8016ace:	681c      	ldr	r4, [r3, #0]
 8016ad0:	88bd      	ldrh	r5, [r7, #4]
 8016ad2:	f7ff fc49 	bl	8016368 <BSP_LCD_GetXSize>
 8016ad6:	4603      	mov	r3, r0
 8016ad8:	fb03 f205 	mul.w	r2, r3, r5
 8016adc:	88fb      	ldrh	r3, [r7, #6]
 8016ade:	4413      	add	r3, r2
 8016ae0:	005b      	lsls	r3, r3, #1
 8016ae2:	4423      	add	r3, r4
 8016ae4:	4619      	mov	r1, r3
 8016ae6:	7b7b      	ldrb	r3, [r7, #13]
 8016ae8:	021b      	lsls	r3, r3, #8
 8016aea:	b21a      	sxth	r2, r3
 8016aec:	4b18      	ldr	r3, [pc, #96]	; (8016b50 <BSP_LCD_DrawPixel+0xb4>)
 8016aee:	4013      	ands	r3, r2
 8016af0:	b21a      	sxth	r2, r3
 8016af2:	7bbb      	ldrb	r3, [r7, #14]
 8016af4:	00db      	lsls	r3, r3, #3
 8016af6:	b21b      	sxth	r3, r3
 8016af8:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8016afc:	b21b      	sxth	r3, r3
 8016afe:	4313      	orrs	r3, r2
 8016b00:	b21a      	sxth	r2, r3
 8016b02:	7bfb      	ldrb	r3, [r7, #15]
 8016b04:	08db      	lsrs	r3, r3, #3
 8016b06:	b2db      	uxtb	r3, r3
 8016b08:	b21b      	sxth	r3, r3
 8016b0a:	4313      	orrs	r3, r2
 8016b0c:	b21b      	sxth	r3, r3
 8016b0e:	b29b      	uxth	r3, r3
 8016b10:	800b      	strh	r3, [r1, #0]
	  uint32_t test = RGBConvert(R,G,B);
 8016b12:	7b7b      	ldrb	r3, [r7, #13]
 8016b14:	021b      	lsls	r3, r3, #8
 8016b16:	b21a      	sxth	r2, r3
 8016b18:	4b0d      	ldr	r3, [pc, #52]	; (8016b50 <BSP_LCD_DrawPixel+0xb4>)
 8016b1a:	4013      	ands	r3, r2
 8016b1c:	b21a      	sxth	r2, r3
 8016b1e:	7bbb      	ldrb	r3, [r7, #14]
 8016b20:	00db      	lsls	r3, r3, #3
 8016b22:	b21b      	sxth	r3, r3
 8016b24:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8016b28:	b21b      	sxth	r3, r3
 8016b2a:	4313      	orrs	r3, r2
 8016b2c:	b21a      	sxth	r2, r3
 8016b2e:	7bfb      	ldrb	r3, [r7, #15]
 8016b30:	08db      	lsrs	r3, r3, #3
 8016b32:	b2db      	uxtb	r3, r3
 8016b34:	b21b      	sxth	r3, r3
 8016b36:	4313      	orrs	r3, r2
 8016b38:	b21b      	sxth	r3, r3
 8016b3a:	b29b      	uxth	r3, r3
 8016b3c:	60bb      	str	r3, [r7, #8]

}
 8016b3e:	bf00      	nop
 8016b40:	3710      	adds	r7, #16
 8016b42:	46bd      	mov	sp, r7
 8016b44:	bdb0      	pop	{r4, r5, r7, pc}
 8016b46:	bf00      	nop
 8016b48:	20020a4d 	.word	0x20020a4d
 8016b4c:	20031cb8 	.word	0x20031cb8
 8016b50:	fffff800 	.word	0xfffff800

08016b54 <DrawChar>:
 * @param  Xpos: Line where to display the character shape
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8016b54:	b580      	push	{r7, lr}
 8016b56:	b088      	sub	sp, #32
 8016b58:	af00      	add	r7, sp, #0
 8016b5a:	4603      	mov	r3, r0
 8016b5c:	603a      	str	r2, [r7, #0]
 8016b5e:	80fb      	strh	r3, [r7, #6]
 8016b60:	460b      	mov	r3, r1
 8016b62:	80bb      	strh	r3, [r7, #4]

	uint32_t i = 0, j = 0;
 8016b64:	2300      	movs	r3, #0
 8016b66:	61fb      	str	r3, [r7, #28]
 8016b68:	2300      	movs	r3, #0
 8016b6a:	61bb      	str	r3, [r7, #24]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = DrawProp[ActiveLayer].pFont->Height;
 8016b6c:	4b55      	ldr	r3, [pc, #340]	; (8016cc4 <DrawChar+0x170>)
 8016b6e:	781b      	ldrb	r3, [r3, #0]
 8016b70:	4619      	mov	r1, r3
 8016b72:	4a55      	ldr	r2, [pc, #340]	; (8016cc8 <DrawChar+0x174>)
 8016b74:	460b      	mov	r3, r1
 8016b76:	005b      	lsls	r3, r3, #1
 8016b78:	440b      	add	r3, r1
 8016b7a:	009b      	lsls	r3, r3, #2
 8016b7c:	4413      	add	r3, r2
 8016b7e:	3308      	adds	r3, #8
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	88db      	ldrh	r3, [r3, #6]
 8016b84:	827b      	strh	r3, [r7, #18]
	width  = DrawProp[ActiveLayer].pFont->Width;
 8016b86:	4b4f      	ldr	r3, [pc, #316]	; (8016cc4 <DrawChar+0x170>)
 8016b88:	781b      	ldrb	r3, [r3, #0]
 8016b8a:	4619      	mov	r1, r3
 8016b8c:	4a4e      	ldr	r2, [pc, #312]	; (8016cc8 <DrawChar+0x174>)
 8016b8e:	460b      	mov	r3, r1
 8016b90:	005b      	lsls	r3, r3, #1
 8016b92:	440b      	add	r3, r1
 8016b94:	009b      	lsls	r3, r3, #2
 8016b96:	4413      	add	r3, r2
 8016b98:	3308      	adds	r3, #8
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	889b      	ldrh	r3, [r3, #4]
 8016b9e:	823b      	strh	r3, [r7, #16]

	offset =  8 *((width + 7)/8) -  width ;
 8016ba0:	8a3b      	ldrh	r3, [r7, #16]
 8016ba2:	3307      	adds	r3, #7
 8016ba4:	2b00      	cmp	r3, #0
 8016ba6:	da00      	bge.n	8016baa <DrawChar+0x56>
 8016ba8:	3307      	adds	r3, #7
 8016baa:	10db      	asrs	r3, r3, #3
 8016bac:	b2db      	uxtb	r3, r3
 8016bae:	00db      	lsls	r3, r3, #3
 8016bb0:	b2da      	uxtb	r2, r3
 8016bb2:	8a3b      	ldrh	r3, [r7, #16]
 8016bb4:	b2db      	uxtb	r3, r3
 8016bb6:	1ad3      	subs	r3, r2, r3
 8016bb8:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < height; i++)
 8016bba:	2300      	movs	r3, #0
 8016bbc:	61fb      	str	r3, [r7, #28]
 8016bbe:	e078      	b.n	8016cb2 <DrawChar+0x15e>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8016bc0:	8a3b      	ldrh	r3, [r7, #16]
 8016bc2:	3307      	adds	r3, #7
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	da00      	bge.n	8016bca <DrawChar+0x76>
 8016bc8:	3307      	adds	r3, #7
 8016bca:	10db      	asrs	r3, r3, #3
 8016bcc:	461a      	mov	r2, r3
 8016bce:	69fb      	ldr	r3, [r7, #28]
 8016bd0:	fb03 f302 	mul.w	r3, r3, r2
 8016bd4:	683a      	ldr	r2, [r7, #0]
 8016bd6:	4413      	add	r3, r2
 8016bd8:	60bb      	str	r3, [r7, #8]

		switch(((width + 7)/8))
 8016bda:	8a3b      	ldrh	r3, [r7, #16]
 8016bdc:	3307      	adds	r3, #7
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	da00      	bge.n	8016be4 <DrawChar+0x90>
 8016be2:	3307      	adds	r3, #7
 8016be4:	10db      	asrs	r3, r3, #3
 8016be6:	2b01      	cmp	r3, #1
 8016be8:	d002      	beq.n	8016bf0 <DrawChar+0x9c>
 8016bea:	2b02      	cmp	r3, #2
 8016bec:	d004      	beq.n	8016bf8 <DrawChar+0xa4>
 8016bee:	e00c      	b.n	8016c0a <DrawChar+0xb6>
		{

		case 1:
			line =  pchar[0];
 8016bf0:	68bb      	ldr	r3, [r7, #8]
 8016bf2:	781b      	ldrb	r3, [r3, #0]
 8016bf4:	617b      	str	r3, [r7, #20]
			break;
 8016bf6:	e016      	b.n	8016c26 <DrawChar+0xd2>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 8016bf8:	68bb      	ldr	r3, [r7, #8]
 8016bfa:	781b      	ldrb	r3, [r3, #0]
 8016bfc:	021b      	lsls	r3, r3, #8
 8016bfe:	68ba      	ldr	r2, [r7, #8]
 8016c00:	3201      	adds	r2, #1
 8016c02:	7812      	ldrb	r2, [r2, #0]
 8016c04:	4313      	orrs	r3, r2
 8016c06:	617b      	str	r3, [r7, #20]
			break;
 8016c08:	e00d      	b.n	8016c26 <DrawChar+0xd2>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8016c0a:	68bb      	ldr	r3, [r7, #8]
 8016c0c:	781b      	ldrb	r3, [r3, #0]
 8016c0e:	041a      	lsls	r2, r3, #16
 8016c10:	68bb      	ldr	r3, [r7, #8]
 8016c12:	3301      	adds	r3, #1
 8016c14:	781b      	ldrb	r3, [r3, #0]
 8016c16:	021b      	lsls	r3, r3, #8
 8016c18:	4313      	orrs	r3, r2
 8016c1a:	68ba      	ldr	r2, [r7, #8]
 8016c1c:	3202      	adds	r2, #2
 8016c1e:	7812      	ldrb	r2, [r2, #0]
 8016c20:	4313      	orrs	r3, r2
 8016c22:	617b      	str	r3, [r7, #20]
			break;
 8016c24:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 8016c26:	2300      	movs	r3, #0
 8016c28:	61bb      	str	r3, [r7, #24]
 8016c2a:	e038      	b.n	8016c9e <DrawChar+0x14a>
		{
			if(line & (1 << (width- j + offset- 1)))
 8016c2c:	8a3a      	ldrh	r2, [r7, #16]
 8016c2e:	69bb      	ldr	r3, [r7, #24]
 8016c30:	1ad2      	subs	r2, r2, r3
 8016c32:	7bfb      	ldrb	r3, [r7, #15]
 8016c34:	4413      	add	r3, r2
 8016c36:	3b01      	subs	r3, #1
 8016c38:	2201      	movs	r2, #1
 8016c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8016c3e:	461a      	mov	r2, r3
 8016c40:	697b      	ldr	r3, [r7, #20]
 8016c42:	4013      	ands	r3, r2
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d013      	beq.n	8016c70 <DrawChar+0x11c>
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8016c48:	69bb      	ldr	r3, [r7, #24]
 8016c4a:	b29a      	uxth	r2, r3
 8016c4c:	88fb      	ldrh	r3, [r7, #6]
 8016c4e:	4413      	add	r3, r2
 8016c50:	b298      	uxth	r0, r3
 8016c52:	4b1c      	ldr	r3, [pc, #112]	; (8016cc4 <DrawChar+0x170>)
 8016c54:	781b      	ldrb	r3, [r3, #0]
 8016c56:	4619      	mov	r1, r3
 8016c58:	4a1b      	ldr	r2, [pc, #108]	; (8016cc8 <DrawChar+0x174>)
 8016c5a:	460b      	mov	r3, r1
 8016c5c:	005b      	lsls	r3, r3, #1
 8016c5e:	440b      	add	r3, r1
 8016c60:	009b      	lsls	r3, r3, #2
 8016c62:	4413      	add	r3, r2
 8016c64:	681a      	ldr	r2, [r3, #0]
 8016c66:	88bb      	ldrh	r3, [r7, #4]
 8016c68:	4619      	mov	r1, r3
 8016c6a:	f7ff ff17 	bl	8016a9c <BSP_LCD_DrawPixel>
 8016c6e:	e013      	b.n	8016c98 <DrawChar+0x144>
			}
			else
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8016c70:	69bb      	ldr	r3, [r7, #24]
 8016c72:	b29a      	uxth	r2, r3
 8016c74:	88fb      	ldrh	r3, [r7, #6]
 8016c76:	4413      	add	r3, r2
 8016c78:	b298      	uxth	r0, r3
 8016c7a:	4b12      	ldr	r3, [pc, #72]	; (8016cc4 <DrawChar+0x170>)
 8016c7c:	781b      	ldrb	r3, [r3, #0]
 8016c7e:	4619      	mov	r1, r3
 8016c80:	4a11      	ldr	r2, [pc, #68]	; (8016cc8 <DrawChar+0x174>)
 8016c82:	460b      	mov	r3, r1
 8016c84:	005b      	lsls	r3, r3, #1
 8016c86:	440b      	add	r3, r1
 8016c88:	009b      	lsls	r3, r3, #2
 8016c8a:	4413      	add	r3, r2
 8016c8c:	3304      	adds	r3, #4
 8016c8e:	681a      	ldr	r2, [r3, #0]
 8016c90:	88bb      	ldrh	r3, [r7, #4]
 8016c92:	4619      	mov	r1, r3
 8016c94:	f7ff ff02 	bl	8016a9c <BSP_LCD_DrawPixel>
		for (j = 0; j < width; j++)
 8016c98:	69bb      	ldr	r3, [r7, #24]
 8016c9a:	3301      	adds	r3, #1
 8016c9c:	61bb      	str	r3, [r7, #24]
 8016c9e:	8a3a      	ldrh	r2, [r7, #16]
 8016ca0:	69bb      	ldr	r3, [r7, #24]
 8016ca2:	429a      	cmp	r2, r3
 8016ca4:	d8c2      	bhi.n	8016c2c <DrawChar+0xd8>
			}
		}
		Ypos++;
 8016ca6:	88bb      	ldrh	r3, [r7, #4]
 8016ca8:	3301      	adds	r3, #1
 8016caa:	80bb      	strh	r3, [r7, #4]
	for(i = 0; i < height; i++)
 8016cac:	69fb      	ldr	r3, [r7, #28]
 8016cae:	3301      	adds	r3, #1
 8016cb0:	61fb      	str	r3, [r7, #28]
 8016cb2:	8a7a      	ldrh	r2, [r7, #18]
 8016cb4:	69fb      	ldr	r3, [r7, #28]
 8016cb6:	429a      	cmp	r2, r3
 8016cb8:	d882      	bhi.n	8016bc0 <DrawChar+0x6c>
	}


}
 8016cba:	bf00      	nop
 8016cbc:	3720      	adds	r7, #32
 8016cbe:	46bd      	mov	sp, r7
 8016cc0:	bd80      	pop	{r7, pc}
 8016cc2:	bf00      	nop
 8016cc4:	20020a4d 	.word	0x20020a4d
 8016cc8:	20020a50 	.word	0x20020a50

08016ccc <LL_FillBuffer>:
 * @param  ySize: Buffer height
 * @param  OffLine: Offset
 * @param  ColorIndex: Color index
 */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8016ccc:	b580      	push	{r7, lr}
 8016cce:	b086      	sub	sp, #24
 8016cd0:	af02      	add	r7, sp, #8
 8016cd2:	60f8      	str	r0, [r7, #12]
 8016cd4:	60b9      	str	r1, [r7, #8]
 8016cd6:	607a      	str	r2, [r7, #4]
 8016cd8:	603b      	str	r3, [r7, #0]

	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d_discovery.Init.Mode         = DMA2D_R2M; //DMA2D_CR_MODE
 8016cda:	4b16      	ldr	r3, [pc, #88]	; (8016d34 <LL_FillBuffer+0x68>)
 8016cdc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8016ce0:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_RGB565;
 8016ce2:	4b14      	ldr	r3, [pc, #80]	; (8016d34 <LL_FillBuffer+0x68>)
 8016ce4:	2202      	movs	r2, #2
 8016ce6:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = OffLine;
 8016ce8:	4a12      	ldr	r2, [pc, #72]	; (8016d34 <LL_FillBuffer+0x68>)
 8016cea:	69bb      	ldr	r3, [r7, #24]
 8016cec:	60d3      	str	r3, [r2, #12]

	hdma2d_discovery.Instance = DMA2D;
 8016cee:	4b11      	ldr	r3, [pc, #68]	; (8016d34 <LL_FillBuffer+0x68>)
 8016cf0:	4a11      	ldr	r2, [pc, #68]	; (8016d38 <LL_FillBuffer+0x6c>)
 8016cf2:	601a      	str	r2, [r3, #0]


	/* DMA2D Initialization */

	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8016cf4:	480f      	ldr	r0, [pc, #60]	; (8016d34 <LL_FillBuffer+0x68>)
 8016cf6:	f7eb fc79 	bl	80025ec <HAL_DMA2D_Init>
 8016cfa:	4603      	mov	r3, r0
 8016cfc:	2b00      	cmp	r3, #0
 8016cfe:	d115      	bne.n	8016d2c <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8016d00:	68f9      	ldr	r1, [r7, #12]
 8016d02:	480c      	ldr	r0, [pc, #48]	; (8016d34 <LL_FillBuffer+0x68>)
 8016d04:	f7eb fde8 	bl	80028d8 <HAL_DMA2D_ConfigLayer>
 8016d08:	4603      	mov	r3, r0
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d10e      	bne.n	8016d2c <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8016d0e:	68ba      	ldr	r2, [r7, #8]
 8016d10:	683b      	ldr	r3, [r7, #0]
 8016d12:	9300      	str	r3, [sp, #0]
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	69f9      	ldr	r1, [r7, #28]
 8016d18:	4806      	ldr	r0, [pc, #24]	; (8016d34 <LL_FillBuffer+0x68>)
 8016d1a:	f7eb fcc9 	bl	80026b0 <HAL_DMA2D_Start>
 8016d1e:	4603      	mov	r3, r0
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d103      	bne.n	8016d2c <LL_FillBuffer+0x60>
			{
				  HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 8016d24:	210a      	movs	r1, #10
 8016d26:	4803      	ldr	r0, [pc, #12]	; (8016d34 <LL_FillBuffer+0x68>)
 8016d28:	f7eb fced 	bl	8002706 <HAL_DMA2D_PollForTransfer>
			}
		}
	}


}
 8016d2c:	bf00      	nop
 8016d2e:	3710      	adds	r7, #16
 8016d30:	46bd      	mov	sp, r7
 8016d32:	bd80      	pop	{r7, pc}
 8016d34:	20031c60 	.word	0x20031c60
 8016d38:	4002b000 	.word	0x4002b000

08016d3c <LL_ConvertLineToRGB565>:
 * @param  pDst: Output color
 * @param  xSize: Buffer width
 * @param  ColorMode: Input color mode
 */
static void LL_ConvertLineToRGB565(void *pSrc, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t ColorMode)
{
 8016d3c:	b580      	push	{r7, lr}
 8016d3e:	b086      	sub	sp, #24
 8016d40:	af02      	add	r7, sp, #8
 8016d42:	60f8      	str	r0, [r7, #12]
 8016d44:	60b9      	str	r1, [r7, #8]
 8016d46:	607a      	str	r2, [r7, #4]
 8016d48:	603b      	str	r3, [r7, #0]
	/* Configure the DMA2D Mode, Color Mode and output offset */
	hdma2d_discovery.Init.Mode         = DMA2D_M2M_PFC;
 8016d4a:	4b20      	ldr	r3, [pc, #128]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d4c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8016d50:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_RGB888;//DMA2D_ARGB8888;
 8016d52:	4b1e      	ldr	r3, [pc, #120]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d54:	2201      	movs	r2, #1
 8016d56:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = 0;
 8016d58:	4b1c      	ldr	r3, [pc, #112]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d5a:	2200      	movs	r2, #0
 8016d5c:	60da      	str	r2, [r3, #12]

	/* Foreground Configuration */
	hdma2d_discovery.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8016d5e:	4b1b      	ldr	r3, [pc, #108]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d60:	2200      	movs	r2, #0
 8016d62:	641a      	str	r2, [r3, #64]	; 0x40
	hdma2d_discovery.LayerCfg[1].InputAlpha = 0xFF;
 8016d64:	4b19      	ldr	r3, [pc, #100]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d66:	22ff      	movs	r2, #255	; 0xff
 8016d68:	645a      	str	r2, [r3, #68]	; 0x44
	hdma2d_discovery.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 8016d6a:	4b18      	ldr	r3, [pc, #96]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d6c:	2201      	movs	r2, #1
 8016d6e:	63da      	str	r2, [r3, #60]	; 0x3c
	hdma2d_discovery.LayerCfg[1].InputOffset = 0;
 8016d70:	4b16      	ldr	r3, [pc, #88]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d72:	2200      	movs	r2, #0
 8016d74:	639a      	str	r2, [r3, #56]	; 0x38

	hdma2d_discovery.Instance = DMA2D;
 8016d76:	4b15      	ldr	r3, [pc, #84]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d78:	4a15      	ldr	r2, [pc, #84]	; (8016dd0 <LL_ConvertLineToRGB565+0x94>)
 8016d7a:	601a      	str	r2, [r3, #0]

	while (!(LTDC->CDSR & LTDC_CDSR_VSYNCS))
 8016d7c:	bf00      	nop
 8016d7e:	4b15      	ldr	r3, [pc, #84]	; (8016dd4 <LL_ConvertLineToRGB565+0x98>)
 8016d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016d82:	f003 0304 	and.w	r3, r3, #4
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d0f9      	beq.n	8016d7e <LL_ConvertLineToRGB565+0x42>
	{

	}
	/* DMA2D Initialization */
	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8016d8a:	4810      	ldr	r0, [pc, #64]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d8c:	f7eb fc2e 	bl	80025ec <HAL_DMA2D_Init>
 8016d90:	4603      	mov	r3, r0
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d115      	bne.n	8016dc2 <LL_ConvertLineToRGB565+0x86>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, 1) == HAL_OK)
 8016d96:	2101      	movs	r1, #1
 8016d98:	480c      	ldr	r0, [pc, #48]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016d9a:	f7eb fd9d 	bl	80028d8 <HAL_DMA2D_ConfigLayer>
 8016d9e:	4603      	mov	r3, r0
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	d10e      	bne.n	8016dc2 <LL_ConvertLineToRGB565+0x86>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, (uint32_t)pSrc, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8016da4:	68f9      	ldr	r1, [r7, #12]
 8016da6:	68ba      	ldr	r2, [r7, #8]
 8016da8:	683b      	ldr	r3, [r7, #0]
 8016daa:	9300      	str	r3, [sp, #0]
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	4807      	ldr	r0, [pc, #28]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016db0:	f7eb fc7e 	bl	80026b0 <HAL_DMA2D_Start>
 8016db4:	4603      	mov	r3, r0
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d103      	bne.n	8016dc2 <LL_ConvertLineToRGB565+0x86>
			{
				/* Polling For DMA transfer */
				HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 100);
 8016dba:	2164      	movs	r1, #100	; 0x64
 8016dbc:	4803      	ldr	r0, [pc, #12]	; (8016dcc <LL_ConvertLineToRGB565+0x90>)
 8016dbe:	f7eb fca2 	bl	8002706 <HAL_DMA2D_PollForTransfer>
			}
		}
	}

}
 8016dc2:	bf00      	nop
 8016dc4:	3710      	adds	r7, #16
 8016dc6:	46bd      	mov	sp, r7
 8016dc8:	bd80      	pop	{r7, pc}
 8016dca:	bf00      	nop
 8016dcc:	20031c60 	.word	0x20031c60
 8016dd0:	4002b000 	.word	0x4002b000
 8016dd4:	40016800 	.word	0x40016800

08016dd8 <select_RTC>:


/****************************************************************/
/****************************************************************/
void select_RTC(void)
{
 8016dd8:	b580      	push	{r7, lr}
 8016dda:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_RESET);
	IO_Output_control(RTC_CS, On);
 8016ddc:	2101      	movs	r1, #1
 8016dde:	2000      	movs	r0, #0
 8016de0:	f002 f894 	bl	8018f0c <IO_Output_control>
}
 8016de4:	bf00      	nop
 8016de6:	bd80      	pop	{r7, pc}

08016de8 <release_RTC>:


/****************************************************************/
/****************************************************************/
void release_RTC(void)
{
 8016de8:	b580      	push	{r7, lr}
 8016dea:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_SET);
	IO_Output_control(RTC_CS, Off);
 8016dec:	2100      	movs	r1, #0
 8016dee:	2000      	movs	r0, #0
 8016df0:	f002 f88c 	bl	8018f0c <IO_Output_control>
}
 8016df4:	bf00      	nop
 8016df6:	bd80      	pop	{r7, pc}

08016df8 <Init_M41T94rtc>:
//	HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS_Rev3],RTC__CS_PIN[RTC_CS_Rev3], GPIO_PIN_SET);
}

/****************************************************************/
void Init_M41T94rtc(void)
{
 8016df8:	b580      	push	{r7, lr}
 8016dfa:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 8016dfc:	200a      	movs	r0, #10
 8016dfe:	f7ea f8ed 	bl	8000fdc <HAL_Delay>
//		init_RTC_CS(RTC_CS);
//
//	init_RTC_CS(0);
	/* Setup the M41T94 RTC */
	/* Enable device */
	select_RTC();
 8016e02:	f7ff ffe9 	bl	8016dd8 <select_RTC>
	for (k = 0; k < 5; k++)
 8016e06:	4b24      	ldr	r3, [pc, #144]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e08:	2200      	movs	r2, #0
 8016e0a:	601a      	str	r2, [r3, #0]
 8016e0c:	e004      	b.n	8016e18 <Init_M41T94rtc+0x20>
 8016e0e:	4b22      	ldr	r3, [pc, #136]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e10:	681b      	ldr	r3, [r3, #0]
 8016e12:	3301      	adds	r3, #1
 8016e14:	4a20      	ldr	r2, [pc, #128]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e16:	6013      	str	r3, [r2, #0]
 8016e18:	4b1f      	ldr	r3, [pc, #124]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	2b04      	cmp	r3, #4
 8016e1e:	ddf6      	ble.n	8016e0e <Init_M41T94rtc+0x16>
	{
		;
	}
	/* Reset the Control Registers */
	WriteByte_M41T94rtc(0b10001000);						// WRITE mode -> Address 0x08
 8016e20:	2088      	movs	r0, #136	; 0x88
 8016e22:	f000 fa21 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x08
 8016e26:	2000      	movs	r0, #0
 8016e28:	f000 fa1e 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x09
 8016e2c:	2000      	movs	r0, #0
 8016e2e:	f000 fa1b 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0A
 8016e32:	2000      	movs	r0, #0
 8016e34:	f000 fa18 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0B
 8016e38:	2000      	movs	r0, #0
 8016e3a:	f000 fa15 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0C
 8016e3e:	2000      	movs	r0, #0
 8016e40:	f000 fa12 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0D
 8016e44:	2000      	movs	r0, #0
 8016e46:	f000 fa0f 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0E
 8016e4a:	2000      	movs	r0, #0
 8016e4c:	f000 fa0c 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0F
 8016e50:	2000      	movs	r0, #0
 8016e52:	f000 fa09 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x10
 8016e56:	2000      	movs	r0, #0
 8016e58:	f000 fa06 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x11
 8016e5c:	2000      	movs	r0, #0
 8016e5e:	f000 fa03 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x12
 8016e62:	2000      	movs	r0, #0
 8016e64:	f000 fa00 	bl	8017268 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x13
 8016e68:	2000      	movs	r0, #0
 8016e6a:	f000 f9fd 	bl	8017268 <WriteByte_M41T94rtc>
	for (k = 0; k < 5; k++)
 8016e6e:	4b0a      	ldr	r3, [pc, #40]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e70:	2200      	movs	r2, #0
 8016e72:	601a      	str	r2, [r3, #0]
 8016e74:	e004      	b.n	8016e80 <Init_M41T94rtc+0x88>
 8016e76:	4b08      	ldr	r3, [pc, #32]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e78:	681b      	ldr	r3, [r3, #0]
 8016e7a:	3301      	adds	r3, #1
 8016e7c:	4a06      	ldr	r2, [pc, #24]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e7e:	6013      	str	r3, [r2, #0]
 8016e80:	4b05      	ldr	r3, [pc, #20]	; (8016e98 <Init_M41T94rtc+0xa0>)
 8016e82:	681b      	ldr	r3, [r3, #0]
 8016e84:	2b04      	cmp	r3, #4
 8016e86:	ddf6      	ble.n	8016e76 <Init_M41T94rtc+0x7e>
	{
		;
	}
	/* Disable device */
	release_RTC();
 8016e88:	f7ff ffae 	bl	8016de8 <release_RTC>

	HAL_Delay(10);
 8016e8c:	200a      	movs	r0, #10
 8016e8e:	f7ea f8a5 	bl	8000fdc <HAL_Delay>

}
 8016e92:	bf00      	nop
 8016e94:	bd80      	pop	{r7, pc}
 8016e96:	bf00      	nop
 8016e98:	20020a70 	.word	0x20020a70

08016e9c <ReadTime_M41T94rtc>:
}

/****************************************************************/
/****************************************************************/
void ReadTime_M41T94rtc(void)
{
 8016e9c:	b580      	push	{r7, lr}
 8016e9e:	b082      	sub	sp, #8
 8016ea0:	af00      	add	r7, sp, #0
	uint8_t temp_rtc;

	select_RTC();
 8016ea2:	f7ff ff99 	bl	8016dd8 <select_RTC>
	for (k = 0; k < 5; k++)
 8016ea6:	4b7c      	ldr	r3, [pc, #496]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016ea8:	2200      	movs	r2, #0
 8016eaa:	601a      	str	r2, [r3, #0]
 8016eac:	e004      	b.n	8016eb8 <ReadTime_M41T94rtc+0x1c>
 8016eae:	4b7a      	ldr	r3, [pc, #488]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016eb0:	681b      	ldr	r3, [r3, #0]
 8016eb2:	3301      	adds	r3, #1
 8016eb4:	4a78      	ldr	r2, [pc, #480]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016eb6:	6013      	str	r3, [r2, #0]
 8016eb8:	4b77      	ldr	r3, [pc, #476]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016eba:	681b      	ldr	r3, [r3, #0]
 8016ebc:	2b04      	cmp	r3, #4
 8016ebe:	ddf6      	ble.n	8016eae <ReadTime_M41T94rtc+0x12>
	{
		;
	}

	WriteByte_M41T94rtc(0b00000000);						// READ mode -> Address 0x00
 8016ec0:	2000      	movs	r0, #0
 8016ec2:	f000 f9d1 	bl	8017268 <WriteByte_M41T94rtc>
	/* Address 0x00 */
	temp_rtc = ReadByte_M41T94rtc();
 8016ec6:	f000 f9c7 	bl	8017258 <ReadByte_M41T94rtc>
 8016eca:	4603      	mov	r3, r0
 8016ecc:	71fb      	strb	r3, [r7, #7]
	time_hundreds = temp_rtc & 0x0F;
 8016ece:	79fb      	ldrb	r3, [r7, #7]
 8016ed0:	f003 030f 	and.w	r3, r3, #15
 8016ed4:	4a71      	ldr	r2, [pc, #452]	; (801709c <ReadTime_M41T94rtc+0x200>)
 8016ed6:	6013      	str	r3, [r2, #0]
	time_tenths = temp_rtc >> 4;
 8016ed8:	79fb      	ldrb	r3, [r7, #7]
 8016eda:	091b      	lsrs	r3, r3, #4
 8016edc:	b2db      	uxtb	r3, r3
 8016ede:	461a      	mov	r2, r3
 8016ee0:	4b6f      	ldr	r3, [pc, #444]	; (80170a0 <ReadTime_M41T94rtc+0x204>)
 8016ee2:	601a      	str	r2, [r3, #0]
	/* Address 0x01 */
	temp_rtc = ReadByte_M41T94rtc();
 8016ee4:	f000 f9b8 	bl	8017258 <ReadByte_M41T94rtc>
 8016ee8:	4603      	mov	r3, r0
 8016eea:	71fb      	strb	r3, [r7, #7]
	temp_rtc = temp_rtc & 0x7F;
 8016eec:	79fb      	ldrb	r3, [r7, #7]
 8016eee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016ef2:	71fb      	strb	r3, [r7, #7]
	time_seconds = temp_rtc & 0x0F;
 8016ef4:	79fb      	ldrb	r3, [r7, #7]
 8016ef6:	f003 030f 	and.w	r3, r3, #15
 8016efa:	4a6a      	ldr	r2, [pc, #424]	; (80170a4 <ReadTime_M41T94rtc+0x208>)
 8016efc:	6013      	str	r3, [r2, #0]
	time_10seconds = temp_rtc >> 4;
 8016efe:	79fb      	ldrb	r3, [r7, #7]
 8016f00:	091b      	lsrs	r3, r3, #4
 8016f02:	b2db      	uxtb	r3, r3
 8016f04:	461a      	mov	r2, r3
 8016f06:	4b68      	ldr	r3, [pc, #416]	; (80170a8 <ReadTime_M41T94rtc+0x20c>)
 8016f08:	601a      	str	r2, [r3, #0]
	/* Address 0x02 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f0a:	f000 f9a5 	bl	8017258 <ReadByte_M41T94rtc>
 8016f0e:	4603      	mov	r3, r0
 8016f10:	71fb      	strb	r3, [r7, #7]
	time_minutes = temp_rtc & 0x0F;
 8016f12:	79fb      	ldrb	r3, [r7, #7]
 8016f14:	f003 030f 	and.w	r3, r3, #15
 8016f18:	4a64      	ldr	r2, [pc, #400]	; (80170ac <ReadTime_M41T94rtc+0x210>)
 8016f1a:	6013      	str	r3, [r2, #0]
	time_10minutes = temp_rtc >> 4;
 8016f1c:	79fb      	ldrb	r3, [r7, #7]
 8016f1e:	091b      	lsrs	r3, r3, #4
 8016f20:	b2db      	uxtb	r3, r3
 8016f22:	461a      	mov	r2, r3
 8016f24:	4b62      	ldr	r3, [pc, #392]	; (80170b0 <ReadTime_M41T94rtc+0x214>)
 8016f26:	601a      	str	r2, [r3, #0]
	/* Address 0x03 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f28:	f000 f996 	bl	8017258 <ReadByte_M41T94rtc>
 8016f2c:	4603      	mov	r3, r0
 8016f2e:	71fb      	strb	r3, [r7, #7]
	temp_rtc = temp_rtc & 0x3F;
 8016f30:	79fb      	ldrb	r3, [r7, #7]
 8016f32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016f36:	71fb      	strb	r3, [r7, #7]
	time_hours = temp_rtc & 0x0F;
 8016f38:	79fb      	ldrb	r3, [r7, #7]
 8016f3a:	f003 030f 	and.w	r3, r3, #15
 8016f3e:	4a5d      	ldr	r2, [pc, #372]	; (80170b4 <ReadTime_M41T94rtc+0x218>)
 8016f40:	6013      	str	r3, [r2, #0]
	time_10hours = temp_rtc >> 4;
 8016f42:	79fb      	ldrb	r3, [r7, #7]
 8016f44:	091b      	lsrs	r3, r3, #4
 8016f46:	b2db      	uxtb	r3, r3
 8016f48:	461a      	mov	r2, r3
 8016f4a:	4b5b      	ldr	r3, [pc, #364]	; (80170b8 <ReadTime_M41T94rtc+0x21c>)
 8016f4c:	601a      	str	r2, [r3, #0]
	/* Address 0x04 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f4e:	f000 f983 	bl	8017258 <ReadByte_M41T94rtc>
 8016f52:	4603      	mov	r3, r0
 8016f54:	71fb      	strb	r3, [r7, #7]
	time_day = temp_rtc & 0x07;
 8016f56:	79fb      	ldrb	r3, [r7, #7]
 8016f58:	f003 0307 	and.w	r3, r3, #7
 8016f5c:	4a57      	ldr	r2, [pc, #348]	; (80170bc <ReadTime_M41T94rtc+0x220>)
 8016f5e:	6013      	str	r3, [r2, #0]
	/* Address 0x05 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f60:	f000 f97a 	bl	8017258 <ReadByte_M41T94rtc>
 8016f64:	4603      	mov	r3, r0
 8016f66:	71fb      	strb	r3, [r7, #7]
	time_date = temp_rtc & 0x0F;
 8016f68:	79fb      	ldrb	r3, [r7, #7]
 8016f6a:	f003 030f 	and.w	r3, r3, #15
 8016f6e:	4a54      	ldr	r2, [pc, #336]	; (80170c0 <ReadTime_M41T94rtc+0x224>)
 8016f70:	6013      	str	r3, [r2, #0]
	time_10date = temp_rtc >> 4;
 8016f72:	79fb      	ldrb	r3, [r7, #7]
 8016f74:	091b      	lsrs	r3, r3, #4
 8016f76:	b2db      	uxtb	r3, r3
 8016f78:	461a      	mov	r2, r3
 8016f7a:	4b52      	ldr	r3, [pc, #328]	; (80170c4 <ReadTime_M41T94rtc+0x228>)
 8016f7c:	601a      	str	r2, [r3, #0]
	/* Address 0x06 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f7e:	f000 f96b 	bl	8017258 <ReadByte_M41T94rtc>
 8016f82:	4603      	mov	r3, r0
 8016f84:	71fb      	strb	r3, [r7, #7]
	time_month = temp_rtc & 0x0F;
 8016f86:	79fb      	ldrb	r3, [r7, #7]
 8016f88:	f003 030f 	and.w	r3, r3, #15
 8016f8c:	4a4e      	ldr	r2, [pc, #312]	; (80170c8 <ReadTime_M41T94rtc+0x22c>)
 8016f8e:	6013      	str	r3, [r2, #0]
	time_10month = temp_rtc >> 4;
 8016f90:	79fb      	ldrb	r3, [r7, #7]
 8016f92:	091b      	lsrs	r3, r3, #4
 8016f94:	b2db      	uxtb	r3, r3
 8016f96:	461a      	mov	r2, r3
 8016f98:	4b4c      	ldr	r3, [pc, #304]	; (80170cc <ReadTime_M41T94rtc+0x230>)
 8016f9a:	601a      	str	r2, [r3, #0]
	/* Address 0x07 */
	temp_rtc = ReadByte_M41T94rtc();
 8016f9c:	f000 f95c 	bl	8017258 <ReadByte_M41T94rtc>
 8016fa0:	4603      	mov	r3, r0
 8016fa2:	71fb      	strb	r3, [r7, #7]
	time_year = temp_rtc & 0x0F;
 8016fa4:	79fb      	ldrb	r3, [r7, #7]
 8016fa6:	f003 030f 	and.w	r3, r3, #15
 8016faa:	4a49      	ldr	r2, [pc, #292]	; (80170d0 <ReadTime_M41T94rtc+0x234>)
 8016fac:	6013      	str	r3, [r2, #0]
	time_10year = temp_rtc >> 4;
 8016fae:	79fb      	ldrb	r3, [r7, #7]
 8016fb0:	091b      	lsrs	r3, r3, #4
 8016fb2:	b2db      	uxtb	r3, r3
 8016fb4:	461a      	mov	r2, r3
 8016fb6:	4b47      	ldr	r3, [pc, #284]	; (80170d4 <ReadTime_M41T94rtc+0x238>)
 8016fb8:	601a      	str	r2, [r3, #0]

	release_RTC();
 8016fba:	f7ff ff15 	bl	8016de8 <release_RTC>
	for (k = 0; k < 5; k++)
 8016fbe:	4b36      	ldr	r3, [pc, #216]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016fc0:	2200      	movs	r2, #0
 8016fc2:	601a      	str	r2, [r3, #0]
 8016fc4:	e004      	b.n	8016fd0 <ReadTime_M41T94rtc+0x134>
 8016fc6:	4b34      	ldr	r3, [pc, #208]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016fc8:	681b      	ldr	r3, [r3, #0]
 8016fca:	3301      	adds	r3, #1
 8016fcc:	4a32      	ldr	r2, [pc, #200]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016fce:	6013      	str	r3, [r2, #0]
 8016fd0:	4b31      	ldr	r3, [pc, #196]	; (8017098 <ReadTime_M41T94rtc+0x1fc>)
 8016fd2:	681b      	ldr	r3, [r3, #0]
 8016fd4:	2b04      	cmp	r3, #4
 8016fd6:	ddf6      	ble.n	8016fc6 <ReadTime_M41T94rtc+0x12a>
	{
		;
	}

	Time_Actual_Year = (time_10year << 4) | time_year;
 8016fd8:	4b3e      	ldr	r3, [pc, #248]	; (80170d4 <ReadTime_M41T94rtc+0x238>)
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	b2db      	uxtb	r3, r3
 8016fde:	011b      	lsls	r3, r3, #4
 8016fe0:	b2da      	uxtb	r2, r3
 8016fe2:	4b3b      	ldr	r3, [pc, #236]	; (80170d0 <ReadTime_M41T94rtc+0x234>)
 8016fe4:	681b      	ldr	r3, [r3, #0]
 8016fe6:	b2db      	uxtb	r3, r3
 8016fe8:	4313      	orrs	r3, r2
 8016fea:	b2da      	uxtb	r2, r3
 8016fec:	4b3a      	ldr	r3, [pc, #232]	; (80170d8 <ReadTime_M41T94rtc+0x23c>)
 8016fee:	701a      	strb	r2, [r3, #0]
	Time_Actual_Month = (time_10month << 4) | time_month;
 8016ff0:	4b36      	ldr	r3, [pc, #216]	; (80170cc <ReadTime_M41T94rtc+0x230>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	b2db      	uxtb	r3, r3
 8016ff6:	011b      	lsls	r3, r3, #4
 8016ff8:	b2da      	uxtb	r2, r3
 8016ffa:	4b33      	ldr	r3, [pc, #204]	; (80170c8 <ReadTime_M41T94rtc+0x22c>)
 8016ffc:	681b      	ldr	r3, [r3, #0]
 8016ffe:	b2db      	uxtb	r3, r3
 8017000:	4313      	orrs	r3, r2
 8017002:	b2da      	uxtb	r2, r3
 8017004:	4b35      	ldr	r3, [pc, #212]	; (80170dc <ReadTime_M41T94rtc+0x240>)
 8017006:	701a      	strb	r2, [r3, #0]
	Time_Actual_Date = (time_10date << 4) | time_date;
 8017008:	4b2e      	ldr	r3, [pc, #184]	; (80170c4 <ReadTime_M41T94rtc+0x228>)
 801700a:	681b      	ldr	r3, [r3, #0]
 801700c:	b2db      	uxtb	r3, r3
 801700e:	011b      	lsls	r3, r3, #4
 8017010:	b2da      	uxtb	r2, r3
 8017012:	4b2b      	ldr	r3, [pc, #172]	; (80170c0 <ReadTime_M41T94rtc+0x224>)
 8017014:	681b      	ldr	r3, [r3, #0]
 8017016:	b2db      	uxtb	r3, r3
 8017018:	4313      	orrs	r3, r2
 801701a:	b2da      	uxtb	r2, r3
 801701c:	4b30      	ldr	r3, [pc, #192]	; (80170e0 <ReadTime_M41T94rtc+0x244>)
 801701e:	701a      	strb	r2, [r3, #0]
	Time_Actual_WeekDay = time_day;
 8017020:	4b26      	ldr	r3, [pc, #152]	; (80170bc <ReadTime_M41T94rtc+0x220>)
 8017022:	681b      	ldr	r3, [r3, #0]
 8017024:	b2da      	uxtb	r2, r3
 8017026:	4b2f      	ldr	r3, [pc, #188]	; (80170e4 <ReadTime_M41T94rtc+0x248>)
 8017028:	701a      	strb	r2, [r3, #0]
	Time_Actual_Hour = (time_10hours << 4) | time_hours;
 801702a:	4b23      	ldr	r3, [pc, #140]	; (80170b8 <ReadTime_M41T94rtc+0x21c>)
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	b2db      	uxtb	r3, r3
 8017030:	011b      	lsls	r3, r3, #4
 8017032:	b2da      	uxtb	r2, r3
 8017034:	4b1f      	ldr	r3, [pc, #124]	; (80170b4 <ReadTime_M41T94rtc+0x218>)
 8017036:	681b      	ldr	r3, [r3, #0]
 8017038:	b2db      	uxtb	r3, r3
 801703a:	4313      	orrs	r3, r2
 801703c:	b2da      	uxtb	r2, r3
 801703e:	4b2a      	ldr	r3, [pc, #168]	; (80170e8 <ReadTime_M41T94rtc+0x24c>)
 8017040:	701a      	strb	r2, [r3, #0]
	Time_Actual_Minute = (time_10minutes << 4) | time_minutes;
 8017042:	4b1b      	ldr	r3, [pc, #108]	; (80170b0 <ReadTime_M41T94rtc+0x214>)
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	b2db      	uxtb	r3, r3
 8017048:	011b      	lsls	r3, r3, #4
 801704a:	b2da      	uxtb	r2, r3
 801704c:	4b17      	ldr	r3, [pc, #92]	; (80170ac <ReadTime_M41T94rtc+0x210>)
 801704e:	681b      	ldr	r3, [r3, #0]
 8017050:	b2db      	uxtb	r3, r3
 8017052:	4313      	orrs	r3, r2
 8017054:	b2da      	uxtb	r2, r3
 8017056:	4b25      	ldr	r3, [pc, #148]	; (80170ec <ReadTime_M41T94rtc+0x250>)
 8017058:	701a      	strb	r2, [r3, #0]
	Time_Actual_Second = (time_10seconds << 4) | time_seconds;
 801705a:	4b13      	ldr	r3, [pc, #76]	; (80170a8 <ReadTime_M41T94rtc+0x20c>)
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	b2db      	uxtb	r3, r3
 8017060:	011b      	lsls	r3, r3, #4
 8017062:	b2da      	uxtb	r2, r3
 8017064:	4b0f      	ldr	r3, [pc, #60]	; (80170a4 <ReadTime_M41T94rtc+0x208>)
 8017066:	681b      	ldr	r3, [r3, #0]
 8017068:	b2db      	uxtb	r3, r3
 801706a:	4313      	orrs	r3, r2
 801706c:	b2da      	uxtb	r2, r3
 801706e:	4b20      	ldr	r3, [pc, #128]	; (80170f0 <ReadTime_M41T94rtc+0x254>)
 8017070:	701a      	strb	r2, [r3, #0]

	if (!Time_Checker_M41T94rtc())	//true if time is correct
 8017072:	f000 f911 	bl	8017298 <Time_Checker_M41T94rtc>
 8017076:	4603      	mov	r3, r0
 8017078:	f083 0301 	eor.w	r3, r3, #1
 801707c:	b2db      	uxtb	r3, r3
 801707e:	2b00      	cmp	r3, #0
 8017080:	d005      	beq.n	801708e <ReadTime_M41T94rtc+0x1f2>
	{
		//todo		System_Settings.Error_Code = System_Fault;
		testcounter++;
 8017082:	4b1c      	ldr	r3, [pc, #112]	; (80170f4 <ReadTime_M41T94rtc+0x258>)
 8017084:	881b      	ldrh	r3, [r3, #0]
 8017086:	3301      	adds	r3, #1
 8017088:	b29a      	uxth	r2, r3
 801708a:	4b1a      	ldr	r3, [pc, #104]	; (80170f4 <ReadTime_M41T94rtc+0x258>)
 801708c:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		//todo		System_Settings.Error_Code = None;
	}
}
 801708e:	bf00      	nop
 8017090:	3708      	adds	r7, #8
 8017092:	46bd      	mov	sp, r7
 8017094:	bd80      	pop	{r7, pc}
 8017096:	bf00      	nop
 8017098:	20020a70 	.word	0x20020a70
 801709c:	2002140c 	.word	0x2002140c
 80170a0:	20021588 	.word	0x20021588
 80170a4:	200215b4 	.word	0x200215b4
 80170a8:	200213d8 	.word	0x200213d8
 80170ac:	200215cc 	.word	0x200215cc
 80170b0:	2002131c 	.word	0x2002131c
 80170b4:	20021388 	.word	0x20021388
 80170b8:	2002143c 	.word	0x2002143c
 80170bc:	20021584 	.word	0x20021584
 80170c0:	2002147c 	.word	0x2002147c
 80170c4:	20020d10 	.word	0x20020d10
 80170c8:	200214fc 	.word	0x200214fc
 80170cc:	20021580 	.word	0x20021580
 80170d0:	20020d1c 	.word	0x20020d1c
 80170d4:	20021544 	.word	0x20021544
 80170d8:	20020a68 	.word	0x20020a68
 80170dc:	20020a69 	.word	0x20020a69
 80170e0:	20020a6a 	.word	0x20020a6a
 80170e4:	20020a6b 	.word	0x20020a6b
 80170e8:	20020a6c 	.word	0x20020a6c
 80170ec:	20020a6d 	.word	0x20020a6d
 80170f0:	20020a6e 	.word	0x20020a6e
 80170f4:	20020a74 	.word	0x20020a74

080170f8 <Display_Time>:
/* Display time on 7" LCD
 *
 */
/****************************************************************/
void Display_Time(void)
{
 80170f8:	b5b0      	push	{r4, r5, r7, lr}
 80170fa:	b08a      	sub	sp, #40	; 0x28
 80170fc:	af04      	add	r7, sp, #16
	char hours[2] = {0};
 80170fe:	2300      	movs	r3, #0
 8017100:	82bb      	strh	r3, [r7, #20]
	char minutes[2] = {0};
 8017102:	2300      	movs	r3, #0
 8017104:	823b      	strh	r3, [r7, #16]
	char seconds[2] = {0};
 8017106:	2300      	movs	r3, #0
 8017108:	81bb      	strh	r3, [r7, #12]
	char date[2] = {0};
 801710a:	2300      	movs	r3, #0
 801710c:	813b      	strh	r3, [r7, #8]
	char month[2] = {0};
 801710e:	2300      	movs	r3, #0
 8017110:	80bb      	strh	r3, [r7, #4]
	char year[2] = {0};
 8017112:	2300      	movs	r3, #0
 8017114:	803b      	strh	r3, [r7, #0]

	if(RTC_Flags.RTC_TimeReady)
 8017116:	4b3f      	ldr	r3, [pc, #252]	; (8017214 <Display_Time+0x11c>)
 8017118:	78db      	ldrb	r3, [r3, #3]
 801711a:	2b00      	cmp	r3, #0
 801711c:	d075      	beq.n	801720a <Display_Time+0x112>
	{

		RTC_Flags.RTC_TimeReady = false;
 801711e:	4b3d      	ldr	r3, [pc, #244]	; (8017214 <Display_Time+0x11c>)
 8017120:	2200      	movs	r2, #0
 8017122:	70da      	strb	r2, [r3, #3]

		ReadTime_M41T94rtc();
 8017124:	f7ff feba 	bl	8016e9c <ReadTime_M41T94rtc>

		//display years
		year[0] = time_10year + 0x30;
 8017128:	4b3b      	ldr	r3, [pc, #236]	; (8017218 <Display_Time+0x120>)
 801712a:	681b      	ldr	r3, [r3, #0]
 801712c:	b2db      	uxtb	r3, r3
 801712e:	3330      	adds	r3, #48	; 0x30
 8017130:	b2db      	uxtb	r3, r3
 8017132:	703b      	strb	r3, [r7, #0]
		year[1] = time_year + 0x30;
 8017134:	4b39      	ldr	r3, [pc, #228]	; (801721c <Display_Time+0x124>)
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	b2db      	uxtb	r3, r3
 801713a:	3330      	adds	r3, #48	; 0x30
 801713c:	b2db      	uxtb	r3, r3
 801713e:	707b      	strb	r3, [r7, #1]

		//display months
		month[0] = time_10month + 0x30;
 8017140:	4b37      	ldr	r3, [pc, #220]	; (8017220 <Display_Time+0x128>)
 8017142:	681b      	ldr	r3, [r3, #0]
 8017144:	b2db      	uxtb	r3, r3
 8017146:	3330      	adds	r3, #48	; 0x30
 8017148:	b2db      	uxtb	r3, r3
 801714a:	713b      	strb	r3, [r7, #4]
		month[1] = time_month + 0x30;
 801714c:	4b35      	ldr	r3, [pc, #212]	; (8017224 <Display_Time+0x12c>)
 801714e:	681b      	ldr	r3, [r3, #0]
 8017150:	b2db      	uxtb	r3, r3
 8017152:	3330      	adds	r3, #48	; 0x30
 8017154:	b2db      	uxtb	r3, r3
 8017156:	717b      	strb	r3, [r7, #5]

		//display date
		date[0] = time_10date + 0x30;
 8017158:	4b33      	ldr	r3, [pc, #204]	; (8017228 <Display_Time+0x130>)
 801715a:	681b      	ldr	r3, [r3, #0]
 801715c:	b2db      	uxtb	r3, r3
 801715e:	3330      	adds	r3, #48	; 0x30
 8017160:	b2db      	uxtb	r3, r3
 8017162:	723b      	strb	r3, [r7, #8]
		date[1] = time_date + 0x30;
 8017164:	4b31      	ldr	r3, [pc, #196]	; (801722c <Display_Time+0x134>)
 8017166:	681b      	ldr	r3, [r3, #0]
 8017168:	b2db      	uxtb	r3, r3
 801716a:	3330      	adds	r3, #48	; 0x30
 801716c:	b2db      	uxtb	r3, r3
 801716e:	727b      	strb	r3, [r7, #9]

		//display hours
		hours[0] = time_10hours + 0x30;
 8017170:	4b2f      	ldr	r3, [pc, #188]	; (8017230 <Display_Time+0x138>)
 8017172:	681b      	ldr	r3, [r3, #0]
 8017174:	b2db      	uxtb	r3, r3
 8017176:	3330      	adds	r3, #48	; 0x30
 8017178:	b2db      	uxtb	r3, r3
 801717a:	753b      	strb	r3, [r7, #20]
		hours[1] = time_hours + 0x30;
 801717c:	4b2d      	ldr	r3, [pc, #180]	; (8017234 <Display_Time+0x13c>)
 801717e:	681b      	ldr	r3, [r3, #0]
 8017180:	b2db      	uxtb	r3, r3
 8017182:	3330      	adds	r3, #48	; 0x30
 8017184:	b2db      	uxtb	r3, r3
 8017186:	757b      	strb	r3, [r7, #21]

		//display minutes
		minutes[0] = time_10minutes + 0x30;
 8017188:	4b2b      	ldr	r3, [pc, #172]	; (8017238 <Display_Time+0x140>)
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	b2db      	uxtb	r3, r3
 801718e:	3330      	adds	r3, #48	; 0x30
 8017190:	b2db      	uxtb	r3, r3
 8017192:	743b      	strb	r3, [r7, #16]
		minutes[1] = time_minutes + 0x30;
 8017194:	4b29      	ldr	r3, [pc, #164]	; (801723c <Display_Time+0x144>)
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	b2db      	uxtb	r3, r3
 801719a:	3330      	adds	r3, #48	; 0x30
 801719c:	b2db      	uxtb	r3, r3
 801719e:	747b      	strb	r3, [r7, #17]

		//display seconds
		seconds[0] = time_10seconds + 0x30;
 80171a0:	4b27      	ldr	r3, [pc, #156]	; (8017240 <Display_Time+0x148>)
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	b2db      	uxtb	r3, r3
 80171a6:	3330      	adds	r3, #48	; 0x30
 80171a8:	b2db      	uxtb	r3, r3
 80171aa:	733b      	strb	r3, [r7, #12]
		seconds[1] = time_seconds + 0x30;
 80171ac:	4b25      	ldr	r3, [pc, #148]	; (8017244 <Display_Time+0x14c>)
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	b2db      	uxtb	r3, r3
 80171b2:	3330      	adds	r3, #48	; 0x30
 80171b4:	b2db      	uxtb	r3, r3
 80171b6:	737b      	strb	r3, [r7, #13]

		if(Time_Checker_M41T94rtc())
 80171b8:	f000 f86e 	bl	8017298 <Time_Checker_M41T94rtc>
 80171bc:	4603      	mov	r3, r0
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d023      	beq.n	801720a <Display_Time+0x112>
		{
			sprintf(Text_Time,"%c%c:%c%c:%c%c", hours[0],hours[1], minutes[0], minutes[1], seconds[0], seconds[1]);
 80171c2:	7d3b      	ldrb	r3, [r7, #20]
 80171c4:	461c      	mov	r4, r3
 80171c6:	7d7b      	ldrb	r3, [r7, #21]
 80171c8:	461d      	mov	r5, r3
 80171ca:	7c3b      	ldrb	r3, [r7, #16]
 80171cc:	7c7a      	ldrb	r2, [r7, #17]
 80171ce:	7b39      	ldrb	r1, [r7, #12]
 80171d0:	7b78      	ldrb	r0, [r7, #13]
 80171d2:	9003      	str	r0, [sp, #12]
 80171d4:	9102      	str	r1, [sp, #8]
 80171d6:	9201      	str	r2, [sp, #4]
 80171d8:	9300      	str	r3, [sp, #0]
 80171da:	462b      	mov	r3, r5
 80171dc:	4622      	mov	r2, r4
 80171de:	491a      	ldr	r1, [pc, #104]	; (8017248 <Display_Time+0x150>)
 80171e0:	481a      	ldr	r0, [pc, #104]	; (801724c <Display_Time+0x154>)
 80171e2:	f007 f85b 	bl	801e29c <sprintf>
			sprintf(Text_Date,"20%c%c/%c%c/%c%c", year[0],year[1], month[0], month[1], date[0], date[1]);
 80171e6:	783b      	ldrb	r3, [r7, #0]
 80171e8:	461c      	mov	r4, r3
 80171ea:	787b      	ldrb	r3, [r7, #1]
 80171ec:	461d      	mov	r5, r3
 80171ee:	793b      	ldrb	r3, [r7, #4]
 80171f0:	797a      	ldrb	r2, [r7, #5]
 80171f2:	7a39      	ldrb	r1, [r7, #8]
 80171f4:	7a78      	ldrb	r0, [r7, #9]
 80171f6:	9003      	str	r0, [sp, #12]
 80171f8:	9102      	str	r1, [sp, #8]
 80171fa:	9201      	str	r2, [sp, #4]
 80171fc:	9300      	str	r3, [sp, #0]
 80171fe:	462b      	mov	r3, r5
 8017200:	4622      	mov	r2, r4
 8017202:	4913      	ldr	r1, [pc, #76]	; (8017250 <Display_Time+0x158>)
 8017204:	4813      	ldr	r0, [pc, #76]	; (8017254 <Display_Time+0x15c>)
 8017206:	f007 f849 	bl	801e29c <sprintf>
		}
	}

}
 801720a:	bf00      	nop
 801720c:	3718      	adds	r7, #24
 801720e:	46bd      	mov	sp, r7
 8017210:	bdb0      	pop	{r4, r5, r7, pc}
 8017212:	bf00      	nop
 8017214:	200212f8 	.word	0x200212f8
 8017218:	20021544 	.word	0x20021544
 801721c:	20020d1c 	.word	0x20020d1c
 8017220:	20021580 	.word	0x20021580
 8017224:	200214fc 	.word	0x200214fc
 8017228:	20020d10 	.word	0x20020d10
 801722c:	2002147c 	.word	0x2002147c
 8017230:	2002143c 	.word	0x2002143c
 8017234:	20021388 	.word	0x20021388
 8017238:	2002131c 	.word	0x2002131c
 801723c:	200215cc 	.word	0x200215cc
 8017240:	200213d8 	.word	0x200213d8
 8017244:	200215b4 	.word	0x200215b4
 8017248:	08021174 	.word	0x08021174
 801724c:	200214c8 	.word	0x200214c8
 8017250:	08021184 	.word	0x08021184
 8017254:	20020d40 	.word	0x20020d40

08017258 <ReadByte_M41T94rtc>:
 * @param  None
 * @retval Byte Read from the RTC.
 */
/****************************************************************/
uint8_t ReadByte_M41T94rtc(void)
{
 8017258:	b580      	push	{r7, lr}
 801725a:	af00      	add	r7, sp, #0
	return (WriteByte_M41T94rtc(0x55));
 801725c:	2055      	movs	r0, #85	; 0x55
 801725e:	f000 f803 	bl	8017268 <WriteByte_M41T94rtc>
 8017262:	4603      	mov	r3, r0
}
 8017264:	4618      	mov	r0, r3
 8017266:	bd80      	pop	{r7, pc}

08017268 <WriteByte_M41T94rtc>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t WriteByte_M41T94rtc(uint8_t Data)
{
 8017268:	b580      	push	{r7, lr}
 801726a:	b086      	sub	sp, #24
 801726c:	af02      	add	r7, sp, #8
 801726e:	4603      	mov	r3, r0
 8017270:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 8017272:	2300      	movs	r3, #0
 8017274:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &Data, &rx_data, 1, 100);
 8017276:	f107 020f 	add.w	r2, r7, #15
 801727a:	1df9      	adds	r1, r7, #7
 801727c:	2364      	movs	r3, #100	; 0x64
 801727e:	9300      	str	r3, [sp, #0]
 8017280:	2301      	movs	r3, #1
 8017282:	4804      	ldr	r0, [pc, #16]	; (8017294 <WriteByte_M41T94rtc+0x2c>)
 8017284:	f7f1 fbc2 	bl	8008a0c <HAL_SPI_TransmitReceive>

	return rx_data;
 8017288:	7bfb      	ldrb	r3, [r7, #15]

}
 801728a:	4618      	mov	r0, r3
 801728c:	3710      	adds	r7, #16
 801728e:	46bd      	mov	sp, r7
 8017290:	bd80      	pop	{r7, pc}
 8017292:	bf00      	nop
 8017294:	2003140c 	.word	0x2003140c

08017298 <Time_Checker_M41T94rtc>:

bool Time_Checker_M41T94rtc(void)
{
 8017298:	b580      	push	{r7, lr}
 801729a:	af00      	add	r7, sp, #0
	//Check the time stamp
	if (Time_Checker_0_99(Time_Actual_Year))							//Check Year
 801729c:	4b1a      	ldr	r3, [pc, #104]	; (8017308 <Time_Checker_M41T94rtc+0x70>)
 801729e:	781b      	ldrb	r3, [r3, #0]
 80172a0:	4618      	mov	r0, r3
 80172a2:	f000 f83d 	bl	8017320 <Time_Checker_0_99>
 80172a6:	4603      	mov	r3, r0
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d029      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
		if (Time_Checker_1_12(Time_Actual_Month))						//Check Month
 80172ac:	4b17      	ldr	r3, [pc, #92]	; (801730c <Time_Checker_M41T94rtc+0x74>)
 80172ae:	781b      	ldrb	r3, [r3, #0]
 80172b0:	4618      	mov	r0, r3
 80172b2:	f000 fb1f 	bl	80178f4 <Time_Checker_1_12>
 80172b6:	4603      	mov	r3, r0
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d021      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
			if (Time_Checker_1_31(Time_Actual_Date))					//Check Date
 80172bc:	4b14      	ldr	r3, [pc, #80]	; (8017310 <Time_Checker_M41T94rtc+0x78>)
 80172be:	781b      	ldrb	r3, [r3, #0]
 80172c0:	4618      	mov	r0, r3
 80172c2:	f000 fa41 	bl	8017748 <Time_Checker_1_31>
 80172c6:	4603      	mov	r3, r0
 80172c8:	2b00      	cmp	r3, #0
 80172ca:	d019      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
				if (Time_Checker_0_23(Time_Actual_Hour))				//Check Hour
 80172cc:	4b11      	ldr	r3, [pc, #68]	; (8017314 <Time_Checker_M41T94rtc+0x7c>)
 80172ce:	781b      	ldrb	r3, [r3, #0]
 80172d0:	4618      	mov	r0, r3
 80172d2:	f000 fab1 	bl	8017838 <Time_Checker_0_23>
 80172d6:	4603      	mov	r3, r0
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d011      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
					if (Time_Checker_0_59(Time_Actual_Minute))			//Check Minute
 80172dc:	4b0e      	ldr	r3, [pc, #56]	; (8017318 <Time_Checker_M41T94rtc+0x80>)
 80172de:	781b      	ldrb	r3, [r3, #0]
 80172e0:	4618      	mov	r0, r3
 80172e2:	f000 f967 	bl	80175b4 <Time_Checker_0_59>
 80172e6:	4603      	mov	r3, r0
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d009      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
						if (Time_Checker_0_59(Time_Actual_Second))		//Check Second
 80172ec:	4b0b      	ldr	r3, [pc, #44]	; (801731c <Time_Checker_M41T94rtc+0x84>)
 80172ee:	781b      	ldrb	r3, [r3, #0]
 80172f0:	4618      	mov	r0, r3
 80172f2:	f000 f95f 	bl	80175b4 <Time_Checker_0_59>
 80172f6:	4603      	mov	r3, r0
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d001      	beq.n	8017300 <Time_Checker_M41T94rtc+0x68>
							return true;
 80172fc:	2301      	movs	r3, #1
 80172fe:	e000      	b.n	8017302 <Time_Checker_M41T94rtc+0x6a>

	//If timestamp incorrect in any way
	return false;
 8017300:	2300      	movs	r3, #0
}
 8017302:	4618      	mov	r0, r3
 8017304:	bd80      	pop	{r7, pc}
 8017306:	bf00      	nop
 8017308:	20020a68 	.word	0x20020a68
 801730c:	20020a69 	.word	0x20020a69
 8017310:	20020a6a 	.word	0x20020a6a
 8017314:	20020a6c 	.word	0x20020a6c
 8017318:	20020a6d 	.word	0x20020a6d
 801731c:	20020a6e 	.word	0x20020a6e

08017320 <Time_Checker_0_99>:

bool Time_Checker_0_99(uint8_t value)
{
 8017320:	b480      	push	{r7}
 8017322:	b083      	sub	sp, #12
 8017324:	af00      	add	r7, sp, #0
 8017326:	4603      	mov	r3, r0
 8017328:	71fb      	strb	r3, [r7, #7]
	switch (value)
 801732a:	79fb      	ldrb	r3, [r7, #7]
 801732c:	2b99      	cmp	r3, #153	; 0x99
 801732e:	f200 8139 	bhi.w	80175a4 <Time_Checker_0_99+0x284>
 8017332:	a201      	add	r2, pc, #4	; (adr r2, 8017338 <Time_Checker_0_99+0x18>)
 8017334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017338:	080175a1 	.word	0x080175a1
 801733c:	080175a1 	.word	0x080175a1
 8017340:	080175a1 	.word	0x080175a1
 8017344:	080175a1 	.word	0x080175a1
 8017348:	080175a1 	.word	0x080175a1
 801734c:	080175a1 	.word	0x080175a1
 8017350:	080175a1 	.word	0x080175a1
 8017354:	080175a1 	.word	0x080175a1
 8017358:	080175a1 	.word	0x080175a1
 801735c:	080175a1 	.word	0x080175a1
 8017360:	080175a5 	.word	0x080175a5
 8017364:	080175a5 	.word	0x080175a5
 8017368:	080175a5 	.word	0x080175a5
 801736c:	080175a5 	.word	0x080175a5
 8017370:	080175a5 	.word	0x080175a5
 8017374:	080175a5 	.word	0x080175a5
 8017378:	080175a1 	.word	0x080175a1
 801737c:	080175a1 	.word	0x080175a1
 8017380:	080175a1 	.word	0x080175a1
 8017384:	080175a1 	.word	0x080175a1
 8017388:	080175a1 	.word	0x080175a1
 801738c:	080175a1 	.word	0x080175a1
 8017390:	080175a1 	.word	0x080175a1
 8017394:	080175a1 	.word	0x080175a1
 8017398:	080175a1 	.word	0x080175a1
 801739c:	080175a1 	.word	0x080175a1
 80173a0:	080175a5 	.word	0x080175a5
 80173a4:	080175a5 	.word	0x080175a5
 80173a8:	080175a5 	.word	0x080175a5
 80173ac:	080175a5 	.word	0x080175a5
 80173b0:	080175a5 	.word	0x080175a5
 80173b4:	080175a5 	.word	0x080175a5
 80173b8:	080175a1 	.word	0x080175a1
 80173bc:	080175a1 	.word	0x080175a1
 80173c0:	080175a1 	.word	0x080175a1
 80173c4:	080175a1 	.word	0x080175a1
 80173c8:	080175a1 	.word	0x080175a1
 80173cc:	080175a1 	.word	0x080175a1
 80173d0:	080175a1 	.word	0x080175a1
 80173d4:	080175a1 	.word	0x080175a1
 80173d8:	080175a1 	.word	0x080175a1
 80173dc:	080175a1 	.word	0x080175a1
 80173e0:	080175a5 	.word	0x080175a5
 80173e4:	080175a5 	.word	0x080175a5
 80173e8:	080175a5 	.word	0x080175a5
 80173ec:	080175a5 	.word	0x080175a5
 80173f0:	080175a5 	.word	0x080175a5
 80173f4:	080175a5 	.word	0x080175a5
 80173f8:	080175a1 	.word	0x080175a1
 80173fc:	080175a1 	.word	0x080175a1
 8017400:	080175a1 	.word	0x080175a1
 8017404:	080175a1 	.word	0x080175a1
 8017408:	080175a1 	.word	0x080175a1
 801740c:	080175a1 	.word	0x080175a1
 8017410:	080175a1 	.word	0x080175a1
 8017414:	080175a1 	.word	0x080175a1
 8017418:	080175a1 	.word	0x080175a1
 801741c:	080175a1 	.word	0x080175a1
 8017420:	080175a5 	.word	0x080175a5
 8017424:	080175a5 	.word	0x080175a5
 8017428:	080175a5 	.word	0x080175a5
 801742c:	080175a5 	.word	0x080175a5
 8017430:	080175a5 	.word	0x080175a5
 8017434:	080175a5 	.word	0x080175a5
 8017438:	080175a1 	.word	0x080175a1
 801743c:	080175a1 	.word	0x080175a1
 8017440:	080175a1 	.word	0x080175a1
 8017444:	080175a1 	.word	0x080175a1
 8017448:	080175a1 	.word	0x080175a1
 801744c:	080175a1 	.word	0x080175a1
 8017450:	080175a1 	.word	0x080175a1
 8017454:	080175a1 	.word	0x080175a1
 8017458:	080175a1 	.word	0x080175a1
 801745c:	080175a1 	.word	0x080175a1
 8017460:	080175a5 	.word	0x080175a5
 8017464:	080175a5 	.word	0x080175a5
 8017468:	080175a5 	.word	0x080175a5
 801746c:	080175a5 	.word	0x080175a5
 8017470:	080175a5 	.word	0x080175a5
 8017474:	080175a5 	.word	0x080175a5
 8017478:	080175a1 	.word	0x080175a1
 801747c:	080175a1 	.word	0x080175a1
 8017480:	080175a1 	.word	0x080175a1
 8017484:	080175a1 	.word	0x080175a1
 8017488:	080175a1 	.word	0x080175a1
 801748c:	080175a1 	.word	0x080175a1
 8017490:	080175a1 	.word	0x080175a1
 8017494:	080175a1 	.word	0x080175a1
 8017498:	080175a1 	.word	0x080175a1
 801749c:	080175a1 	.word	0x080175a1
 80174a0:	080175a5 	.word	0x080175a5
 80174a4:	080175a5 	.word	0x080175a5
 80174a8:	080175a5 	.word	0x080175a5
 80174ac:	080175a5 	.word	0x080175a5
 80174b0:	080175a5 	.word	0x080175a5
 80174b4:	080175a5 	.word	0x080175a5
 80174b8:	080175a1 	.word	0x080175a1
 80174bc:	080175a1 	.word	0x080175a1
 80174c0:	080175a1 	.word	0x080175a1
 80174c4:	080175a1 	.word	0x080175a1
 80174c8:	080175a1 	.word	0x080175a1
 80174cc:	080175a1 	.word	0x080175a1
 80174d0:	080175a1 	.word	0x080175a1
 80174d4:	080175a1 	.word	0x080175a1
 80174d8:	080175a1 	.word	0x080175a1
 80174dc:	080175a1 	.word	0x080175a1
 80174e0:	080175a5 	.word	0x080175a5
 80174e4:	080175a5 	.word	0x080175a5
 80174e8:	080175a5 	.word	0x080175a5
 80174ec:	080175a5 	.word	0x080175a5
 80174f0:	080175a5 	.word	0x080175a5
 80174f4:	080175a5 	.word	0x080175a5
 80174f8:	080175a1 	.word	0x080175a1
 80174fc:	080175a1 	.word	0x080175a1
 8017500:	080175a1 	.word	0x080175a1
 8017504:	080175a1 	.word	0x080175a1
 8017508:	080175a1 	.word	0x080175a1
 801750c:	080175a1 	.word	0x080175a1
 8017510:	080175a1 	.word	0x080175a1
 8017514:	080175a1 	.word	0x080175a1
 8017518:	080175a1 	.word	0x080175a1
 801751c:	080175a1 	.word	0x080175a1
 8017520:	080175a5 	.word	0x080175a5
 8017524:	080175a5 	.word	0x080175a5
 8017528:	080175a5 	.word	0x080175a5
 801752c:	080175a5 	.word	0x080175a5
 8017530:	080175a5 	.word	0x080175a5
 8017534:	080175a5 	.word	0x080175a5
 8017538:	080175a1 	.word	0x080175a1
 801753c:	080175a1 	.word	0x080175a1
 8017540:	080175a1 	.word	0x080175a1
 8017544:	080175a1 	.word	0x080175a1
 8017548:	080175a1 	.word	0x080175a1
 801754c:	080175a1 	.word	0x080175a1
 8017550:	080175a1 	.word	0x080175a1
 8017554:	080175a1 	.word	0x080175a1
 8017558:	080175a1 	.word	0x080175a1
 801755c:	080175a1 	.word	0x080175a1
 8017560:	080175a5 	.word	0x080175a5
 8017564:	080175a5 	.word	0x080175a5
 8017568:	080175a5 	.word	0x080175a5
 801756c:	080175a5 	.word	0x080175a5
 8017570:	080175a5 	.word	0x080175a5
 8017574:	080175a5 	.word	0x080175a5
 8017578:	080175a1 	.word	0x080175a1
 801757c:	080175a1 	.word	0x080175a1
 8017580:	080175a1 	.word	0x080175a1
 8017584:	080175a1 	.word	0x080175a1
 8017588:	080175a1 	.word	0x080175a1
 801758c:	080175a1 	.word	0x080175a1
 8017590:	080175a1 	.word	0x080175a1
 8017594:	080175a1 	.word	0x080175a1
 8017598:	080175a1 	.word	0x080175a1
 801759c:	080175a1 	.word	0x080175a1
	case 0x60 ... 0x69:
	case 0x70 ... 0x79:
	case 0x80 ... 0x89:
	case 0x90 ... 0x99:

	return true;
 80175a0:	2301      	movs	r3, #1
 80175a2:	e000      	b.n	80175a6 <Time_Checker_0_99+0x286>
	break;

	default:
		return false;
 80175a4:	2300      	movs	r3, #0
		break;
	}
}
 80175a6:	4618      	mov	r0, r3
 80175a8:	370c      	adds	r7, #12
 80175aa:	46bd      	mov	sp, r7
 80175ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b0:	4770      	bx	lr
 80175b2:	bf00      	nop

080175b4 <Time_Checker_0_59>:
bool Time_Checker_0_59(uint8_t value)
{
 80175b4:	b480      	push	{r7}
 80175b6:	b083      	sub	sp, #12
 80175b8:	af00      	add	r7, sp, #0
 80175ba:	4603      	mov	r3, r0
 80175bc:	71fb      	strb	r3, [r7, #7]
	switch (value)
 80175be:	79fb      	ldrb	r3, [r7, #7]
 80175c0:	2b59      	cmp	r3, #89	; 0x59
 80175c2:	f200 80b9 	bhi.w	8017738 <Time_Checker_0_59+0x184>
 80175c6:	a201      	add	r2, pc, #4	; (adr r2, 80175cc <Time_Checker_0_59+0x18>)
 80175c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175cc:	08017735 	.word	0x08017735
 80175d0:	08017735 	.word	0x08017735
 80175d4:	08017735 	.word	0x08017735
 80175d8:	08017735 	.word	0x08017735
 80175dc:	08017735 	.word	0x08017735
 80175e0:	08017735 	.word	0x08017735
 80175e4:	08017735 	.word	0x08017735
 80175e8:	08017735 	.word	0x08017735
 80175ec:	08017735 	.word	0x08017735
 80175f0:	08017735 	.word	0x08017735
 80175f4:	08017739 	.word	0x08017739
 80175f8:	08017739 	.word	0x08017739
 80175fc:	08017739 	.word	0x08017739
 8017600:	08017739 	.word	0x08017739
 8017604:	08017739 	.word	0x08017739
 8017608:	08017739 	.word	0x08017739
 801760c:	08017735 	.word	0x08017735
 8017610:	08017735 	.word	0x08017735
 8017614:	08017735 	.word	0x08017735
 8017618:	08017735 	.word	0x08017735
 801761c:	08017735 	.word	0x08017735
 8017620:	08017735 	.word	0x08017735
 8017624:	08017735 	.word	0x08017735
 8017628:	08017735 	.word	0x08017735
 801762c:	08017735 	.word	0x08017735
 8017630:	08017735 	.word	0x08017735
 8017634:	08017739 	.word	0x08017739
 8017638:	08017739 	.word	0x08017739
 801763c:	08017739 	.word	0x08017739
 8017640:	08017739 	.word	0x08017739
 8017644:	08017739 	.word	0x08017739
 8017648:	08017739 	.word	0x08017739
 801764c:	08017735 	.word	0x08017735
 8017650:	08017735 	.word	0x08017735
 8017654:	08017735 	.word	0x08017735
 8017658:	08017735 	.word	0x08017735
 801765c:	08017735 	.word	0x08017735
 8017660:	08017735 	.word	0x08017735
 8017664:	08017735 	.word	0x08017735
 8017668:	08017735 	.word	0x08017735
 801766c:	08017735 	.word	0x08017735
 8017670:	08017735 	.word	0x08017735
 8017674:	08017739 	.word	0x08017739
 8017678:	08017739 	.word	0x08017739
 801767c:	08017739 	.word	0x08017739
 8017680:	08017739 	.word	0x08017739
 8017684:	08017739 	.word	0x08017739
 8017688:	08017739 	.word	0x08017739
 801768c:	08017735 	.word	0x08017735
 8017690:	08017735 	.word	0x08017735
 8017694:	08017735 	.word	0x08017735
 8017698:	08017735 	.word	0x08017735
 801769c:	08017735 	.word	0x08017735
 80176a0:	08017735 	.word	0x08017735
 80176a4:	08017735 	.word	0x08017735
 80176a8:	08017735 	.word	0x08017735
 80176ac:	08017735 	.word	0x08017735
 80176b0:	08017735 	.word	0x08017735
 80176b4:	08017739 	.word	0x08017739
 80176b8:	08017739 	.word	0x08017739
 80176bc:	08017739 	.word	0x08017739
 80176c0:	08017739 	.word	0x08017739
 80176c4:	08017739 	.word	0x08017739
 80176c8:	08017739 	.word	0x08017739
 80176cc:	08017735 	.word	0x08017735
 80176d0:	08017735 	.word	0x08017735
 80176d4:	08017735 	.word	0x08017735
 80176d8:	08017735 	.word	0x08017735
 80176dc:	08017735 	.word	0x08017735
 80176e0:	08017735 	.word	0x08017735
 80176e4:	08017735 	.word	0x08017735
 80176e8:	08017735 	.word	0x08017735
 80176ec:	08017735 	.word	0x08017735
 80176f0:	08017735 	.word	0x08017735
 80176f4:	08017739 	.word	0x08017739
 80176f8:	08017739 	.word	0x08017739
 80176fc:	08017739 	.word	0x08017739
 8017700:	08017739 	.word	0x08017739
 8017704:	08017739 	.word	0x08017739
 8017708:	08017739 	.word	0x08017739
 801770c:	08017735 	.word	0x08017735
 8017710:	08017735 	.word	0x08017735
 8017714:	08017735 	.word	0x08017735
 8017718:	08017735 	.word	0x08017735
 801771c:	08017735 	.word	0x08017735
 8017720:	08017735 	.word	0x08017735
 8017724:	08017735 	.word	0x08017735
 8017728:	08017735 	.word	0x08017735
 801772c:	08017735 	.word	0x08017735
 8017730:	08017735 	.word	0x08017735
	case 0x10 ... 0x19:
	case 0x20 ... 0x29:
	case 0x30 ... 0x39:
	case 0x40 ... 0x49:
	case 0x50 ... 0x59:
	return true;
 8017734:	2301      	movs	r3, #1
 8017736:	e000      	b.n	801773a <Time_Checker_0_59+0x186>
	break;

	default:
		return false;
 8017738:	2300      	movs	r3, #0
		break;
	}
}
 801773a:	4618      	mov	r0, r3
 801773c:	370c      	adds	r7, #12
 801773e:	46bd      	mov	sp, r7
 8017740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017744:	4770      	bx	lr
 8017746:	bf00      	nop

08017748 <Time_Checker_1_31>:
bool Time_Checker_1_31(uint8_t value)
{
 8017748:	b480      	push	{r7}
 801774a:	b083      	sub	sp, #12
 801774c:	af00      	add	r7, sp, #0
 801774e:	4603      	mov	r3, r0
 8017750:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8017752:	79fb      	ldrb	r3, [r7, #7]
 8017754:	3b01      	subs	r3, #1
 8017756:	2b30      	cmp	r3, #48	; 0x30
 8017758:	d866      	bhi.n	8017828 <Time_Checker_1_31+0xe0>
 801775a:	a201      	add	r2, pc, #4	; (adr r2, 8017760 <Time_Checker_1_31+0x18>)
 801775c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017760:	08017825 	.word	0x08017825
 8017764:	08017825 	.word	0x08017825
 8017768:	08017825 	.word	0x08017825
 801776c:	08017825 	.word	0x08017825
 8017770:	08017825 	.word	0x08017825
 8017774:	08017825 	.word	0x08017825
 8017778:	08017825 	.word	0x08017825
 801777c:	08017825 	.word	0x08017825
 8017780:	08017825 	.word	0x08017825
 8017784:	08017829 	.word	0x08017829
 8017788:	08017829 	.word	0x08017829
 801778c:	08017829 	.word	0x08017829
 8017790:	08017829 	.word	0x08017829
 8017794:	08017829 	.word	0x08017829
 8017798:	08017829 	.word	0x08017829
 801779c:	08017825 	.word	0x08017825
 80177a0:	08017825 	.word	0x08017825
 80177a4:	08017825 	.word	0x08017825
 80177a8:	08017825 	.word	0x08017825
 80177ac:	08017825 	.word	0x08017825
 80177b0:	08017825 	.word	0x08017825
 80177b4:	08017825 	.word	0x08017825
 80177b8:	08017825 	.word	0x08017825
 80177bc:	08017825 	.word	0x08017825
 80177c0:	08017825 	.word	0x08017825
 80177c4:	08017829 	.word	0x08017829
 80177c8:	08017829 	.word	0x08017829
 80177cc:	08017829 	.word	0x08017829
 80177d0:	08017829 	.word	0x08017829
 80177d4:	08017829 	.word	0x08017829
 80177d8:	08017829 	.word	0x08017829
 80177dc:	08017825 	.word	0x08017825
 80177e0:	08017825 	.word	0x08017825
 80177e4:	08017825 	.word	0x08017825
 80177e8:	08017825 	.word	0x08017825
 80177ec:	08017825 	.word	0x08017825
 80177f0:	08017825 	.word	0x08017825
 80177f4:	08017825 	.word	0x08017825
 80177f8:	08017825 	.word	0x08017825
 80177fc:	08017825 	.word	0x08017825
 8017800:	08017825 	.word	0x08017825
 8017804:	08017829 	.word	0x08017829
 8017808:	08017829 	.word	0x08017829
 801780c:	08017829 	.word	0x08017829
 8017810:	08017829 	.word	0x08017829
 8017814:	08017829 	.word	0x08017829
 8017818:	08017829 	.word	0x08017829
 801781c:	08017825 	.word	0x08017825
 8017820:	08017825 	.word	0x08017825
	{
	case 0x01 ... 0x09:
	case 0x10 ... 0x19:
	case 0x20 ... 0x29:
	case 0x30 ... 0x31:
	return true;
 8017824:	2301      	movs	r3, #1
 8017826:	e000      	b.n	801782a <Time_Checker_1_31+0xe2>
	break;

	default:
		return false;
 8017828:	2300      	movs	r3, #0
		break;
	}
}
 801782a:	4618      	mov	r0, r3
 801782c:	370c      	adds	r7, #12
 801782e:	46bd      	mov	sp, r7
 8017830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017834:	4770      	bx	lr
 8017836:	bf00      	nop

08017838 <Time_Checker_0_23>:
bool Time_Checker_0_23(uint8_t value)
{
 8017838:	b480      	push	{r7}
 801783a:	b083      	sub	sp, #12
 801783c:	af00      	add	r7, sp, #0
 801783e:	4603      	mov	r3, r0
 8017840:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8017842:	79fb      	ldrb	r3, [r7, #7]
 8017844:	2b23      	cmp	r3, #35	; 0x23
 8017846:	d84d      	bhi.n	80178e4 <Time_Checker_0_23+0xac>
 8017848:	a201      	add	r2, pc, #4	; (adr r2, 8017850 <Time_Checker_0_23+0x18>)
 801784a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801784e:	bf00      	nop
 8017850:	080178e1 	.word	0x080178e1
 8017854:	080178e1 	.word	0x080178e1
 8017858:	080178e1 	.word	0x080178e1
 801785c:	080178e1 	.word	0x080178e1
 8017860:	080178e1 	.word	0x080178e1
 8017864:	080178e1 	.word	0x080178e1
 8017868:	080178e1 	.word	0x080178e1
 801786c:	080178e1 	.word	0x080178e1
 8017870:	080178e1 	.word	0x080178e1
 8017874:	080178e1 	.word	0x080178e1
 8017878:	080178e5 	.word	0x080178e5
 801787c:	080178e5 	.word	0x080178e5
 8017880:	080178e5 	.word	0x080178e5
 8017884:	080178e5 	.word	0x080178e5
 8017888:	080178e5 	.word	0x080178e5
 801788c:	080178e5 	.word	0x080178e5
 8017890:	080178e1 	.word	0x080178e1
 8017894:	080178e1 	.word	0x080178e1
 8017898:	080178e1 	.word	0x080178e1
 801789c:	080178e1 	.word	0x080178e1
 80178a0:	080178e1 	.word	0x080178e1
 80178a4:	080178e1 	.word	0x080178e1
 80178a8:	080178e1 	.word	0x080178e1
 80178ac:	080178e1 	.word	0x080178e1
 80178b0:	080178e1 	.word	0x080178e1
 80178b4:	080178e1 	.word	0x080178e1
 80178b8:	080178e5 	.word	0x080178e5
 80178bc:	080178e5 	.word	0x080178e5
 80178c0:	080178e5 	.word	0x080178e5
 80178c4:	080178e5 	.word	0x080178e5
 80178c8:	080178e5 	.word	0x080178e5
 80178cc:	080178e5 	.word	0x080178e5
 80178d0:	080178e1 	.word	0x080178e1
 80178d4:	080178e1 	.word	0x080178e1
 80178d8:	080178e1 	.word	0x080178e1
 80178dc:	080178e1 	.word	0x080178e1
	{
	case 0x00 ... 0x09:
	case 0x10 ... 0x19:
	case 0x20 ... 0x23:
	return true;
 80178e0:	2301      	movs	r3, #1
 80178e2:	e000      	b.n	80178e6 <Time_Checker_0_23+0xae>
	break;

	default:
		return false;
 80178e4:	2300      	movs	r3, #0
		break;
	}
}
 80178e6:	4618      	mov	r0, r3
 80178e8:	370c      	adds	r7, #12
 80178ea:	46bd      	mov	sp, r7
 80178ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f0:	4770      	bx	lr
 80178f2:	bf00      	nop

080178f4 <Time_Checker_1_12>:
bool Time_Checker_1_12(uint8_t value)
{
 80178f4:	b480      	push	{r7}
 80178f6:	b083      	sub	sp, #12
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	4603      	mov	r3, r0
 80178fc:	71fb      	strb	r3, [r7, #7]
	switch (value)
 80178fe:	79fb      	ldrb	r3, [r7, #7]
 8017900:	3b01      	subs	r3, #1
 8017902:	2b11      	cmp	r3, #17
 8017904:	d828      	bhi.n	8017958 <Time_Checker_1_12+0x64>
 8017906:	a201      	add	r2, pc, #4	; (adr r2, 801790c <Time_Checker_1_12+0x18>)
 8017908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801790c:	08017955 	.word	0x08017955
 8017910:	08017955 	.word	0x08017955
 8017914:	08017955 	.word	0x08017955
 8017918:	08017955 	.word	0x08017955
 801791c:	08017955 	.word	0x08017955
 8017920:	08017955 	.word	0x08017955
 8017924:	08017955 	.word	0x08017955
 8017928:	08017955 	.word	0x08017955
 801792c:	08017955 	.word	0x08017955
 8017930:	08017959 	.word	0x08017959
 8017934:	08017959 	.word	0x08017959
 8017938:	08017959 	.word	0x08017959
 801793c:	08017959 	.word	0x08017959
 8017940:	08017959 	.word	0x08017959
 8017944:	08017959 	.word	0x08017959
 8017948:	08017955 	.word	0x08017955
 801794c:	08017955 	.word	0x08017955
 8017950:	08017955 	.word	0x08017955
	{
	case 0x01 ... 0x09:
	case 0x10 ... 0x12:
	return true;
 8017954:	2301      	movs	r3, #1
 8017956:	e000      	b.n	801795a <Time_Checker_1_12+0x66>
	break;

	default:
		return false;
 8017958:	2300      	movs	r3, #0
		break;
	}
}
 801795a:	4618      	mov	r0, r3
 801795c:	370c      	adds	r7, #12
 801795e:	46bd      	mov	sp, r7
 8017960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017964:	4770      	bx	lr
 8017966:	bf00      	nop

08017968 <MCP23S17_CS_LOW>:
//{
//	MR25H256_LowLevel_DeInit();
//}

void MCP23S17_CS_LOW(uint8_t IC_Number)
{
 8017968:	b580      	push	{r7, lr}
 801796a:	b082      	sub	sp, #8
 801796c:	af00      	add	r7, sp, #0
 801796e:	4603      	mov	r3, r0
 8017970:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 8017972:	79fb      	ldrb	r3, [r7, #7]
 8017974:	2b02      	cmp	r3, #2
 8017976:	d00a      	beq.n	801798e <MCP23S17_CS_LOW+0x26>
 8017978:	2b03      	cmp	r3, #3
 801797a:	d00e      	beq.n	801799a <MCP23S17_CS_LOW+0x32>
 801797c:	2b01      	cmp	r3, #1
 801797e:	d000      	beq.n	8017982 <MCP23S17_CS_LOW+0x1a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}


}
 8017980:	e012      	b.n	80179a8 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8017982:	2200      	movs	r2, #0
 8017984:	2104      	movs	r1, #4
 8017986:	480a      	ldr	r0, [pc, #40]	; (80179b0 <MCP23S17_CS_LOW+0x48>)
 8017988:	f7eb ff64 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 801798c:	e00c      	b.n	80179a8 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 801798e:	2200      	movs	r2, #0
 8017990:	2180      	movs	r1, #128	; 0x80
 8017992:	4807      	ldr	r0, [pc, #28]	; (80179b0 <MCP23S17_CS_LOW+0x48>)
 8017994:	f7eb ff5e 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8017998:	e006      	b.n	80179a8 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 801799a:	2200      	movs	r2, #0
 801799c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80179a0:	4804      	ldr	r0, [pc, #16]	; (80179b4 <MCP23S17_CS_LOW+0x4c>)
 80179a2:	f7eb ff57 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 80179a6:	bf00      	nop
}
 80179a8:	bf00      	nop
 80179aa:	3708      	adds	r7, #8
 80179ac:	46bd      	mov	sp, r7
 80179ae:	bd80      	pop	{r7, pc}
 80179b0:	40020400 	.word	0x40020400
 80179b4:	40020800 	.word	0x40020800

080179b8 <MCP23S17_CS_HIGH>:

void MCP23S17_CS_HIGH(uint8_t IC_Number)
{
 80179b8:	b580      	push	{r7, lr}
 80179ba:	b082      	sub	sp, #8
 80179bc:	af00      	add	r7, sp, #0
 80179be:	4603      	mov	r3, r0
 80179c0:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 80179c2:	79fb      	ldrb	r3, [r7, #7]
 80179c4:	2b02      	cmp	r3, #2
 80179c6:	d00a      	beq.n	80179de <MCP23S17_CS_HIGH+0x26>
 80179c8:	2b03      	cmp	r3, #3
 80179ca:	d00e      	beq.n	80179ea <MCP23S17_CS_HIGH+0x32>
 80179cc:	2b01      	cmp	r3, #1
 80179ce:	d000      	beq.n	80179d2 <MCP23S17_CS_HIGH+0x1a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
		break;
	}

}
 80179d0:	e012      	b.n	80179f8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80179d2:	2201      	movs	r2, #1
 80179d4:	2104      	movs	r1, #4
 80179d6:	480a      	ldr	r0, [pc, #40]	; (8017a00 <MCP23S17_CS_HIGH+0x48>)
 80179d8:	f7eb ff3c 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 80179dc:	e00c      	b.n	80179f8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80179de:	2201      	movs	r2, #1
 80179e0:	2180      	movs	r1, #128	; 0x80
 80179e2:	4807      	ldr	r0, [pc, #28]	; (8017a00 <MCP23S17_CS_HIGH+0x48>)
 80179e4:	f7eb ff36 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 80179e8:	e006      	b.n	80179f8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80179ea:	2201      	movs	r2, #1
 80179ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80179f0:	4804      	ldr	r0, [pc, #16]	; (8017a04 <MCP23S17_CS_HIGH+0x4c>)
 80179f2:	f7eb ff2f 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 80179f6:	bf00      	nop
}
 80179f8:	bf00      	nop
 80179fa:	3708      	adds	r7, #8
 80179fc:	46bd      	mov	sp, r7
 80179fe:	bd80      	pop	{r7, pc}
 8017a00:	40020400 	.word	0x40020400
 8017a04:	40020800 	.word	0x40020800

08017a08 <MCP23S17_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MCP23S17_SendByte(uint8_t byte)
{
 8017a08:	b580      	push	{r7, lr}
 8017a0a:	b084      	sub	sp, #16
 8017a0c:	af00      	add	r7, sp, #0
 8017a0e:	4603      	mov	r3, r0
 8017a10:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 8017a12:	2300      	movs	r3, #0
 8017a14:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	//HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
	HAL_SPI_Transmit(&hspi5, &byte, 1, 50);
 8017a16:	1df9      	adds	r1, r7, #7
 8017a18:	2332      	movs	r3, #50	; 0x32
 8017a1a:	2201      	movs	r2, #1
 8017a1c:	4803      	ldr	r0, [pc, #12]	; (8017a2c <MCP23S17_SendByte+0x24>)
 8017a1e:	f7f0 fdc5 	bl	80085ac <HAL_SPI_Transmit>
	return rx_byte;
 8017a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a24:	4618      	mov	r0, r3
 8017a26:	3710      	adds	r7, #16
 8017a28:	46bd      	mov	sp, r7
 8017a2a:	bd80      	pop	{r7, pc}
 8017a2c:	20031470 	.word	0x20031470

08017a30 <MCP23S17_CS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MCP23S17_CS_Init(void)
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b086      	sub	sp, #24
 8017a34:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	/*!< Enable GPIO clocks */
//	RCC_AHB1PeriphClockCmd(MR25H40_CS_GPIO_CLK, ENABLE);//MR25H40_CS_GPIO_CLK

	/*!< Configure MR25H40 Card CS pin in output pushpull mode ********************/
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_7 ;
 8017a36:	2384      	movs	r3, #132	; 0x84
 8017a38:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8017a3a:	2301      	movs	r3, #1
 8017a3c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8017a3e:	2300      	movs	r3, #0
 8017a40:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8017a42:	2301      	movs	r3, #1
 8017a44:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8017a46:	1d3b      	adds	r3, r7, #4
 8017a48:	4619      	mov	r1, r3
 8017a4a:	484b      	ldr	r0, [pc, #300]	; (8017b78 <MCP23S17_CS_Init+0x148>)
 8017a4c:	f7eb fc34 	bl	80032b8 <HAL_GPIO_Init>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8017a50:	4a4a      	ldr	r2, [pc, #296]	; (8017b7c <MCP23S17_CS_Init+0x14c>)
 8017a52:	4b4a      	ldr	r3, [pc, #296]	; (8017b7c <MCP23S17_CS_Init+0x14c>)
 8017a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017a56:	f043 0304 	orr.w	r3, r3, #4
 8017a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8017a5c:	4b47      	ldr	r3, [pc, #284]	; (8017b7c <MCP23S17_CS_Init+0x14c>)
 8017a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017a60:	f003 0304 	and.w	r3, r3, #4
 8017a64:	603b      	str	r3, [r7, #0]
 8017a66:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8017a68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8017a6c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8017a6e:	2301      	movs	r3, #1
 8017a70:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8017a72:	2300      	movs	r3, #0
 8017a74:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8017a76:	2301      	movs	r3, #1
 8017a78:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8017a7a:	1d3b      	adds	r3, r7, #4
 8017a7c:	4619      	mov	r1, r3
 8017a7e:	4840      	ldr	r0, [pc, #256]	; (8017b80 <MCP23S17_CS_Init+0x150>)
 8017a80:	f7eb fc1a 	bl	80032b8 <HAL_GPIO_Init>

	MCP23S17_CS_HIGH(IO_EXPANDER1);
 8017a84:	2001      	movs	r0, #1
 8017a86:	f7ff ff97 	bl	80179b8 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017a8a:	2002      	movs	r0, #2
 8017a8c:	f7ff ff94 	bl	80179b8 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017a90:	2003      	movs	r0, #3
 8017a92:	f7ff ff91 	bl	80179b8 <MCP23S17_CS_HIGH>

	//IO Expander 1 Init
	HAL_Delay(10);
 8017a96:	200a      	movs	r0, #10
 8017a98:	f7e9 faa0 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 8017a9c:	2001      	movs	r0, #1
 8017a9e:	f7ff ff63 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 8017aa2:	204e      	movs	r0, #78	; 0x4e
 8017aa4:	f7ff ffb0 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 8017aa8:	2001      	movs	r0, #1
 8017aaa:	f7ff ffad 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_B);
 8017aae:	2000      	movs	r0, #0
 8017ab0:	f7ff ffaa 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 8017ab4:	2001      	movs	r0, #1
 8017ab6:	f7ff ff7f 	bl	80179b8 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 8017aba:	200a      	movs	r0, #10
 8017abc:	f7e9 fa8e 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 8017ac0:	2001      	movs	r0, #1
 8017ac2:	f7ff ff51 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 8017ac6:	204e      	movs	r0, #78	; 0x4e
 8017ac8:	f7ff ff9e 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 8017acc:	2000      	movs	r0, #0
 8017ace:	f7ff ff9b 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_A);
 8017ad2:	20fc      	movs	r0, #252	; 0xfc
 8017ad4:	f7ff ff98 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 8017ad8:	2001      	movs	r0, #1
 8017ada:	f7ff ff6d 	bl	80179b8 <MCP23S17_CS_HIGH>

	//IO Expander 2 Init
	HAL_Delay(10);
 8017ade:	200a      	movs	r0, #10
 8017ae0:	f7e9 fa7c 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 8017ae4:	2002      	movs	r0, #2
 8017ae6:	f7ff ff3f 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 8017aea:	204c      	movs	r0, #76	; 0x4c
 8017aec:	f7ff ff8c 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 8017af0:	2001      	movs	r0, #1
 8017af2:	f7ff ff89 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_B);
 8017af6:	20ff      	movs	r0, #255	; 0xff
 8017af8:	f7ff ff86 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017afc:	2002      	movs	r0, #2
 8017afe:	f7ff ff5b 	bl	80179b8 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 8017b02:	200a      	movs	r0, #10
 8017b04:	f7e9 fa6a 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 8017b08:	2002      	movs	r0, #2
 8017b0a:	f7ff ff2d 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 8017b0e:	204c      	movs	r0, #76	; 0x4c
 8017b10:	f7ff ff7a 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 8017b14:	2000      	movs	r0, #0
 8017b16:	f7ff ff77 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_A);
 8017b1a:	20ff      	movs	r0, #255	; 0xff
 8017b1c:	f7ff ff74 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017b20:	2002      	movs	r0, #2
 8017b22:	f7ff ff49 	bl	80179b8 <MCP23S17_CS_HIGH>

	//IO Expander 3 Init
	HAL_Delay(10);
 8017b26:	200a      	movs	r0, #10
 8017b28:	f7e9 fa58 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017b2c:	2003      	movs	r0, #3
 8017b2e:	f7ff ff1b 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 8017b32:	2048      	movs	r0, #72	; 0x48
 8017b34:	f7ff ff68 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 8017b38:	2001      	movs	r0, #1
 8017b3a:	f7ff ff65 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_B);
 8017b3e:	203f      	movs	r0, #63	; 0x3f
 8017b40:	f7ff ff62 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017b44:	2003      	movs	r0, #3
 8017b46:	f7ff ff37 	bl	80179b8 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 8017b4a:	200a      	movs	r0, #10
 8017b4c:	f7e9 fa46 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017b50:	2003      	movs	r0, #3
 8017b52:	f7ff ff09 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 8017b56:	2048      	movs	r0, #72	; 0x48
 8017b58:	f7ff ff56 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 8017b5c:	2000      	movs	r0, #0
 8017b5e:	f7ff ff53 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_A);
 8017b62:	2000      	movs	r0, #0
 8017b64:	f7ff ff50 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017b68:	2003      	movs	r0, #3
 8017b6a:	f7ff ff25 	bl	80179b8 <MCP23S17_CS_HIGH>

}
 8017b6e:	bf00      	nop
 8017b70:	3718      	adds	r7, #24
 8017b72:	46bd      	mov	sp, r7
 8017b74:	bd80      	pop	{r7, pc}
 8017b76:	bf00      	nop
 8017b78:	40020400 	.word	0x40020400
 8017b7c:	40023800 	.word	0x40023800
 8017b80:	40020800 	.word	0x40020800

08017b84 <MCP23S17_ReadByte>:

	return Temp0;
}

uint8_t MCP23S17_ReadByte(uint8_t byte)
{
 8017b84:	b580      	push	{r7, lr}
 8017b86:	b086      	sub	sp, #24
 8017b88:	af02      	add	r7, sp, #8
 8017b8a:	4603      	mov	r3, r0
 8017b8c:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 8017b8e:	2300      	movs	r3, #0
 8017b90:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
 8017b92:	f107 020f 	add.w	r2, r7, #15
 8017b96:	1df9      	adds	r1, r7, #7
 8017b98:	2332      	movs	r3, #50	; 0x32
 8017b9a:	9300      	str	r3, [sp, #0]
 8017b9c:	2301      	movs	r3, #1
 8017b9e:	4804      	ldr	r0, [pc, #16]	; (8017bb0 <MCP23S17_ReadByte+0x2c>)
 8017ba0:	f7f0 ff34 	bl	8008a0c <HAL_SPI_TransmitReceive>

	return rx_byte;
 8017ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	3710      	adds	r7, #16
 8017baa:	46bd      	mov	sp, r7
 8017bac:	bd80      	pop	{r7, pc}
 8017bae:	bf00      	nop
 8017bb0:	20031470 	.word	0x20031470

08017bb4 <Get_ExpanderIO_Input_Bytes>:

void Get_ExpanderIO_Input_Bytes(void)
{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	af00      	add	r7, sp, #0
	MCP23S17_CS_LOW(IO_EXPANDER1);
 8017bb8:	2001      	movs	r0, #1
 8017bba:	f7ff fed5 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_READ);
 8017bbe:	204f      	movs	r0, #79	; 0x4f
 8017bc0:	f7ff ff22 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_A);
 8017bc4:	2012      	movs	r0, #18
 8017bc6:	f7ff ff1f 	bl	8017a08 <MCP23S17_SendByte>
	IO_Expander1A_byte = MCP23S17_ReadByte(0b11111111);
 8017bca:	20ff      	movs	r0, #255	; 0xff
 8017bcc:	f7ff ffda 	bl	8017b84 <MCP23S17_ReadByte>
 8017bd0:	4603      	mov	r3, r0
 8017bd2:	461a      	mov	r2, r3
 8017bd4:	4b20      	ldr	r3, [pc, #128]	; (8017c58 <Get_ExpanderIO_Input_Bytes+0xa4>)
 8017bd6:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 8017bd8:	2001      	movs	r0, #1
 8017bda:	f7ff feed 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 8017bde:	2002      	movs	r0, #2
 8017be0:	f7ff fec2 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_READ);
 8017be4:	204d      	movs	r0, #77	; 0x4d
 8017be6:	f7ff ff0f 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_A);
 8017bea:	2012      	movs	r0, #18
 8017bec:	f7ff ff0c 	bl	8017a08 <MCP23S17_SendByte>
	IO_Expander2A_byte = MCP23S17_ReadByte(0b11111111);
 8017bf0:	20ff      	movs	r0, #255	; 0xff
 8017bf2:	f7ff ffc7 	bl	8017b84 <MCP23S17_ReadByte>
 8017bf6:	4603      	mov	r3, r0
 8017bf8:	461a      	mov	r2, r3
 8017bfa:	4b18      	ldr	r3, [pc, #96]	; (8017c5c <Get_ExpanderIO_Input_Bytes+0xa8>)
 8017bfc:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017bfe:	2002      	movs	r0, #2
 8017c00:	f7ff feda 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 8017c04:	2002      	movs	r0, #2
 8017c06:	f7ff feaf 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_READ);
 8017c0a:	204d      	movs	r0, #77	; 0x4d
 8017c0c:	f7ff fefc 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_B);
 8017c10:	2013      	movs	r0, #19
 8017c12:	f7ff fef9 	bl	8017a08 <MCP23S17_SendByte>
	IO_Expander2B_byte = MCP23S17_ReadByte(0b11111111);
 8017c16:	20ff      	movs	r0, #255	; 0xff
 8017c18:	f7ff ffb4 	bl	8017b84 <MCP23S17_ReadByte>
 8017c1c:	4603      	mov	r3, r0
 8017c1e:	461a      	mov	r2, r3
 8017c20:	4b0f      	ldr	r3, [pc, #60]	; (8017c60 <Get_ExpanderIO_Input_Bytes+0xac>)
 8017c22:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017c24:	2002      	movs	r0, #2
 8017c26:	f7ff fec7 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017c2a:	2003      	movs	r0, #3
 8017c2c:	f7ff fe9c 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_READ);
 8017c30:	2049      	movs	r0, #73	; 0x49
 8017c32:	f7ff fee9 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_B);
 8017c36:	2013      	movs	r0, #19
 8017c38:	f7ff fee6 	bl	8017a08 <MCP23S17_SendByte>
	IO_Expander3B_byte = MCP23S17_ReadByte(0b11111111);
 8017c3c:	20ff      	movs	r0, #255	; 0xff
 8017c3e:	f7ff ffa1 	bl	8017b84 <MCP23S17_ReadByte>
 8017c42:	4603      	mov	r3, r0
 8017c44:	461a      	mov	r2, r3
 8017c46:	4b07      	ldr	r3, [pc, #28]	; (8017c64 <Get_ExpanderIO_Input_Bytes+0xb0>)
 8017c48:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017c4a:	2003      	movs	r0, #3
 8017c4c:	f7ff feb4 	bl	80179b8 <MCP23S17_CS_HIGH>

	Set_ExpanderIO_In_Flags();
 8017c50:	f000 f80a 	bl	8017c68 <Set_ExpanderIO_In_Flags>
}
 8017c54:	bf00      	nop
 8017c56:	bd80      	pop	{r7, pc}
 8017c58:	20031d61 	.word	0x20031d61
 8017c5c:	20031d60 	.word	0x20031d60
 8017c60:	20031d63 	.word	0x20031d63
 8017c64:	20031d62 	.word	0x20031d62

08017c68 <Set_ExpanderIO_In_Flags>:

void Set_ExpanderIO_In_Flags(void)
{
 8017c68:	b580      	push	{r7, lr}
 8017c6a:	af00      	add	r7, sp, #0
	IO_Expander_Input_Flags_Array[5]  = IO_Expander_In_Flags.PSU_Protect 			 =  check_bit(IO_Expander1A_byte, 2);
 8017c6c:	4ba3      	ldr	r3, [pc, #652]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017c6e:	781b      	ldrb	r3, [r3, #0]
 8017c70:	2102      	movs	r1, #2
 8017c72:	4618      	mov	r0, r3
 8017c74:	f004 fe6a 	bl	801c94c <check_bit>
 8017c78:	4603      	mov	r3, r0
 8017c7a:	2b00      	cmp	r3, #0
 8017c7c:	bf14      	ite	ne
 8017c7e:	2301      	movne	r3, #1
 8017c80:	2300      	moveq	r3, #0
 8017c82:	b2da      	uxtb	r2, r3
 8017c84:	4b9e      	ldr	r3, [pc, #632]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017c86:	715a      	strb	r2, [r3, #5]
 8017c88:	4b9d      	ldr	r3, [pc, #628]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017c8a:	795a      	ldrb	r2, [r3, #5]
 8017c8c:	4b9d      	ldr	r3, [pc, #628]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017c8e:	715a      	strb	r2, [r3, #5]
	IO_Expander_Input_Flags_Array[4]  = IO_Expander_In_Flags.Charge_Active 			 =  check_bit(IO_Expander1A_byte, 3);
 8017c90:	4b9a      	ldr	r3, [pc, #616]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017c92:	781b      	ldrb	r3, [r3, #0]
 8017c94:	2103      	movs	r1, #3
 8017c96:	4618      	mov	r0, r3
 8017c98:	f004 fe58 	bl	801c94c <check_bit>
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	bf14      	ite	ne
 8017ca2:	2301      	movne	r3, #1
 8017ca4:	2300      	moveq	r3, #0
 8017ca6:	b2da      	uxtb	r2, r3
 8017ca8:	4b95      	ldr	r3, [pc, #596]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017caa:	711a      	strb	r2, [r3, #4]
 8017cac:	4b94      	ldr	r3, [pc, #592]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017cae:	791a      	ldrb	r2, [r3, #4]
 8017cb0:	4b94      	ldr	r3, [pc, #592]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017cb2:	711a      	strb	r2, [r3, #4]
	IO_Expander_Input_Flags_Array[3]  = IO_Expander_In_Flags.Module_detect4 		 =  check_bit(IO_Expander1A_byte, 4);
 8017cb4:	4b91      	ldr	r3, [pc, #580]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017cb6:	781b      	ldrb	r3, [r3, #0]
 8017cb8:	2104      	movs	r1, #4
 8017cba:	4618      	mov	r0, r3
 8017cbc:	f004 fe46 	bl	801c94c <check_bit>
 8017cc0:	4603      	mov	r3, r0
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	bf14      	ite	ne
 8017cc6:	2301      	movne	r3, #1
 8017cc8:	2300      	moveq	r3, #0
 8017cca:	b2da      	uxtb	r2, r3
 8017ccc:	4b8c      	ldr	r3, [pc, #560]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017cce:	70da      	strb	r2, [r3, #3]
 8017cd0:	4b8b      	ldr	r3, [pc, #556]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017cd2:	78da      	ldrb	r2, [r3, #3]
 8017cd4:	4b8b      	ldr	r3, [pc, #556]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017cd6:	70da      	strb	r2, [r3, #3]
	IO_Expander_Input_Flags_Array[2]  = IO_Expander_In_Flags.Module_detect3 		 =  check_bit(IO_Expander1A_byte, 5);
 8017cd8:	4b88      	ldr	r3, [pc, #544]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017cda:	781b      	ldrb	r3, [r3, #0]
 8017cdc:	2105      	movs	r1, #5
 8017cde:	4618      	mov	r0, r3
 8017ce0:	f004 fe34 	bl	801c94c <check_bit>
 8017ce4:	4603      	mov	r3, r0
 8017ce6:	2b00      	cmp	r3, #0
 8017ce8:	bf14      	ite	ne
 8017cea:	2301      	movne	r3, #1
 8017cec:	2300      	moveq	r3, #0
 8017cee:	b2da      	uxtb	r2, r3
 8017cf0:	4b83      	ldr	r3, [pc, #524]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017cf2:	709a      	strb	r2, [r3, #2]
 8017cf4:	4b82      	ldr	r3, [pc, #520]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017cf6:	789a      	ldrb	r2, [r3, #2]
 8017cf8:	4b82      	ldr	r3, [pc, #520]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017cfa:	709a      	strb	r2, [r3, #2]
	IO_Expander_Input_Flags_Array[1]  = IO_Expander_In_Flags.Module_detect2 		 =  check_bit(IO_Expander1A_byte, 6);
 8017cfc:	4b7f      	ldr	r3, [pc, #508]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017cfe:	781b      	ldrb	r3, [r3, #0]
 8017d00:	2106      	movs	r1, #6
 8017d02:	4618      	mov	r0, r3
 8017d04:	f004 fe22 	bl	801c94c <check_bit>
 8017d08:	4603      	mov	r3, r0
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	bf14      	ite	ne
 8017d0e:	2301      	movne	r3, #1
 8017d10:	2300      	moveq	r3, #0
 8017d12:	b2da      	uxtb	r2, r3
 8017d14:	4b7a      	ldr	r3, [pc, #488]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d16:	705a      	strb	r2, [r3, #1]
 8017d18:	4b79      	ldr	r3, [pc, #484]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d1a:	785a      	ldrb	r2, [r3, #1]
 8017d1c:	4b79      	ldr	r3, [pc, #484]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017d1e:	705a      	strb	r2, [r3, #1]
	IO_Expander_Input_Flags_Array[0]  = IO_Expander_In_Flags.Module_detect1 		 =  check_bit(IO_Expander1A_byte, 7);
 8017d20:	4b76      	ldr	r3, [pc, #472]	; (8017efc <Set_ExpanderIO_In_Flags+0x294>)
 8017d22:	781b      	ldrb	r3, [r3, #0]
 8017d24:	2107      	movs	r1, #7
 8017d26:	4618      	mov	r0, r3
 8017d28:	f004 fe10 	bl	801c94c <check_bit>
 8017d2c:	4603      	mov	r3, r0
 8017d2e:	2b00      	cmp	r3, #0
 8017d30:	bf14      	ite	ne
 8017d32:	2301      	movne	r3, #1
 8017d34:	2300      	moveq	r3, #0
 8017d36:	b2da      	uxtb	r2, r3
 8017d38:	4b71      	ldr	r3, [pc, #452]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d3a:	701a      	strb	r2, [r3, #0]
 8017d3c:	4b70      	ldr	r3, [pc, #448]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d3e:	781a      	ldrb	r2, [r3, #0]
 8017d40:	4b70      	ldr	r3, [pc, #448]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017d42:	701a      	strb	r2, [r3, #0]
	IO_Expander_Input_Flags_Array[6]  = IO_Expander_In_Flags.fbk_CAN_PWR			 =  check_bit(IO_Expander2A_byte, 7);	//: IO_Epander2 A
 8017d44:	4b70      	ldr	r3, [pc, #448]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017d46:	781b      	ldrb	r3, [r3, #0]
 8017d48:	2107      	movs	r1, #7
 8017d4a:	4618      	mov	r0, r3
 8017d4c:	f004 fdfe 	bl	801c94c <check_bit>
 8017d50:	4603      	mov	r3, r0
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	bf14      	ite	ne
 8017d56:	2301      	movne	r3, #1
 8017d58:	2300      	moveq	r3, #0
 8017d5a:	b2da      	uxtb	r2, r3
 8017d5c:	4b68      	ldr	r3, [pc, #416]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d5e:	719a      	strb	r2, [r3, #6]
 8017d60:	4b67      	ldr	r3, [pc, #412]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d62:	799a      	ldrb	r2, [r3, #6]
 8017d64:	4b67      	ldr	r3, [pc, #412]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017d66:	719a      	strb	r2, [r3, #6]
	IO_Expander_Input_Flags_Array[7]  = IO_Expander_In_Flags.fbk_V_EXT_Uart			 =  check_bit(IO_Expander2A_byte, 6);
 8017d68:	4b67      	ldr	r3, [pc, #412]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017d6a:	781b      	ldrb	r3, [r3, #0]
 8017d6c:	2106      	movs	r1, #6
 8017d6e:	4618      	mov	r0, r3
 8017d70:	f004 fdec 	bl	801c94c <check_bit>
 8017d74:	4603      	mov	r3, r0
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	bf14      	ite	ne
 8017d7a:	2301      	movne	r3, #1
 8017d7c:	2300      	moveq	r3, #0
 8017d7e:	b2da      	uxtb	r2, r3
 8017d80:	4b5f      	ldr	r3, [pc, #380]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d82:	71da      	strb	r2, [r3, #7]
 8017d84:	4b5e      	ldr	r3, [pc, #376]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017d86:	79da      	ldrb	r2, [r3, #7]
 8017d88:	4b5e      	ldr	r3, [pc, #376]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017d8a:	71da      	strb	r2, [r3, #7]
	IO_Expander_Input_Flags_Array[8]  = IO_Expander_In_Flags.fbk_V_Proxy			 =  check_bit(IO_Expander2A_byte, 5);
 8017d8c:	4b5e      	ldr	r3, [pc, #376]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017d8e:	781b      	ldrb	r3, [r3, #0]
 8017d90:	2105      	movs	r1, #5
 8017d92:	4618      	mov	r0, r3
 8017d94:	f004 fdda 	bl	801c94c <check_bit>
 8017d98:	4603      	mov	r3, r0
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	bf14      	ite	ne
 8017d9e:	2301      	movne	r3, #1
 8017da0:	2300      	moveq	r3, #0
 8017da2:	b2da      	uxtb	r2, r3
 8017da4:	4b56      	ldr	r3, [pc, #344]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017da6:	721a      	strb	r2, [r3, #8]
 8017da8:	4b55      	ldr	r3, [pc, #340]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017daa:	7a1a      	ldrb	r2, [r3, #8]
 8017dac:	4b55      	ldr	r3, [pc, #340]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017dae:	721a      	strb	r2, [r3, #8]
	IO_Expander_Input_Flags_Array[9]  = IO_Expander_In_Flags.fbk_V_Ethernet			 =  check_bit(IO_Expander2A_byte, 4);
 8017db0:	4b55      	ldr	r3, [pc, #340]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017db2:	781b      	ldrb	r3, [r3, #0]
 8017db4:	2104      	movs	r1, #4
 8017db6:	4618      	mov	r0, r3
 8017db8:	f004 fdc8 	bl	801c94c <check_bit>
 8017dbc:	4603      	mov	r3, r0
 8017dbe:	2b00      	cmp	r3, #0
 8017dc0:	bf14      	ite	ne
 8017dc2:	2301      	movne	r3, #1
 8017dc4:	2300      	moveq	r3, #0
 8017dc6:	b2da      	uxtb	r2, r3
 8017dc8:	4b4d      	ldr	r3, [pc, #308]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017dca:	725a      	strb	r2, [r3, #9]
 8017dcc:	4b4c      	ldr	r3, [pc, #304]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017dce:	7a5a      	ldrb	r2, [r3, #9]
 8017dd0:	4b4c      	ldr	r3, [pc, #304]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017dd2:	725a      	strb	r2, [r3, #9]
	IO_Expander_Input_Flags_Array[10] = IO_Expander_In_Flags.fbk_V_Control			 =  check_bit(IO_Expander2A_byte, 3);
 8017dd4:	4b4c      	ldr	r3, [pc, #304]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017dd6:	781b      	ldrb	r3, [r3, #0]
 8017dd8:	2103      	movs	r1, #3
 8017dda:	4618      	mov	r0, r3
 8017ddc:	f004 fdb6 	bl	801c94c <check_bit>
 8017de0:	4603      	mov	r3, r0
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	bf14      	ite	ne
 8017de6:	2301      	movne	r3, #1
 8017de8:	2300      	moveq	r3, #0
 8017dea:	b2da      	uxtb	r2, r3
 8017dec:	4b44      	ldr	r3, [pc, #272]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017dee:	729a      	strb	r2, [r3, #10]
 8017df0:	4b43      	ldr	r3, [pc, #268]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017df2:	7a9a      	ldrb	r2, [r3, #10]
 8017df4:	4b43      	ldr	r3, [pc, #268]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017df6:	729a      	strb	r2, [r3, #10]
	IO_Expander_Input_Flags_Array[11] = IO_Expander_In_Flags.fbk_Siren1				 =  check_bit(IO_Expander2A_byte, 2);
 8017df8:	4b43      	ldr	r3, [pc, #268]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017dfa:	781b      	ldrb	r3, [r3, #0]
 8017dfc:	2102      	movs	r1, #2
 8017dfe:	4618      	mov	r0, r3
 8017e00:	f004 fda4 	bl	801c94c <check_bit>
 8017e04:	4603      	mov	r3, r0
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	bf14      	ite	ne
 8017e0a:	2301      	movne	r3, #1
 8017e0c:	2300      	moveq	r3, #0
 8017e0e:	b2da      	uxtb	r2, r3
 8017e10:	4b3b      	ldr	r3, [pc, #236]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e12:	72da      	strb	r2, [r3, #11]
 8017e14:	4b3a      	ldr	r3, [pc, #232]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e16:	7ada      	ldrb	r2, [r3, #11]
 8017e18:	4b3a      	ldr	r3, [pc, #232]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017e1a:	72da      	strb	r2, [r3, #11]
	IO_Expander_Input_Flags_Array[12] = IO_Expander_In_Flags.fbk_Siren2				 =  check_bit(IO_Expander2A_byte, 1);
 8017e1c:	4b3a      	ldr	r3, [pc, #232]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017e1e:	781b      	ldrb	r3, [r3, #0]
 8017e20:	2101      	movs	r1, #1
 8017e22:	4618      	mov	r0, r3
 8017e24:	f004 fd92 	bl	801c94c <check_bit>
 8017e28:	4603      	mov	r3, r0
 8017e2a:	2b00      	cmp	r3, #0
 8017e2c:	bf14      	ite	ne
 8017e2e:	2301      	movne	r3, #1
 8017e30:	2300      	moveq	r3, #0
 8017e32:	b2da      	uxtb	r2, r3
 8017e34:	4b32      	ldr	r3, [pc, #200]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e36:	731a      	strb	r2, [r3, #12]
 8017e38:	4b31      	ldr	r3, [pc, #196]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e3a:	7b1a      	ldrb	r2, [r3, #12]
 8017e3c:	4b31      	ldr	r3, [pc, #196]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017e3e:	731a      	strb	r2, [r3, #12]
	IO_Expander_Input_Flags_Array[13] = IO_Expander_In_Flags.Charge_fault			 =  check_bit(IO_Expander2A_byte, 0);
 8017e40:	4b31      	ldr	r3, [pc, #196]	; (8017f08 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017e42:	781b      	ldrb	r3, [r3, #0]
 8017e44:	2100      	movs	r1, #0
 8017e46:	4618      	mov	r0, r3
 8017e48:	f004 fd80 	bl	801c94c <check_bit>
 8017e4c:	4603      	mov	r3, r0
 8017e4e:	2b00      	cmp	r3, #0
 8017e50:	bf14      	ite	ne
 8017e52:	2301      	movne	r3, #1
 8017e54:	2300      	moveq	r3, #0
 8017e56:	b2da      	uxtb	r2, r3
 8017e58:	4b29      	ldr	r3, [pc, #164]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e5a:	735a      	strb	r2, [r3, #13]
 8017e5c:	4b28      	ldr	r3, [pc, #160]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e5e:	7b5a      	ldrb	r2, [r3, #13]
 8017e60:	4b28      	ldr	r3, [pc, #160]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017e62:	735a      	strb	r2, [r3, #13]
	IO_Expander_Input_Flags_Array[14] = IO_Expander_In_Flags.fbk_F_Light_White     	 =  check_bit(IO_Expander2B_byte, 0); //: IO_Epander2 B
 8017e64:	4b29      	ldr	r3, [pc, #164]	; (8017f0c <Set_ExpanderIO_In_Flags+0x2a4>)
 8017e66:	781b      	ldrb	r3, [r3, #0]
 8017e68:	2100      	movs	r1, #0
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	f004 fd6e 	bl	801c94c <check_bit>
 8017e70:	4603      	mov	r3, r0
 8017e72:	2b00      	cmp	r3, #0
 8017e74:	bf14      	ite	ne
 8017e76:	2301      	movne	r3, #1
 8017e78:	2300      	moveq	r3, #0
 8017e7a:	b2da      	uxtb	r2, r3
 8017e7c:	4b20      	ldr	r3, [pc, #128]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e7e:	739a      	strb	r2, [r3, #14]
 8017e80:	4b1f      	ldr	r3, [pc, #124]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017e82:	7b9a      	ldrb	r2, [r3, #14]
 8017e84:	4b1f      	ldr	r3, [pc, #124]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017e86:	739a      	strb	r2, [r3, #14]
	IO_Expander_Input_Flags_Array[15] = IO_Expander_In_Flags.fbk_F_Light_Red     	 =  check_bit(IO_Expander2B_byte, 1);
 8017e88:	4b20      	ldr	r3, [pc, #128]	; (8017f0c <Set_ExpanderIO_In_Flags+0x2a4>)
 8017e8a:	781b      	ldrb	r3, [r3, #0]
 8017e8c:	2101      	movs	r1, #1
 8017e8e:	4618      	mov	r0, r3
 8017e90:	f004 fd5c 	bl	801c94c <check_bit>
 8017e94:	4603      	mov	r3, r0
 8017e96:	2b00      	cmp	r3, #0
 8017e98:	bf14      	ite	ne
 8017e9a:	2301      	movne	r3, #1
 8017e9c:	2300      	moveq	r3, #0
 8017e9e:	b2da      	uxtb	r2, r3
 8017ea0:	4b17      	ldr	r3, [pc, #92]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017ea2:	73da      	strb	r2, [r3, #15]
 8017ea4:	4b16      	ldr	r3, [pc, #88]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017ea6:	7bda      	ldrb	r2, [r3, #15]
 8017ea8:	4b16      	ldr	r3, [pc, #88]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017eaa:	73da      	strb	r2, [r3, #15]
	IO_Expander_Input_Flags_Array[16] = IO_Expander_In_Flags.fbk_F_Light_Flash_Red   =  check_bit(IO_Expander2B_byte, 2);
 8017eac:	4b17      	ldr	r3, [pc, #92]	; (8017f0c <Set_ExpanderIO_In_Flags+0x2a4>)
 8017eae:	781b      	ldrb	r3, [r3, #0]
 8017eb0:	2102      	movs	r1, #2
 8017eb2:	4618      	mov	r0, r3
 8017eb4:	f004 fd4a 	bl	801c94c <check_bit>
 8017eb8:	4603      	mov	r3, r0
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	bf14      	ite	ne
 8017ebe:	2301      	movne	r3, #1
 8017ec0:	2300      	moveq	r3, #0
 8017ec2:	b2da      	uxtb	r2, r3
 8017ec4:	4b0e      	ldr	r3, [pc, #56]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017ec6:	741a      	strb	r2, [r3, #16]
 8017ec8:	4b0d      	ldr	r3, [pc, #52]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017eca:	7c1a      	ldrb	r2, [r3, #16]
 8017ecc:	4b0d      	ldr	r3, [pc, #52]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017ece:	741a      	strb	r2, [r3, #16]
	IO_Expander_Input_Flags_Array[17] = IO_Expander_In_Flags.fbk_F_Light_Dev     	 =  check_bit(IO_Expander2B_byte, 3);
 8017ed0:	4b0e      	ldr	r3, [pc, #56]	; (8017f0c <Set_ExpanderIO_In_Flags+0x2a4>)
 8017ed2:	781b      	ldrb	r3, [r3, #0]
 8017ed4:	2103      	movs	r1, #3
 8017ed6:	4618      	mov	r0, r3
 8017ed8:	f004 fd38 	bl	801c94c <check_bit>
 8017edc:	4603      	mov	r3, r0
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	bf14      	ite	ne
 8017ee2:	2301      	movne	r3, #1
 8017ee4:	2300      	moveq	r3, #0
 8017ee6:	b2da      	uxtb	r2, r3
 8017ee8:	4b05      	ldr	r3, [pc, #20]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017eea:	745a      	strb	r2, [r3, #17]
 8017eec:	4b04      	ldr	r3, [pc, #16]	; (8017f00 <Set_ExpanderIO_In_Flags+0x298>)
 8017eee:	7c5a      	ldrb	r2, [r3, #17]
 8017ef0:	4b04      	ldr	r3, [pc, #16]	; (8017f04 <Set_ExpanderIO_In_Flags+0x29c>)
 8017ef2:	745a      	strb	r2, [r3, #17]
	IO_Expander_Input_Flags_Array[18] = IO_Expander_In_Flags.fbk_R_Light_White     	 =  check_bit(IO_Expander2B_byte, 4);
 8017ef4:	4b05      	ldr	r3, [pc, #20]	; (8017f0c <Set_ExpanderIO_In_Flags+0x2a4>)
 8017ef6:	781b      	ldrb	r3, [r3, #0]
 8017ef8:	e00a      	b.n	8017f10 <Set_ExpanderIO_In_Flags+0x2a8>
 8017efa:	bf00      	nop
 8017efc:	20031d61 	.word	0x20031d61
 8017f00:	20021410 	.word	0x20021410
 8017f04:	20021440 	.word	0x20021440
 8017f08:	20031d60 	.word	0x20031d60
 8017f0c:	20031d63 	.word	0x20031d63
 8017f10:	2104      	movs	r1, #4
 8017f12:	4618      	mov	r0, r3
 8017f14:	f004 fd1a 	bl	801c94c <check_bit>
 8017f18:	4603      	mov	r3, r0
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	bf14      	ite	ne
 8017f1e:	2301      	movne	r3, #1
 8017f20:	2300      	moveq	r3, #0
 8017f22:	b2da      	uxtb	r2, r3
 8017f24:	4b54      	ldr	r3, [pc, #336]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f26:	749a      	strb	r2, [r3, #18]
 8017f28:	4b53      	ldr	r3, [pc, #332]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f2a:	7c9a      	ldrb	r2, [r3, #18]
 8017f2c:	4b53      	ldr	r3, [pc, #332]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017f2e:	749a      	strb	r2, [r3, #18]
	IO_Expander_Input_Flags_Array[19] = IO_Expander_In_Flags.fbk_R_Light_Red     	 =  check_bit(IO_Expander2B_byte, 5);
 8017f30:	4b53      	ldr	r3, [pc, #332]	; (8018080 <Set_ExpanderIO_In_Flags+0x418>)
 8017f32:	781b      	ldrb	r3, [r3, #0]
 8017f34:	2105      	movs	r1, #5
 8017f36:	4618      	mov	r0, r3
 8017f38:	f004 fd08 	bl	801c94c <check_bit>
 8017f3c:	4603      	mov	r3, r0
 8017f3e:	2b00      	cmp	r3, #0
 8017f40:	bf14      	ite	ne
 8017f42:	2301      	movne	r3, #1
 8017f44:	2300      	moveq	r3, #0
 8017f46:	b2da      	uxtb	r2, r3
 8017f48:	4b4b      	ldr	r3, [pc, #300]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f4a:	74da      	strb	r2, [r3, #19]
 8017f4c:	4b4a      	ldr	r3, [pc, #296]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f4e:	7cda      	ldrb	r2, [r3, #19]
 8017f50:	4b4a      	ldr	r3, [pc, #296]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017f52:	74da      	strb	r2, [r3, #19]
	IO_Expander_Input_Flags_Array[20] = IO_Expander_In_Flags.fbk_R_Light_Flash_Red   =  check_bit(IO_Expander2B_byte, 6);
 8017f54:	4b4a      	ldr	r3, [pc, #296]	; (8018080 <Set_ExpanderIO_In_Flags+0x418>)
 8017f56:	781b      	ldrb	r3, [r3, #0]
 8017f58:	2106      	movs	r1, #6
 8017f5a:	4618      	mov	r0, r3
 8017f5c:	f004 fcf6 	bl	801c94c <check_bit>
 8017f60:	4603      	mov	r3, r0
 8017f62:	2b00      	cmp	r3, #0
 8017f64:	bf14      	ite	ne
 8017f66:	2301      	movne	r3, #1
 8017f68:	2300      	moveq	r3, #0
 8017f6a:	b2da      	uxtb	r2, r3
 8017f6c:	4b42      	ldr	r3, [pc, #264]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f6e:	751a      	strb	r2, [r3, #20]
 8017f70:	4b41      	ldr	r3, [pc, #260]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f72:	7d1a      	ldrb	r2, [r3, #20]
 8017f74:	4b41      	ldr	r3, [pc, #260]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017f76:	751a      	strb	r2, [r3, #20]
	IO_Expander_Input_Flags_Array[21] = IO_Expander_In_Flags.fbk_R_Light_Dev     	 =  check_bit(IO_Expander2B_byte, 7);
 8017f78:	4b41      	ldr	r3, [pc, #260]	; (8018080 <Set_ExpanderIO_In_Flags+0x418>)
 8017f7a:	781b      	ldrb	r3, [r3, #0]
 8017f7c:	2107      	movs	r1, #7
 8017f7e:	4618      	mov	r0, r3
 8017f80:	f004 fce4 	bl	801c94c <check_bit>
 8017f84:	4603      	mov	r3, r0
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	bf14      	ite	ne
 8017f8a:	2301      	movne	r3, #1
 8017f8c:	2300      	moveq	r3, #0
 8017f8e:	b2da      	uxtb	r2, r3
 8017f90:	4b39      	ldr	r3, [pc, #228]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f92:	755a      	strb	r2, [r3, #21]
 8017f94:	4b38      	ldr	r3, [pc, #224]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017f96:	7d5a      	ldrb	r2, [r3, #21]
 8017f98:	4b38      	ldr	r3, [pc, #224]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017f9a:	755a      	strb	r2, [r3, #21]
	IO_Expander_Input_Flags_Array[22] = IO_Expander_In_Flags.LCD_PWR_Fault			 =  check_bit(IO_Expander3B_byte, 0);	//: IO_Epander3 B
 8017f9c:	4b39      	ldr	r3, [pc, #228]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 8017f9e:	781b      	ldrb	r3, [r3, #0]
 8017fa0:	2100      	movs	r1, #0
 8017fa2:	4618      	mov	r0, r3
 8017fa4:	f004 fcd2 	bl	801c94c <check_bit>
 8017fa8:	4603      	mov	r3, r0
 8017faa:	2b00      	cmp	r3, #0
 8017fac:	bf14      	ite	ne
 8017fae:	2301      	movne	r3, #1
 8017fb0:	2300      	moveq	r3, #0
 8017fb2:	b2da      	uxtb	r2, r3
 8017fb4:	4b30      	ldr	r3, [pc, #192]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017fb6:	759a      	strb	r2, [r3, #22]
 8017fb8:	4b2f      	ldr	r3, [pc, #188]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017fba:	7d9a      	ldrb	r2, [r3, #22]
 8017fbc:	4b2f      	ldr	r3, [pc, #188]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017fbe:	759a      	strb	r2, [r3, #22]
	IO_Expander_Input_Flags_Array[23] = IO_Expander_In_Flags.Variant0				 =  check_bit(IO_Expander3B_byte, 1);
 8017fc0:	4b30      	ldr	r3, [pc, #192]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 8017fc2:	781b      	ldrb	r3, [r3, #0]
 8017fc4:	2101      	movs	r1, #1
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	f004 fcc0 	bl	801c94c <check_bit>
 8017fcc:	4603      	mov	r3, r0
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	bf14      	ite	ne
 8017fd2:	2301      	movne	r3, #1
 8017fd4:	2300      	moveq	r3, #0
 8017fd6:	b2da      	uxtb	r2, r3
 8017fd8:	4b27      	ldr	r3, [pc, #156]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017fda:	75da      	strb	r2, [r3, #23]
 8017fdc:	4b26      	ldr	r3, [pc, #152]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017fde:	7dda      	ldrb	r2, [r3, #23]
 8017fe0:	4b26      	ldr	r3, [pc, #152]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8017fe2:	75da      	strb	r2, [r3, #23]
	IO_Expander_Input_Flags_Array[24] = IO_Expander_In_Flags.Variant1				 =  check_bit(IO_Expander3B_byte, 2);
 8017fe4:	4b27      	ldr	r3, [pc, #156]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 8017fe6:	781b      	ldrb	r3, [r3, #0]
 8017fe8:	2102      	movs	r1, #2
 8017fea:	4618      	mov	r0, r3
 8017fec:	f004 fcae 	bl	801c94c <check_bit>
 8017ff0:	4603      	mov	r3, r0
 8017ff2:	2b00      	cmp	r3, #0
 8017ff4:	bf14      	ite	ne
 8017ff6:	2301      	movne	r3, #1
 8017ff8:	2300      	moveq	r3, #0
 8017ffa:	b2da      	uxtb	r2, r3
 8017ffc:	4b1e      	ldr	r3, [pc, #120]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8017ffe:	761a      	strb	r2, [r3, #24]
 8018000:	4b1d      	ldr	r3, [pc, #116]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8018002:	7e1a      	ldrb	r2, [r3, #24]
 8018004:	4b1d      	ldr	r3, [pc, #116]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8018006:	761a      	strb	r2, [r3, #24]
	IO_Expander_Input_Flags_Array[25] = IO_Expander_In_Flags.Revision0				 =  check_bit(IO_Expander3B_byte, 3);
 8018008:	4b1e      	ldr	r3, [pc, #120]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 801800a:	781b      	ldrb	r3, [r3, #0]
 801800c:	2103      	movs	r1, #3
 801800e:	4618      	mov	r0, r3
 8018010:	f004 fc9c 	bl	801c94c <check_bit>
 8018014:	4603      	mov	r3, r0
 8018016:	2b00      	cmp	r3, #0
 8018018:	bf14      	ite	ne
 801801a:	2301      	movne	r3, #1
 801801c:	2300      	moveq	r3, #0
 801801e:	b2da      	uxtb	r2, r3
 8018020:	4b15      	ldr	r3, [pc, #84]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8018022:	765a      	strb	r2, [r3, #25]
 8018024:	4b14      	ldr	r3, [pc, #80]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8018026:	7e5a      	ldrb	r2, [r3, #25]
 8018028:	4b14      	ldr	r3, [pc, #80]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 801802a:	765a      	strb	r2, [r3, #25]
	IO_Expander_Input_Flags_Array[26] = IO_Expander_In_Flags.Revision1				 =  check_bit(IO_Expander3B_byte, 4);
 801802c:	4b15      	ldr	r3, [pc, #84]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 801802e:	781b      	ldrb	r3, [r3, #0]
 8018030:	2104      	movs	r1, #4
 8018032:	4618      	mov	r0, r3
 8018034:	f004 fc8a 	bl	801c94c <check_bit>
 8018038:	4603      	mov	r3, r0
 801803a:	2b00      	cmp	r3, #0
 801803c:	bf14      	ite	ne
 801803e:	2301      	movne	r3, #1
 8018040:	2300      	moveq	r3, #0
 8018042:	b2da      	uxtb	r2, r3
 8018044:	4b0c      	ldr	r3, [pc, #48]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 8018046:	769a      	strb	r2, [r3, #26]
 8018048:	4b0b      	ldr	r3, [pc, #44]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 801804a:	7e9a      	ldrb	r2, [r3, #26]
 801804c:	4b0b      	ldr	r3, [pc, #44]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 801804e:	769a      	strb	r2, [r3, #26]
	IO_Expander_Input_Flags_Array[27] = IO_Expander_In_Flags.Revision2				 =  check_bit(IO_Expander3B_byte, 5);
 8018050:	4b0c      	ldr	r3, [pc, #48]	; (8018084 <Set_ExpanderIO_In_Flags+0x41c>)
 8018052:	781b      	ldrb	r3, [r3, #0]
 8018054:	2105      	movs	r1, #5
 8018056:	4618      	mov	r0, r3
 8018058:	f004 fc78 	bl	801c94c <check_bit>
 801805c:	4603      	mov	r3, r0
 801805e:	2b00      	cmp	r3, #0
 8018060:	bf14      	ite	ne
 8018062:	2301      	movne	r3, #1
 8018064:	2300      	moveq	r3, #0
 8018066:	b2da      	uxtb	r2, r3
 8018068:	4b03      	ldr	r3, [pc, #12]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 801806a:	76da      	strb	r2, [r3, #27]
 801806c:	4b02      	ldr	r3, [pc, #8]	; (8018078 <Set_ExpanderIO_In_Flags+0x410>)
 801806e:	7eda      	ldrb	r2, [r3, #27]
 8018070:	4b02      	ldr	r3, [pc, #8]	; (801807c <Set_ExpanderIO_In_Flags+0x414>)
 8018072:	76da      	strb	r2, [r3, #27]

}
 8018074:	bf00      	nop
 8018076:	bd80      	pop	{r7, pc}
 8018078:	20021410 	.word	0x20021410
 801807c:	20021440 	.word	0x20021440
 8018080:	20031d63 	.word	0x20031d63
 8018084:	20031d62 	.word	0x20031d62

08018088 <Set_ExpanderIO_Output_Bytes>:

void Set_ExpanderIO_Output_Bytes(void)
{
 8018088:	b580      	push	{r7, lr}
 801808a:	af00      	add	r7, sp, #0
	IO_Expander1A_Output_byte = 0;
 801808c:	4b73      	ldr	r3, [pc, #460]	; (801825c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 801808e:	2200      	movs	r2, #0
 8018090:	701a      	strb	r2, [r3, #0]
	IO_Expander1B_Output_byte = 0;
 8018092:	4b73      	ldr	r3, [pc, #460]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018094:	2200      	movs	r2, #0
 8018096:	701a      	strb	r2, [r3, #0]

	IO_Expander2A_Output_byte = 0;
 8018098:	4b72      	ldr	r3, [pc, #456]	; (8018264 <Set_ExpanderIO_Output_Bytes+0x1dc>)
 801809a:	2200      	movs	r2, #0
 801809c:	701a      	strb	r2, [r3, #0]
	IO_Expander2B_Output_byte = 0;
 801809e:	4b72      	ldr	r3, [pc, #456]	; (8018268 <Set_ExpanderIO_Output_Bytes+0x1e0>)
 80180a0:	2200      	movs	r2, #0
 80180a2:	701a      	strb	r2, [r3, #0]

	IO_Expander3A_Output_byte = 0;
 80180a4:	4b71      	ldr	r3, [pc, #452]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80180a6:	2200      	movs	r2, #0
 80180a8:	701a      	strb	r2, [r3, #0]
	IO_Expander3B_Output_byte = 0;
 80180aa:	4b71      	ldr	r3, [pc, #452]	; (8018270 <Set_ExpanderIO_Output_Bytes+0x1e8>)
 80180ac:	2200      	movs	r2, #0
 80180ae:	701a      	strb	r2, [r3, #0]

	IO_Expander_Output_Flags.Led_Status_G	 = 	IO_Expander_Output_Flags_Array[1];
 80180b0:	4b70      	ldr	r3, [pc, #448]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180b2:	785a      	ldrb	r2, [r3, #1]
 80180b4:	4b70      	ldr	r3, [pc, #448]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180b6:	705a      	strb	r2, [r3, #1]
	IO_Expander_Output_Flags.Led_Status_B	 = 	IO_Expander_Output_Flags_Array[0];
 80180b8:	4b6e      	ldr	r3, [pc, #440]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180ba:	781a      	ldrb	r2, [r3, #0]
 80180bc:	4b6e      	ldr	r3, [pc, #440]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180be:	701a      	strb	r2, [r3, #0]
	IO_Expander_Output_Flags.Module_reset1   = 	IO_Expander_Output_Flags_Array[2];
 80180c0:	4b6c      	ldr	r3, [pc, #432]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180c2:	789a      	ldrb	r2, [r3, #2]
 80180c4:	4b6c      	ldr	r3, [pc, #432]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180c6:	709a      	strb	r2, [r3, #2]
	IO_Expander_Output_Flags.Module_reset2   = 	IO_Expander_Output_Flags_Array[3];
 80180c8:	4b6a      	ldr	r3, [pc, #424]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180ca:	78da      	ldrb	r2, [r3, #3]
 80180cc:	4b6a      	ldr	r3, [pc, #424]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180ce:	70da      	strb	r2, [r3, #3]
	IO_Expander_Output_Flags.Module_reset3   = 	IO_Expander_Output_Flags_Array[4];
 80180d0:	4b68      	ldr	r3, [pc, #416]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180d2:	791a      	ldrb	r2, [r3, #4]
 80180d4:	4b68      	ldr	r3, [pc, #416]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180d6:	711a      	strb	r2, [r3, #4]
	IO_Expander_Output_Flags.Module_reset4   = 	IO_Expander_Output_Flags_Array[5];
 80180d8:	4b66      	ldr	r3, [pc, #408]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180da:	795a      	ldrb	r2, [r3, #5]
 80180dc:	4b66      	ldr	r3, [pc, #408]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180de:	715a      	strb	r2, [r3, #5]
	IO_Expander_Output_Flags.Led_Key_R	     = 	IO_Expander_Output_Flags_Array[6];
 80180e0:	4b64      	ldr	r3, [pc, #400]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180e2:	799a      	ldrb	r2, [r3, #6]
 80180e4:	4b64      	ldr	r3, [pc, #400]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180e6:	719a      	strb	r2, [r3, #6]
	IO_Expander_Output_Flags.Led_Key_G	     = 	IO_Expander_Output_Flags_Array[7];
 80180e8:	4b62      	ldr	r3, [pc, #392]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180ea:	79da      	ldrb	r2, [r3, #7]
 80180ec:	4b62      	ldr	r3, [pc, #392]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180ee:	71da      	strb	r2, [r3, #7]
	IO_Expander_Output_Flags.Led_Key_B	     = 	IO_Expander_Output_Flags_Array[8];
 80180f0:	4b60      	ldr	r3, [pc, #384]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180f2:	7a1a      	ldrb	r2, [r3, #8]
 80180f4:	4b60      	ldr	r3, [pc, #384]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180f6:	721a      	strb	r2, [r3, #8]
	IO_Expander_Output_Flags.Led_Status_R	 = 	IO_Expander_Output_Flags_Array[9];
 80180f8:	4b5e      	ldr	r3, [pc, #376]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80180fa:	7a5a      	ldrb	r2, [r3, #9]
 80180fc:	4b5e      	ldr	r3, [pc, #376]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80180fe:	725a      	strb	r2, [r3, #9]
	IO_Expander_Output_Flags.CAN1_Term	     = 	IO_Expander_Output_Flags_Array[10];
 8018100:	4b5c      	ldr	r3, [pc, #368]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 8018102:	7a9a      	ldrb	r2, [r3, #10]
 8018104:	4b5c      	ldr	r3, [pc, #368]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018106:	729a      	strb	r2, [r3, #10]
	IO_Expander_Output_Flags.CAN2_Term	     = 	IO_Expander_Output_Flags_Array[11];
 8018108:	4b5a      	ldr	r3, [pc, #360]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 801810a:	7ada      	ldrb	r2, [r3, #11]
 801810c:	4b5a      	ldr	r3, [pc, #360]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801810e:	72da      	strb	r2, [r3, #11]
	IO_Expander_Output_Flags.CAN3_Term	     = 	IO_Expander_Output_Flags_Array[12];
 8018110:	4b58      	ldr	r3, [pc, #352]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 8018112:	7b1a      	ldrb	r2, [r3, #12]
 8018114:	4b58      	ldr	r3, [pc, #352]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018116:	731a      	strb	r2, [r3, #12]
	IO_Expander_Output_Flags.LCD_Power	     = 	IO_Expander_Output_Flags_Array[13];
 8018118:	4b56      	ldr	r3, [pc, #344]	; (8018274 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 801811a:	7b5a      	ldrb	r2, [r3, #13]
 801811c:	4b56      	ldr	r3, [pc, #344]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801811e:	735a      	strb	r2, [r3, #13]

	if(IO_Expander_Output_Flags.Led_Status_B)
 8018120:	4b55      	ldr	r3, [pc, #340]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018122:	781b      	ldrb	r3, [r3, #0]
 8018124:	2b00      	cmp	r3, #0
 8018126:	d006      	beq.n	8018136 <Set_ExpanderIO_Output_Bytes+0xae>
		IO_Expander1A_Output_byte |= 0x01;
 8018128:	4b4c      	ldr	r3, [pc, #304]	; (801825c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 801812a:	781b      	ldrb	r3, [r3, #0]
 801812c:	f043 0301 	orr.w	r3, r3, #1
 8018130:	b2da      	uxtb	r2, r3
 8018132:	4b4a      	ldr	r3, [pc, #296]	; (801825c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8018134:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_G)
 8018136:	4b50      	ldr	r3, [pc, #320]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018138:	785b      	ldrb	r3, [r3, #1]
 801813a:	2b00      	cmp	r3, #0
 801813c:	d006      	beq.n	801814c <Set_ExpanderIO_Output_Bytes+0xc4>
		IO_Expander1A_Output_byte |= 0x02;
 801813e:	4b47      	ldr	r3, [pc, #284]	; (801825c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8018140:	781b      	ldrb	r3, [r3, #0]
 8018142:	f043 0302 	orr.w	r3, r3, #2
 8018146:	b2da      	uxtb	r2, r3
 8018148:	4b44      	ldr	r3, [pc, #272]	; (801825c <Set_ExpanderIO_Output_Bytes+0x1d4>)
 801814a:	701a      	strb	r2, [r3, #0]


	if(IO_Expander_Output_Flags.Module_reset1)
 801814c:	4b4a      	ldr	r3, [pc, #296]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801814e:	789b      	ldrb	r3, [r3, #2]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d006      	beq.n	8018162 <Set_ExpanderIO_Output_Bytes+0xda>
		IO_Expander1B_Output_byte |= 0x01;
 8018154:	4b42      	ldr	r3, [pc, #264]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018156:	781b      	ldrb	r3, [r3, #0]
 8018158:	f043 0301 	orr.w	r3, r3, #1
 801815c:	b2da      	uxtb	r2, r3
 801815e:	4b40      	ldr	r3, [pc, #256]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018160:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset2)
 8018162:	4b45      	ldr	r3, [pc, #276]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018164:	78db      	ldrb	r3, [r3, #3]
 8018166:	2b00      	cmp	r3, #0
 8018168:	d006      	beq.n	8018178 <Set_ExpanderIO_Output_Bytes+0xf0>
		IO_Expander1B_Output_byte |= 0x02;
 801816a:	4b3d      	ldr	r3, [pc, #244]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801816c:	781b      	ldrb	r3, [r3, #0]
 801816e:	f043 0302 	orr.w	r3, r3, #2
 8018172:	b2da      	uxtb	r2, r3
 8018174:	4b3a      	ldr	r3, [pc, #232]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018176:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset3)
 8018178:	4b3f      	ldr	r3, [pc, #252]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801817a:	791b      	ldrb	r3, [r3, #4]
 801817c:	2b00      	cmp	r3, #0
 801817e:	d006      	beq.n	801818e <Set_ExpanderIO_Output_Bytes+0x106>
		IO_Expander1B_Output_byte |= 0x04;
 8018180:	4b37      	ldr	r3, [pc, #220]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018182:	781b      	ldrb	r3, [r3, #0]
 8018184:	f043 0304 	orr.w	r3, r3, #4
 8018188:	b2da      	uxtb	r2, r3
 801818a:	4b35      	ldr	r3, [pc, #212]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801818c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset4)
 801818e:	4b3a      	ldr	r3, [pc, #232]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018190:	795b      	ldrb	r3, [r3, #5]
 8018192:	2b00      	cmp	r3, #0
 8018194:	d006      	beq.n	80181a4 <Set_ExpanderIO_Output_Bytes+0x11c>
		IO_Expander1B_Output_byte |= 0x08;
 8018196:	4b32      	ldr	r3, [pc, #200]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8018198:	781b      	ldrb	r3, [r3, #0]
 801819a:	f043 0308 	orr.w	r3, r3, #8
 801819e:	b2da      	uxtb	r2, r3
 80181a0:	4b2f      	ldr	r3, [pc, #188]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181a2:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_R)
 80181a4:	4b34      	ldr	r3, [pc, #208]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80181a6:	799b      	ldrb	r3, [r3, #6]
 80181a8:	2b00      	cmp	r3, #0
 80181aa:	d006      	beq.n	80181ba <Set_ExpanderIO_Output_Bytes+0x132>
		IO_Expander1B_Output_byte |= 0x10;
 80181ac:	4b2c      	ldr	r3, [pc, #176]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181ae:	781b      	ldrb	r3, [r3, #0]
 80181b0:	f043 0310 	orr.w	r3, r3, #16
 80181b4:	b2da      	uxtb	r2, r3
 80181b6:	4b2a      	ldr	r3, [pc, #168]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181b8:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_G)
 80181ba:	4b2f      	ldr	r3, [pc, #188]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80181bc:	79db      	ldrb	r3, [r3, #7]
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d006      	beq.n	80181d0 <Set_ExpanderIO_Output_Bytes+0x148>
		IO_Expander1B_Output_byte |= 0x20;
 80181c2:	4b27      	ldr	r3, [pc, #156]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181c4:	781b      	ldrb	r3, [r3, #0]
 80181c6:	f043 0320 	orr.w	r3, r3, #32
 80181ca:	b2da      	uxtb	r2, r3
 80181cc:	4b24      	ldr	r3, [pc, #144]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181ce:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_B)
 80181d0:	4b29      	ldr	r3, [pc, #164]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80181d2:	7a1b      	ldrb	r3, [r3, #8]
 80181d4:	2b00      	cmp	r3, #0
 80181d6:	d006      	beq.n	80181e6 <Set_ExpanderIO_Output_Bytes+0x15e>
		IO_Expander1B_Output_byte |= 0x40;
 80181d8:	4b21      	ldr	r3, [pc, #132]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181da:	781b      	ldrb	r3, [r3, #0]
 80181dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181e0:	b2da      	uxtb	r2, r3
 80181e2:	4b1f      	ldr	r3, [pc, #124]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181e4:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_R)
 80181e6:	4b24      	ldr	r3, [pc, #144]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80181e8:	7a5b      	ldrb	r3, [r3, #9]
 80181ea:	2b00      	cmp	r3, #0
 80181ec:	d006      	beq.n	80181fc <Set_ExpanderIO_Output_Bytes+0x174>
		IO_Expander1B_Output_byte |= 0x80;
 80181ee:	4b1c      	ldr	r3, [pc, #112]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181f0:	781b      	ldrb	r3, [r3, #0]
 80181f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80181f6:	b2da      	uxtb	r2, r3
 80181f8:	4b19      	ldr	r3, [pc, #100]	; (8018260 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80181fa:	701a      	strb	r2, [r3, #0]

	if(IO_Expander_Output_Flags.CAN1_Term)
 80181fc:	4b1e      	ldr	r3, [pc, #120]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80181fe:	7a9b      	ldrb	r3, [r3, #10]
 8018200:	2b00      	cmp	r3, #0
 8018202:	d006      	beq.n	8018212 <Set_ExpanderIO_Output_Bytes+0x18a>
		IO_Expander3A_Output_byte |= 0x80;
 8018204:	4b19      	ldr	r3, [pc, #100]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018206:	781b      	ldrb	r3, [r3, #0]
 8018208:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801820c:	b2da      	uxtb	r2, r3
 801820e:	4b17      	ldr	r3, [pc, #92]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018210:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN2_Term)
 8018212:	4b19      	ldr	r3, [pc, #100]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018214:	7adb      	ldrb	r3, [r3, #11]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d006      	beq.n	8018228 <Set_ExpanderIO_Output_Bytes+0x1a0>
		IO_Expander3A_Output_byte |= 0x40;
 801821a:	4b14      	ldr	r3, [pc, #80]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801821c:	781b      	ldrb	r3, [r3, #0]
 801821e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018222:	b2da      	uxtb	r2, r3
 8018224:	4b11      	ldr	r3, [pc, #68]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018226:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN3_Term)
 8018228:	4b13      	ldr	r3, [pc, #76]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801822a:	7b1b      	ldrb	r3, [r3, #12]
 801822c:	2b00      	cmp	r3, #0
 801822e:	d006      	beq.n	801823e <Set_ExpanderIO_Output_Bytes+0x1b6>
		IO_Expander3A_Output_byte |= 0x20;
 8018230:	4b0e      	ldr	r3, [pc, #56]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018232:	781b      	ldrb	r3, [r3, #0]
 8018234:	f043 0320 	orr.w	r3, r3, #32
 8018238:	b2da      	uxtb	r2, r3
 801823a:	4b0c      	ldr	r3, [pc, #48]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801823c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.LCD_Power)
 801823e:	4b0e      	ldr	r3, [pc, #56]	; (8018278 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8018240:	7b5b      	ldrb	r3, [r3, #13]
 8018242:	2b00      	cmp	r3, #0
 8018244:	d006      	beq.n	8018254 <Set_ExpanderIO_Output_Bytes+0x1cc>
		IO_Expander3A_Output_byte |= 0x10;
 8018246:	4b09      	ldr	r3, [pc, #36]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018248:	781b      	ldrb	r3, [r3, #0]
 801824a:	f043 0310 	orr.w	r3, r3, #16
 801824e:	b2da      	uxtb	r2, r3
 8018250:	4b06      	ldr	r3, [pc, #24]	; (801826c <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8018252:	701a      	strb	r2, [r3, #0]

	Latch_IOExpander_Outputs();
 8018254:	f000 f812 	bl	801827c <Latch_IOExpander_Outputs>
}
 8018258:	bf00      	nop
 801825a:	bd80      	pop	{r7, pc}
 801825c:	20031d66 	.word	0x20031d66
 8018260:	20031d67 	.word	0x20031d67
 8018264:	20031d65 	.word	0x20031d65
 8018268:	20031d68 	.word	0x20031d68
 801826c:	20031d64 	.word	0x20031d64
 8018270:	20031d69 	.word	0x20031d69
 8018274:	200215b8 	.word	0x200215b8
 8018278:	20020d00 	.word	0x20020d00

0801827c <Latch_IOExpander_Outputs>:

void Latch_IOExpander_Outputs(void)
{
 801827c:	b580      	push	{r7, lr}
 801827e:	af00      	add	r7, sp, #0

	MCP23S17_CS_LOW(IO_EXPANDER1);
 8018280:	2001      	movs	r0, #1
 8018282:	f7ff fb71 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 8018286:	204e      	movs	r0, #78	; 0x4e
 8018288:	f7ff fbbe 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 801828c:	2014      	movs	r0, #20
 801828e:	f7ff fbbb 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1A_Output_byte);
 8018292:	4b2f      	ldr	r3, [pc, #188]	; (8018350 <Latch_IOExpander_Outputs+0xd4>)
 8018294:	781b      	ldrb	r3, [r3, #0]
 8018296:	4618      	mov	r0, r3
 8018298:	f7ff fbb6 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 801829c:	2001      	movs	r0, #1
 801829e:	f7ff fb8b 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER1);
 80182a2:	2001      	movs	r0, #1
 80182a4:	f7ff fb60 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 80182a8:	204e      	movs	r0, #78	; 0x4e
 80182aa:	f7ff fbad 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80182ae:	2015      	movs	r0, #21
 80182b0:	f7ff fbaa 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1B_Output_byte);
 80182b4:	4b27      	ldr	r3, [pc, #156]	; (8018354 <Latch_IOExpander_Outputs+0xd8>)
 80182b6:	781b      	ldrb	r3, [r3, #0]
 80182b8:	4618      	mov	r0, r3
 80182ba:	f7ff fba5 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80182be:	2001      	movs	r0, #1
 80182c0:	f7ff fb7a 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80182c4:	2002      	movs	r0, #2
 80182c6:	f7ff fb4f 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80182ca:	204c      	movs	r0, #76	; 0x4c
 80182cc:	f7ff fb9c 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 80182d0:	2014      	movs	r0, #20
 80182d2:	f7ff fb99 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2A_Output_byte);
 80182d6:	4b20      	ldr	r3, [pc, #128]	; (8018358 <Latch_IOExpander_Outputs+0xdc>)
 80182d8:	781b      	ldrb	r3, [r3, #0]
 80182da:	4618      	mov	r0, r3
 80182dc:	f7ff fb94 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 80182e0:	2002      	movs	r0, #2
 80182e2:	f7ff fb69 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80182e6:	2002      	movs	r0, #2
 80182e8:	f7ff fb3e 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80182ec:	204c      	movs	r0, #76	; 0x4c
 80182ee:	f7ff fb8b 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80182f2:	2015      	movs	r0, #21
 80182f4:	f7ff fb88 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2B_Output_byte);
 80182f8:	4b18      	ldr	r3, [pc, #96]	; (801835c <Latch_IOExpander_Outputs+0xe0>)
 80182fa:	781b      	ldrb	r3, [r3, #0]
 80182fc:	4618      	mov	r0, r3
 80182fe:	f7ff fb83 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8018302:	2002      	movs	r0, #2
 8018304:	f7ff fb58 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 8018308:	2003      	movs	r0, #3
 801830a:	f7ff fb2d 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 801830e:	2048      	movs	r0, #72	; 0x48
 8018310:	f7ff fb7a 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 8018314:	2014      	movs	r0, #20
 8018316:	f7ff fb77 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3A_Output_byte);
 801831a:	4b11      	ldr	r3, [pc, #68]	; (8018360 <Latch_IOExpander_Outputs+0xe4>)
 801831c:	781b      	ldrb	r3, [r3, #0]
 801831e:	4618      	mov	r0, r3
 8018320:	f7ff fb72 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8018324:	2003      	movs	r0, #3
 8018326:	f7ff fb47 	bl	80179b8 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 801832a:	2003      	movs	r0, #3
 801832c:	f7ff fb1c 	bl	8017968 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 8018330:	2048      	movs	r0, #72	; 0x48
 8018332:	f7ff fb69 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 8018336:	2015      	movs	r0, #21
 8018338:	f7ff fb66 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3B_Output_byte);
 801833c:	4b09      	ldr	r3, [pc, #36]	; (8018364 <Latch_IOExpander_Outputs+0xe8>)
 801833e:	781b      	ldrb	r3, [r3, #0]
 8018340:	4618      	mov	r0, r3
 8018342:	f7ff fb61 	bl	8017a08 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8018346:	2003      	movs	r0, #3
 8018348:	f7ff fb36 	bl	80179b8 <MCP23S17_CS_HIGH>
}
 801834c:	bf00      	nop
 801834e:	bd80      	pop	{r7, pc}
 8018350:	20031d66 	.word	0x20031d66
 8018354:	20031d67 	.word	0x20031d67
 8018358:	20031d65 	.word	0x20031d65
 801835c:	20031d68 	.word	0x20031d68
 8018360:	20031d64 	.word	0x20031d64
 8018364:	20031d69 	.word	0x20031d69

08018368 <MR25H40_CS_LOW>:
//	MR25H40_CS_HIGH();
}


void MR25H40_CS_LOW(void)
{
 8018368:	b580      	push	{r7, lr}
 801836a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_RESET);
	IO_Output_control(NV_CS, On);
 801836c:	2101      	movs	r1, #1
 801836e:	2001      	movs	r0, #1
 8018370:	f000 fdcc 	bl	8018f0c <IO_Output_control>
}
 8018374:	bf00      	nop
 8018376:	bd80      	pop	{r7, pc}

08018378 <MR25H40_CS_HIGH>:

void MR25H40_CS_HIGH(void)
{
 8018378:	b580      	push	{r7, lr}
 801837a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_SET);
	IO_Output_control(NV_CS, Off);
 801837c:	2100      	movs	r1, #0
 801837e:	2001      	movs	r0, #1
 8018380:	f000 fdc4 	bl	8018f0c <IO_Output_control>
}
 8018384:	bf00      	nop
 8018386:	bd80      	pop	{r7, pc}

08018388 <MR25H40_Write_StatusByte>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_Write_StatusByte(uint8_t data)
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b082      	sub	sp, #8
 801838c:	af00      	add	r7, sp, #0
 801838e:	4603      	mov	r3, r0
 8018390:	71fb      	strb	r3, [r7, #7]
	/// enable writing
	MR25H40_WriteEnable();
 8018392:	f000 f985 	bl	80186a0 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_HIGH();
 8018396:	f7ff ffef 	bl	8018378 <MR25H40_CS_HIGH>

	MR25H40_CS_HIGH();
 801839a:	f7ff ffed 	bl	8018378 <MR25H40_CS_HIGH>

	MR25H40_CS_LOW();
 801839e:	f7ff ffe3 	bl	8018368 <MR25H40_CS_LOW>

	/*!< Send "Write Status byte" instruction */
	MR25H40_SendByte(MR25H40_CMD_WRSR);
 80183a2:	2001      	movs	r0, #1
 80183a4:	f000 f964 	bl	8018670 <MR25H40_SendByte>
	/*!< Send data to be written */
	MR25H40_SendByte(data);
 80183a8:	79fb      	ldrb	r3, [r7, #7]
 80183aa:	4618      	mov	r0, r3
 80183ac:	f000 f960 	bl	8018670 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80183b0:	f7ff ffe2 	bl	8018378 <MR25H40_CS_HIGH>
}
 80183b4:	bf00      	nop
 80183b6:	3708      	adds	r7, #8
 80183b8:	46bd      	mov	sp, r7
 80183ba:	bd80      	pop	{r7, pc}

080183bc <MR25H40_WritePage>:
 *         or less than "MR25H40_PAGESIZE" value.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WritePage(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 80183bc:	b580      	push	{r7, lr}
 80183be:	b084      	sub	sp, #16
 80183c0:	af00      	add	r7, sp, #0
 80183c2:	60f8      	str	r0, [r7, #12]
 80183c4:	60b9      	str	r1, [r7, #8]
 80183c6:	4613      	mov	r3, r2
 80183c8:	80fb      	strh	r3, [r7, #6]
	/*!< Enable the write access to the NVRAM */
	MR25H40_WriteEnable();
 80183ca:	f000 f969 	bl	80186a0 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 80183ce:	f7ff ffcb 	bl	8018368 <MR25H40_CS_LOW>

	/*!< Send "Write to Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_WRITE);
 80183d2:	2002      	movs	r0, #2
 80183d4:	f000 f94c 	bl	8018670 <MR25H40_SendByte>
	/*!< Send WriteAddr high nibble address byte to write to */
	if (MR25H_Size) MR25H40_SendByte((WriteAddr & 0xFF0000) >> 16);
 80183d8:	68bb      	ldr	r3, [r7, #8]
 80183da:	0c1b      	lsrs	r3, r3, #16
 80183dc:	b2db      	uxtb	r3, r3
 80183de:	4618      	mov	r0, r3
 80183e0:	f000 f946 	bl	8018670 <MR25H40_SendByte>
	/*!< Send WriteAddr medium nibble address byte to write to */
	MR25H40_SendByte((WriteAddr & 0xFF00) >> 8);
 80183e4:	68bb      	ldr	r3, [r7, #8]
 80183e6:	0a1b      	lsrs	r3, r3, #8
 80183e8:	b2db      	uxtb	r3, r3
 80183ea:	4618      	mov	r0, r3
 80183ec:	f000 f940 	bl	8018670 <MR25H40_SendByte>
	/*!< Send WriteAddr low nibble address byte to write to */
	MR25H40_SendByte(WriteAddr & 0xFF);
 80183f0:	68bb      	ldr	r3, [r7, #8]
 80183f2:	b2db      	uxtb	r3, r3
 80183f4:	4618      	mov	r0, r3
 80183f6:	f000 f93b 	bl	8018670 <MR25H40_SendByte>

	/*!< while there is data to be written on the NVRAM */
	while (NumByteToWrite--)
 80183fa:	e007      	b.n	801840c <MR25H40_WritePage+0x50>
	{
		/*!< Send the current byte */
		MR25H40_SendByte(*pBuffer);
 80183fc:	68fb      	ldr	r3, [r7, #12]
 80183fe:	781b      	ldrb	r3, [r3, #0]
 8018400:	4618      	mov	r0, r3
 8018402:	f000 f935 	bl	8018670 <MR25H40_SendByte>
		/*!< Point on the next byte to be written */
		pBuffer++;
 8018406:	68fb      	ldr	r3, [r7, #12]
 8018408:	3301      	adds	r3, #1
 801840a:	60fb      	str	r3, [r7, #12]
	while (NumByteToWrite--)
 801840c:	88fb      	ldrh	r3, [r7, #6]
 801840e:	1e5a      	subs	r2, r3, #1
 8018410:	80fa      	strh	r2, [r7, #6]
 8018412:	2b00      	cmp	r3, #0
 8018414:	d1f2      	bne.n	80183fc <MR25H40_WritePage+0x40>
	}

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8018416:	f7ff ffaf 	bl	8018378 <MR25H40_CS_HIGH>

	/*!< Wait the end of NVRAM writing */
	if(MR25H40_WaitForWriteEnd() == false)
 801841a:	f000 f94c 	bl	80186b6 <MR25H40_WaitForWriteEnd>
 801841e:	4603      	mov	r3, r0
 8018420:	f083 0301 	eor.w	r3, r3, #1
 8018424:	b2db      	uxtb	r3, r3
 8018426:	2b00      	cmp	r3, #0
 8018428:	d001      	beq.n	801842e <MR25H40_WritePage+0x72>
		return false;
 801842a:	2300      	movs	r3, #0
 801842c:	e000      	b.n	8018430 <MR25H40_WritePage+0x74>
	else
		return true;
 801842e:	2301      	movs	r3, #1
}
 8018430:	4618      	mov	r0, r3
 8018432:	3710      	adds	r7, #16
 8018434:	46bd      	mov	sp, r7
 8018436:	bd80      	pop	{r7, pc}

08018438 <MR25H40_WriteBuffer>:
 * @param  NumByteToWrite: number of bytes to write to the NVRAM.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WriteBuffer(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 8018438:	b580      	push	{r7, lr}
 801843a:	b086      	sub	sp, #24
 801843c:	af00      	add	r7, sp, #0
 801843e:	60f8      	str	r0, [r7, #12]
 8018440:	60b9      	str	r1, [r7, #8]
 8018442:	4613      	mov	r3, r2
 8018444:	80fb      	strh	r3, [r7, #6]
	uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
 8018446:	2300      	movs	r3, #0
 8018448:	75fb      	strb	r3, [r7, #23]
 801844a:	2300      	movs	r3, #0
 801844c:	75bb      	strb	r3, [r7, #22]
 801844e:	2300      	movs	r3, #0
 8018450:	757b      	strb	r3, [r7, #21]
 8018452:	2300      	movs	r3, #0
 8018454:	753b      	strb	r3, [r7, #20]
 8018456:	2300      	movs	r3, #0
 8018458:	74fb      	strb	r3, [r7, #19]

	Addr = WriteAddr % MR25H40_SPI_PAGESIZE;
 801845a:	68bb      	ldr	r3, [r7, #8]
 801845c:	757b      	strb	r3, [r7, #21]
	count = MR25H40_SPI_PAGESIZE - Addr;
 801845e:	7d7b      	ldrb	r3, [r7, #21]
 8018460:	425b      	negs	r3, r3
 8018462:	753b      	strb	r3, [r7, #20]
	NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8018464:	88fb      	ldrh	r3, [r7, #6]
 8018466:	0a1b      	lsrs	r3, r3, #8
 8018468:	b29b      	uxth	r3, r3
 801846a:	75fb      	strb	r3, [r7, #23]
	NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 801846c:	88fb      	ldrh	r3, [r7, #6]
 801846e:	75bb      	strb	r3, [r7, #22]

	if (Addr == 0) /*!< WriteAddr is MR25H40_PAGESIZE aligned  */
 8018470:	7d7b      	ldrb	r3, [r7, #21]
 8018472:	2b00      	cmp	r3, #0
 8018474:	d13c      	bne.n	80184f0 <MR25H40_WriteBuffer+0xb8>
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 8018476:	7dfb      	ldrb	r3, [r7, #23]
 8018478:	2b00      	cmp	r3, #0
 801847a:	d124      	bne.n	80184c6 <MR25H40_WriteBuffer+0x8e>
		{
			if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 801847c:	88fb      	ldrh	r3, [r7, #6]
 801847e:	461a      	mov	r2, r3
 8018480:	68b9      	ldr	r1, [r7, #8]
 8018482:	68f8      	ldr	r0, [r7, #12]
 8018484:	f7ff ff9a 	bl	80183bc <MR25H40_WritePage>
 8018488:	4603      	mov	r3, r0
 801848a:	f083 0301 	eor.w	r3, r3, #1
 801848e:	b2db      	uxtb	r3, r3
 8018490:	2b00      	cmp	r3, #0
 8018492:	f000 80bc 	beq.w	801860e <MR25H40_WriteBuffer+0x1d6>
				return false;
 8018496:	2300      	movs	r3, #0
 8018498:	e0ba      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			while (NumOfPage--)
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 801849a:	f44f 7280 	mov.w	r2, #256	; 0x100
 801849e:	68b9      	ldr	r1, [r7, #8]
 80184a0:	68f8      	ldr	r0, [r7, #12]
 80184a2:	f7ff ff8b 	bl	80183bc <MR25H40_WritePage>
 80184a6:	4603      	mov	r3, r0
 80184a8:	f083 0301 	eor.w	r3, r3, #1
 80184ac:	b2db      	uxtb	r3, r3
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	d001      	beq.n	80184b6 <MR25H40_WriteBuffer+0x7e>
					return false;
 80184b2:	2300      	movs	r3, #0
 80184b4:	e0ac      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 80184b6:	68bb      	ldr	r3, [r7, #8]
 80184b8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80184bc:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80184c4:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 80184c6:	7dfb      	ldrb	r3, [r7, #23]
 80184c8:	1e5a      	subs	r2, r3, #1
 80184ca:	75fa      	strb	r2, [r7, #23]
 80184cc:	2b00      	cmp	r3, #0
 80184ce:	d1e4      	bne.n	801849a <MR25H40_WriteBuffer+0x62>
			}

			if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 80184d0:	7dbb      	ldrb	r3, [r7, #22]
 80184d2:	b29b      	uxth	r3, r3
 80184d4:	461a      	mov	r2, r3
 80184d6:	68b9      	ldr	r1, [r7, #8]
 80184d8:	68f8      	ldr	r0, [r7, #12]
 80184da:	f7ff ff6f 	bl	80183bc <MR25H40_WritePage>
 80184de:	4603      	mov	r3, r0
 80184e0:	f083 0301 	eor.w	r3, r3, #1
 80184e4:	b2db      	uxtb	r3, r3
 80184e6:	2b00      	cmp	r3, #0
 80184e8:	f000 8091 	beq.w	801860e <MR25H40_WriteBuffer+0x1d6>
				return false;
 80184ec:	2300      	movs	r3, #0
 80184ee:	e08f      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
		}
	}
	else /*!< WriteAddr is not MR25H40_PAGESIZE aligned  */
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 80184f0:	7dfb      	ldrb	r3, [r7, #23]
 80184f2:	2b00      	cmp	r3, #0
 80184f4:	d13b      	bne.n	801856e <MR25H40_WriteBuffer+0x136>
		{
			if (NumOfSingle > count) /*!< (NumByteToWrite + WriteAddr) > MR25H40_PAGESIZE */
 80184f6:	7dba      	ldrb	r2, [r7, #22]
 80184f8:	7d3b      	ldrb	r3, [r7, #20]
 80184fa:	429a      	cmp	r2, r3
 80184fc:	d929      	bls.n	8018552 <MR25H40_WriteBuffer+0x11a>
			{
				temp = NumOfSingle - count;
 80184fe:	7dba      	ldrb	r2, [r7, #22]
 8018500:	7d3b      	ldrb	r3, [r7, #20]
 8018502:	1ad3      	subs	r3, r2, r3
 8018504:	74fb      	strb	r3, [r7, #19]

				if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 8018506:	7d3b      	ldrb	r3, [r7, #20]
 8018508:	b29b      	uxth	r3, r3
 801850a:	461a      	mov	r2, r3
 801850c:	68b9      	ldr	r1, [r7, #8]
 801850e:	68f8      	ldr	r0, [r7, #12]
 8018510:	f7ff ff54 	bl	80183bc <MR25H40_WritePage>
 8018514:	4603      	mov	r3, r0
 8018516:	f083 0301 	eor.w	r3, r3, #1
 801851a:	b2db      	uxtb	r3, r3
 801851c:	2b00      	cmp	r3, #0
 801851e:	d001      	beq.n	8018524 <MR25H40_WriteBuffer+0xec>
					return false;
 8018520:	2300      	movs	r3, #0
 8018522:	e075      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  count;
 8018524:	7d3b      	ldrb	r3, [r7, #20]
 8018526:	68ba      	ldr	r2, [r7, #8]
 8018528:	4413      	add	r3, r2
 801852a:	60bb      	str	r3, [r7, #8]
				pBuffer += count;
 801852c:	7d3b      	ldrb	r3, [r7, #20]
 801852e:	68fa      	ldr	r2, [r7, #12]
 8018530:	4413      	add	r3, r2
 8018532:	60fb      	str	r3, [r7, #12]

				if(MR25H40_WritePage(pBuffer, WriteAddr, temp) == false)
 8018534:	7cfb      	ldrb	r3, [r7, #19]
 8018536:	b29b      	uxth	r3, r3
 8018538:	461a      	mov	r2, r3
 801853a:	68b9      	ldr	r1, [r7, #8]
 801853c:	68f8      	ldr	r0, [r7, #12]
 801853e:	f7ff ff3d 	bl	80183bc <MR25H40_WritePage>
 8018542:	4603      	mov	r3, r0
 8018544:	f083 0301 	eor.w	r3, r3, #1
 8018548:	b2db      	uxtb	r3, r3
 801854a:	2b00      	cmp	r3, #0
 801854c:	d05f      	beq.n	801860e <MR25H40_WriteBuffer+0x1d6>
					return false;
 801854e:	2300      	movs	r3, #0
 8018550:	e05e      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
			}
			else
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 8018552:	88fb      	ldrh	r3, [r7, #6]
 8018554:	461a      	mov	r2, r3
 8018556:	68b9      	ldr	r1, [r7, #8]
 8018558:	68f8      	ldr	r0, [r7, #12]
 801855a:	f7ff ff2f 	bl	80183bc <MR25H40_WritePage>
 801855e:	4603      	mov	r3, r0
 8018560:	f083 0301 	eor.w	r3, r3, #1
 8018564:	b2db      	uxtb	r3, r3
 8018566:	2b00      	cmp	r3, #0
 8018568:	d051      	beq.n	801860e <MR25H40_WriteBuffer+0x1d6>
					return false;
 801856a:	2300      	movs	r3, #0
 801856c:	e050      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
			}
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			NumByteToWrite -= count;
 801856e:	7d3b      	ldrb	r3, [r7, #20]
 8018570:	b29b      	uxth	r3, r3
 8018572:	88fa      	ldrh	r2, [r7, #6]
 8018574:	1ad3      	subs	r3, r2, r3
 8018576:	80fb      	strh	r3, [r7, #6]
			NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8018578:	88fb      	ldrh	r3, [r7, #6]
 801857a:	0a1b      	lsrs	r3, r3, #8
 801857c:	b29b      	uxth	r3, r3
 801857e:	75fb      	strb	r3, [r7, #23]
			NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 8018580:	88fb      	ldrh	r3, [r7, #6]
 8018582:	75bb      	strb	r3, [r7, #22]

			if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 8018584:	7d3b      	ldrb	r3, [r7, #20]
 8018586:	b29b      	uxth	r3, r3
 8018588:	461a      	mov	r2, r3
 801858a:	68b9      	ldr	r1, [r7, #8]
 801858c:	68f8      	ldr	r0, [r7, #12]
 801858e:	f7ff ff15 	bl	80183bc <MR25H40_WritePage>
 8018592:	4603      	mov	r3, r0
 8018594:	f083 0301 	eor.w	r3, r3, #1
 8018598:	b2db      	uxtb	r3, r3
 801859a:	2b00      	cmp	r3, #0
 801859c:	d001      	beq.n	80185a2 <MR25H40_WriteBuffer+0x16a>
				return false;
 801859e:	2300      	movs	r3, #0
 80185a0:	e036      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
			WriteAddr +=  count;
 80185a2:	7d3b      	ldrb	r3, [r7, #20]
 80185a4:	68ba      	ldr	r2, [r7, #8]
 80185a6:	4413      	add	r3, r2
 80185a8:	60bb      	str	r3, [r7, #8]
			pBuffer += count;
 80185aa:	7d3b      	ldrb	r3, [r7, #20]
 80185ac:	68fa      	ldr	r2, [r7, #12]
 80185ae:	4413      	add	r3, r2
 80185b0:	60fb      	str	r3, [r7, #12]

			while (NumOfPage--)
 80185b2:	e015      	b.n	80185e0 <MR25H40_WriteBuffer+0x1a8>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 80185b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80185b8:	68b9      	ldr	r1, [r7, #8]
 80185ba:	68f8      	ldr	r0, [r7, #12]
 80185bc:	f7ff fefe 	bl	80183bc <MR25H40_WritePage>
 80185c0:	4603      	mov	r3, r0
 80185c2:	f083 0301 	eor.w	r3, r3, #1
 80185c6:	b2db      	uxtb	r3, r3
 80185c8:	2b00      	cmp	r3, #0
 80185ca:	d001      	beq.n	80185d0 <MR25H40_WriteBuffer+0x198>
					return false;
 80185cc:	2300      	movs	r3, #0
 80185ce:	e01f      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 80185d0:	68bb      	ldr	r3, [r7, #8]
 80185d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80185d6:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 80185d8:	68fb      	ldr	r3, [r7, #12]
 80185da:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80185de:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 80185e0:	7dfb      	ldrb	r3, [r7, #23]
 80185e2:	1e5a      	subs	r2, r3, #1
 80185e4:	75fa      	strb	r2, [r7, #23]
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d1e4      	bne.n	80185b4 <MR25H40_WriteBuffer+0x17c>
			}

			if (NumOfSingle != 0)
 80185ea:	7dbb      	ldrb	r3, [r7, #22]
 80185ec:	2b00      	cmp	r3, #0
 80185ee:	d00e      	beq.n	801860e <MR25H40_WriteBuffer+0x1d6>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 80185f0:	7dbb      	ldrb	r3, [r7, #22]
 80185f2:	b29b      	uxth	r3, r3
 80185f4:	461a      	mov	r2, r3
 80185f6:	68b9      	ldr	r1, [r7, #8]
 80185f8:	68f8      	ldr	r0, [r7, #12]
 80185fa:	f7ff fedf 	bl	80183bc <MR25H40_WritePage>
 80185fe:	4603      	mov	r3, r0
 8018600:	f083 0301 	eor.w	r3, r3, #1
 8018604:	b2db      	uxtb	r3, r3
 8018606:	2b00      	cmp	r3, #0
 8018608:	d001      	beq.n	801860e <MR25H40_WriteBuffer+0x1d6>
					return false;
 801860a:	2300      	movs	r3, #0
 801860c:	e000      	b.n	8018610 <MR25H40_WriteBuffer+0x1d8>
			}
		}
	}

	return true;
 801860e:	2301      	movs	r3, #1
}
 8018610:	4618      	mov	r0, r3
 8018612:	3718      	adds	r7, #24
 8018614:	46bd      	mov	sp, r7
 8018616:	bd80      	pop	{r7, pc}

08018618 <MR25H40_ReadBuffer>:
 * @param  NumByteToRead: number of bytes to read from the NVRAM.
 * @retval None
 */
/****************************************************************/
void MR25H40_ReadBuffer(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
{
 8018618:	b580      	push	{r7, lr}
 801861a:	b084      	sub	sp, #16
 801861c:	af00      	add	r7, sp, #0
 801861e:	60f8      	str	r0, [r7, #12]
 8018620:	60b9      	str	r1, [r7, #8]
 8018622:	4613      	mov	r3, r2
 8018624:	80fb      	strh	r3, [r7, #6]
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8018626:	f7ff fe9f 	bl	8018368 <MR25H40_CS_LOW>

	/*!< Send "Read from Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_READ);
 801862a:	2003      	movs	r0, #3
 801862c:	f000 f820 	bl	8018670 <MR25H40_SendByte>

	/*!< Send ReadAddr high nibble address byte to read from */
	if (MR25H_Size) MR25H40_SendByte((ReadAddr & 0xFF0000) >> 16);
 8018630:	68bb      	ldr	r3, [r7, #8]
 8018632:	0c1b      	lsrs	r3, r3, #16
 8018634:	b2db      	uxtb	r3, r3
 8018636:	4618      	mov	r0, r3
 8018638:	f000 f81a 	bl	8018670 <MR25H40_SendByte>
	/*!< Send ReadAddr medium nibble address byte to read from */
	MR25H40_SendByte((ReadAddr& 0xFF00) >> 8);
 801863c:	68bb      	ldr	r3, [r7, #8]
 801863e:	0a1b      	lsrs	r3, r3, #8
 8018640:	b2db      	uxtb	r3, r3
 8018642:	4618      	mov	r0, r3
 8018644:	f000 f814 	bl	8018670 <MR25H40_SendByte>
	/*!< Send ReadAddr low nibble address byte to read from */
	MR25H40_SendByte(ReadAddr & 0xFF);
 8018648:	68bb      	ldr	r3, [r7, #8]
 801864a:	b2db      	uxtb	r3, r3
 801864c:	4618      	mov	r0, r3
 801864e:	f000 f80f 	bl	8018670 <MR25H40_SendByte>

	HAL_SPI_Receive(&hspi2, pBuffer,NumByteToRead, 10);
 8018652:	88fa      	ldrh	r2, [r7, #6]
 8018654:	230a      	movs	r3, #10
 8018656:	68f9      	ldr	r1, [r7, #12]
 8018658:	4804      	ldr	r0, [pc, #16]	; (801866c <MR25H40_ReadBuffer+0x54>)
 801865a:	f7f0 f8b6 	bl	80087ca <HAL_SPI_Receive>
	//		pBuffer++;
	//	}


	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 801865e:	f7ff fe8b 	bl	8018378 <MR25H40_CS_HIGH>
}
 8018662:	bf00      	nop
 8018664:	3710      	adds	r7, #16
 8018666:	46bd      	mov	sp, r7
 8018668:	bd80      	pop	{r7, pc}
 801866a:	bf00      	nop
 801866c:	2003140c 	.word	0x2003140c

08018670 <MR25H40_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MR25H40_SendByte(uint8_t byte)
{
 8018670:	b580      	push	{r7, lr}
 8018672:	b086      	sub	sp, #24
 8018674:	af02      	add	r7, sp, #8
 8018676:	4603      	mov	r3, r0
 8018678:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 801867a:	2300      	movs	r3, #0
 801867c:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &byte, &rx_byte, 1, 10);
 801867e:	f107 020f 	add.w	r2, r7, #15
 8018682:	1df9      	adds	r1, r7, #7
 8018684:	230a      	movs	r3, #10
 8018686:	9300      	str	r3, [sp, #0]
 8018688:	2301      	movs	r3, #1
 801868a:	4804      	ldr	r0, [pc, #16]	; (801869c <MR25H40_SendByte+0x2c>)
 801868c:	f7f0 f9be 	bl	8008a0c <HAL_SPI_TransmitReceive>

	return rx_byte;
 8018690:	7bfb      	ldrb	r3, [r7, #15]
}
 8018692:	4618      	mov	r0, r3
 8018694:	3710      	adds	r7, #16
 8018696:	46bd      	mov	sp, r7
 8018698:	bd80      	pop	{r7, pc}
 801869a:	bf00      	nop
 801869c:	2003140c 	.word	0x2003140c

080186a0 <MR25H40_WriteEnable>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_WriteEnable(void)
{//MR25H40_CS_HIGH();
 80186a0:	b580      	push	{r7, lr}
 80186a2:	af00      	add	r7, sp, #0
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 80186a4:	f7ff fe60 	bl	8018368 <MR25H40_CS_LOW>

	/*!< Send "Write Enable" instruction */
	MR25H40_SendByte(MR25H40_CMD_WREN);
 80186a8:	2006      	movs	r0, #6
 80186aa:	f7ff ffe1 	bl	8018670 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80186ae:	f7ff fe63 	bl	8018378 <MR25H40_CS_HIGH>
}
 80186b2:	bf00      	nop
 80186b4:	bd80      	pop	{r7, pc}

080186b6 <MR25H40_WaitForWriteEnd>:
 * @param  None
 * @retval None
 */
/****************************************************************/
bool MR25H40_WaitForWriteEnd(void)
{
 80186b6:	b580      	push	{r7, lr}
 80186b8:	b082      	sub	sp, #8
 80186ba:	af00      	add	r7, sp, #0
	uint8_t NVRAMstatus = 0;
 80186bc:	2300      	movs	r3, #0
 80186be:	717b      	strb	r3, [r7, #5]
	uint16_t time_cntr = 0;
 80186c0:	2300      	movs	r3, #0
 80186c2:	80fb      	strh	r3, [r7, #6]

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 80186c4:	f7ff fe50 	bl	8018368 <MR25H40_CS_LOW>

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 80186c8:	2005      	movs	r0, #5
 80186ca:	f7ff ffd1 	bl	8018670 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
    and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 80186ce:	2055      	movs	r0, #85	; 0x55
 80186d0:	f7ff ffce 	bl	8018670 <MR25H40_SendByte>
 80186d4:	4603      	mov	r3, r0
 80186d6:	717b      	strb	r3, [r7, #5]

		if(time_cntr++ > 50000)
 80186d8:	88fb      	ldrh	r3, [r7, #6]
 80186da:	1c5a      	adds	r2, r3, #1
 80186dc:	80fa      	strh	r2, [r7, #6]
 80186de:	f24c 3250 	movw	r2, #50000	; 0xc350
 80186e2:	4293      	cmp	r3, r2
 80186e4:	d901      	bls.n	80186ea <MR25H40_WaitForWriteEnd+0x34>
		{
			//error with NVRAM
			return false;
 80186e6:	2300      	movs	r3, #0
 80186e8:	e007      	b.n	80186fa <MR25H40_WaitForWriteEnd+0x44>
		}
	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); /* Write in progress */
 80186ea:	797b      	ldrb	r3, [r7, #5]
 80186ec:	f003 0301 	and.w	r3, r3, #1
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d1ec      	bne.n	80186ce <MR25H40_WaitForWriteEnd+0x18>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80186f4:	f7ff fe40 	bl	8018378 <MR25H40_CS_HIGH>

	//passed
	return true;
 80186f8:	2301      	movs	r3, #1
}
 80186fa:	4618      	mov	r0, r3
 80186fc:	3708      	adds	r7, #8
 80186fe:	46bd      	mov	sp, r7
 8018700:	bd80      	pop	{r7, pc}

08018702 <NV_RAM_SPI_Test>:


uint8_t NV_RAM_SPI_Test(void)
{
 8018702:	b580      	push	{r7, lr}
 8018704:	b0b4      	sub	sp, #208	; 0xd0
 8018706:	af00      	add	r7, sp, #0
	uint16_t time_out = 0;
 8018708:	2300      	movs	r3, #0
 801870a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	/*****************************************************/
	//check if NVRAM times out
	/*****************************************************/
	/*!< Select the NVRAM: Chip Select low */
	uint8_t NVRAMstatus = SPI_NVRAM_Failure;
 801870e:	2302      	movs	r3, #2
 8018710:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

	MR25H40_CS_LOW();
 8018714:	f7ff fe28 	bl	8018368 <MR25H40_CS_LOW>
	time_out = 0;
 8018718:	2300      	movs	r3, #0
 801871a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 801871e:	2005      	movs	r0, #5
 8018720:	f7ff ffa6 	bl	8018670 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
     and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 8018724:	2055      	movs	r0, #85	; 0x55
 8018726:	f7ff ffa3 	bl	8018670 <MR25H40_SendByte>
 801872a:	4603      	mov	r3, r0
 801872c:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

		if(time_out++ > 50000)
 8018730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8018734:	1c5a      	adds	r2, r3, #1
 8018736:	f8a7 20ce 	strh.w	r2, [r7, #206]	; 0xce
 801873a:	f24c 3250 	movw	r2, #50000	; 0xc350
 801873e:	4293      	cmp	r3, r2
 8018740:	d901      	bls.n	8018746 <NV_RAM_SPI_Test+0x44>
		{
			//error with NVRAM
			return SPI_NVRAM_Failure;
 8018742:	2302      	movs	r3, #2
 8018744:	e087      	b.n	8018856 <NV_RAM_SPI_Test+0x154>
		}

	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); // Write in progress //
 8018746:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 801874a:	f003 0301 	and.w	r3, r3, #1
 801874e:	2b00      	cmp	r3, #0
 8018750:	d1e8      	bne.n	8018724 <NV_RAM_SPI_Test+0x22>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8018752:	f7ff fe11 	bl	8018378 <MR25H40_CS_HIGH>

	/*****************************************************/
	//Version 12
	//Clear the status register
	/*****************************************************/
	MR25H40_Write_StatusByte(0);
 8018756:	2000      	movs	r0, #0
 8018758:	f7ff fe16 	bl	8018388 <MR25H40_Write_StatusByte>

	HAL_Delay(100);
 801875c:	2064      	movs	r0, #100	; 0x64
 801875e:	f7e8 fc3d 	bl	8000fdc <HAL_Delay>

	/*****************************************************/
	//check NVRAM integrity
	/*****************************************************/
	bool local_out = true;
 8018762:	2301      	movs	r3, #1
 8018764:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd

	//Test buffers
	uint8_t TX_Buffer[100] = {0};
 8018768:	f107 0364 	add.w	r3, r7, #100	; 0x64
 801876c:	2264      	movs	r2, #100	; 0x64
 801876e:	2100      	movs	r1, #0
 8018770:	4618      	mov	r0, r3
 8018772:	f005 fd6e 	bl	801e252 <memset>
	uint8_t RX_Buffer[100] = {0};
 8018776:	463b      	mov	r3, r7
 8018778:	2264      	movs	r2, #100	; 0x64
 801877a:	2100      	movs	r1, #0
 801877c:	4618      	mov	r0, r3
 801877e:	f005 fd68 	bl	801e252 <memset>

	for(uint8_t i = 0; i <= 99; i++)
 8018782:	2300      	movs	r3, #0
 8018784:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 8018788:	e00c      	b.n	80187a4 <NV_RAM_SPI_Test+0xa2>
	{
		RX_Buffer[i] = 0;
 801878a:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 801878e:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8018792:	4413      	add	r3, r2
 8018794:	2200      	movs	r2, #0
 8018796:	f803 2cd0 	strb.w	r2, [r3, #-208]
	for(uint8_t i = 0; i <= 99; i++)
 801879a:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 801879e:	3301      	adds	r3, #1
 80187a0:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 80187a4:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 80187a8:	2b63      	cmp	r3, #99	; 0x63
 80187aa:	d9ee      	bls.n	801878a <NV_RAM_SPI_Test+0x88>
	}

	//generate test data
	for(uint8_t i = 0; i <= 99; i++)
 80187ac:	2300      	movs	r3, #0
 80187ae:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 80187b2:	e00d      	b.n	80187d0 <NV_RAM_SPI_Test+0xce>
	{
		TX_Buffer[i] = i;
 80187b4:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80187b8:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80187bc:	4413      	add	r3, r2
 80187be:	f897 20cb 	ldrb.w	r2, [r7, #203]	; 0xcb
 80187c2:	f803 2c6c 	strb.w	r2, [r3, #-108]
	for(uint8_t i = 0; i <= 99; i++)
 80187c6:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80187ca:	3301      	adds	r3, #1
 80187cc:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 80187d0:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 80187d4:	2b63      	cmp	r3, #99	; 0x63
 80187d6:	d9ed      	bls.n	80187b4 <NV_RAM_SPI_Test+0xb2>
	}

	//write data to NVRAM scratch pad
	if (MR25H40_WriteBuffer(TX_Buffer, 0, 100) == false)
 80187d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80187dc:	2264      	movs	r2, #100	; 0x64
 80187de:	2100      	movs	r1, #0
 80187e0:	4618      	mov	r0, r3
 80187e2:	f7ff fe29 	bl	8018438 <MR25H40_WriteBuffer>
 80187e6:	4603      	mov	r3, r0
 80187e8:	f083 0301 	eor.w	r3, r3, #1
 80187ec:	b2db      	uxtb	r3, r3
 80187ee:	2b00      	cmp	r3, #0
 80187f0:	d001      	beq.n	80187f6 <NV_RAM_SPI_Test+0xf4>
		return SPI_NVRAM_Failure;
 80187f2:	2302      	movs	r3, #2
 80187f4:	e02f      	b.n	8018856 <NV_RAM_SPI_Test+0x154>

	//read data back
	MR25H40_ReadBuffer(RX_Buffer, 0, 100);
 80187f6:	463b      	mov	r3, r7
 80187f8:	2264      	movs	r2, #100	; 0x64
 80187fa:	2100      	movs	r1, #0
 80187fc:	4618      	mov	r0, r3
 80187fe:	f7ff ff0b 	bl	8018618 <MR25H40_ReadBuffer>

	//compare, if not correct, show error
	for(uint8_t i = 0; i <= 99; i++)
 8018802:	2300      	movs	r3, #0
 8018804:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 8018808:	e017      	b.n	801883a <NV_RAM_SPI_Test+0x138>
	{
		if((TX_Buffer[i]) != (RX_Buffer[i]))
 801880a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801880e:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8018812:	4413      	add	r3, r2
 8018814:	f813 2c6c 	ldrb.w	r2, [r3, #-108]
 8018818:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801881c:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 8018820:	440b      	add	r3, r1
 8018822:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8018826:	429a      	cmp	r2, r3
 8018828:	d002      	beq.n	8018830 <NV_RAM_SPI_Test+0x12e>
			local_out = false;
 801882a:	2300      	movs	r3, #0
 801882c:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
	for(uint8_t i = 0; i <= 99; i++)
 8018830:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8018834:	3301      	adds	r3, #1
 8018836:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 801883a:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 801883e:	2b63      	cmp	r3, #99	; 0x63
 8018840:	d9e3      	bls.n	801880a <NV_RAM_SPI_Test+0x108>
	}

	//check if data was the same
	if(local_out == false)
 8018842:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8018846:	f083 0301 	eor.w	r3, r3, #1
 801884a:	b2db      	uxtb	r3, r3
 801884c:	2b00      	cmp	r3, #0
 801884e:	d001      	beq.n	8018854 <NV_RAM_SPI_Test+0x152>
	{
		//There is an integrity issue
		return SPI_NVRAM_Integrity;
 8018850:	2303      	movs	r3, #3
 8018852:	e000      	b.n	8018856 <NV_RAM_SPI_Test+0x154>
	}

	//all OK
	return SPI_OK;
 8018854:	2300      	movs	r3, #0
}
 8018856:	4618      	mov	r0, r3
 8018858:	37d0      	adds	r7, #208	; 0xd0
 801885a:	46bd      	mov	sp, r7
 801885c:	bd80      	pop	{r7, pc}
	...

08018860 <S29GL01GS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void S29GL01GS_Init(uint8_t *error, char *return_message)
{
 8018860:	b5b0      	push	{r4, r5, r7, lr}
 8018862:	b098      	sub	sp, #96	; 0x60
 8018864:	af00      	add	r7, sp, #0
 8018866:	6078      	str	r0, [r7, #4]
 8018868:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef Status;

	HAL_NOR_DeInit(&S29GL01GS);
 801886a:	4884      	ldr	r0, [pc, #528]	; (8018a7c <S29GL01GS_Init+0x21c>)
 801886c:	f7ed ff1a 	bl	80066a4 <HAL_NOR_DeInit>

	/* Flash Device Configuration */
	GPIO_InitTypeDef   				GPIO_InitStructure;
	S29GL01GS.Instance = FMC_NORSRAM_DEVICE;
 8018870:	4b82      	ldr	r3, [pc, #520]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018872:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8018876:	601a      	str	r2, [r3, #0]

	S29GL01GS.Init.AsynchronousWait 	= FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8018878:	4b80      	ldr	r3, [pc, #512]	; (8018a7c <S29GL01GS_Init+0x21c>)
 801887a:	2200      	movs	r2, #0
 801887c:	631a      	str	r2, [r3, #48]	; 0x30
	S29GL01GS.Init.BurstAccessMode 		= FMC_BURST_ACCESS_MODE_DISABLE;
 801887e:	4b7f      	ldr	r3, [pc, #508]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018880:	2200      	movs	r2, #0
 8018882:	619a      	str	r2, [r3, #24]
	//	S29GL01GS.Init.ContinuousClock		= FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	S29GL01GS.Init.DataAddressMux		= FMC_DATA_ADDRESS_MUX_DISABLE;
 8018884:	4b7d      	ldr	r3, [pc, #500]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018886:	2200      	movs	r2, #0
 8018888:	60da      	str	r2, [r3, #12]
	S29GL01GS.Init.ExtendedMode			= FMC_EXTENDED_MODE_DISABLE;
 801888a:	4b7c      	ldr	r3, [pc, #496]	; (8018a7c <S29GL01GS_Init+0x21c>)
 801888c:	2200      	movs	r2, #0
 801888e:	62da      	str	r2, [r3, #44]	; 0x2c
	S29GL01GS.Init.MemoryDataWidth		= FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8018890:	4b7a      	ldr	r3, [pc, #488]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018892:	2210      	movs	r2, #16
 8018894:	615a      	str	r2, [r3, #20]
	S29GL01GS.Init.MemoryType           = FMC_MEMORY_TYPE_NOR;
 8018896:	4b79      	ldr	r3, [pc, #484]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018898:	2208      	movs	r2, #8
 801889a:	611a      	str	r2, [r3, #16]
	S29GL01GS.Init.NSBank               = FMC_NORSRAM_BANK1;
 801889c:	4b77      	ldr	r3, [pc, #476]	; (8018a7c <S29GL01GS_Init+0x21c>)
 801889e:	2200      	movs	r2, #0
 80188a0:	609a      	str	r2, [r3, #8]
	S29GL01GS.Init.WaitSignal           = FMC_WAIT_SIGNAL_DISABLE;
 80188a2:	4b76      	ldr	r3, [pc, #472]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188a4:	2200      	movs	r2, #0
 80188a6:	629a      	str	r2, [r3, #40]	; 0x28
	S29GL01GS.Init.WaitSignalActive     = FMC_WAIT_TIMING_BEFORE_WS;
 80188a8:	4b74      	ldr	r3, [pc, #464]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188aa:	2200      	movs	r2, #0
 80188ac:	621a      	str	r2, [r3, #32]
	S29GL01GS.Init.WaitSignalPolarity   = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80188ae:	4b73      	ldr	r3, [pc, #460]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188b0:	2200      	movs	r2, #0
 80188b2:	61da      	str	r2, [r3, #28]
	S29GL01GS.Init.WriteBurst           = FMC_WRITE_BURST_DISABLE;
 80188b4:	4b71      	ldr	r3, [pc, #452]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188b6:	2200      	movs	r2, #0
 80188b8:	635a      	str	r2, [r3, #52]	; 0x34
	//	S29GL01GS.Init.WriteFifo			= FMC_WRITE_FIFO_DISABLE;
	//	S29GL01GS.Init.PageSize				= FMC_PAGE_SIZE_NONE;
	S29GL01GS.Init.WriteOperation		= FMC_WRITE_OPERATION_ENABLE;
 80188ba:	4b70      	ldr	r3, [pc, #448]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80188c0:	625a      	str	r2, [r3, #36]	; 0x24

	p.AddressSetupTime 			= 1;
 80188c2:	4b6f      	ldr	r3, [pc, #444]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188c4:	2201      	movs	r2, #1
 80188c6:	601a      	str	r2, [r3, #0]
	p.AddressHoldTime 			= 1;
 80188c8:	4b6d      	ldr	r3, [pc, #436]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188ca:	2201      	movs	r2, #1
 80188cc:	605a      	str	r2, [r3, #4]
	p.DataSetupTime 			= 20;
 80188ce:	4b6c      	ldr	r3, [pc, #432]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188d0:	2214      	movs	r2, #20
 80188d2:	609a      	str	r2, [r3, #8]
	p.BusTurnAroundDuration	 	= 1;
 80188d4:	4b6a      	ldr	r3, [pc, #424]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188d6:	2201      	movs	r2, #1
 80188d8:	60da      	str	r2, [r3, #12]
	p.CLKDivision 				= 2;
 80188da:	4b69      	ldr	r3, [pc, #420]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188dc:	2202      	movs	r2, #2
 80188de:	611a      	str	r2, [r3, #16]
	p.DataLatency 				= 1;
 80188e0:	4b67      	ldr	r3, [pc, #412]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188e2:	2201      	movs	r2, #1
 80188e4:	615a      	str	r2, [r3, #20]
	p.AccessMode 				= FMC_ACCESS_MODE_A;
 80188e6:	4b66      	ldr	r3, [pc, #408]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188e8:	2200      	movs	r2, #0
 80188ea:	619a      	str	r2, [r3, #24]

	/* Enable the NORSRAM device */
	HAL_NOR_Init(&S29GL01GS, &p, &ex_p);
 80188ec:	4a65      	ldr	r2, [pc, #404]	; (8018a84 <S29GL01GS_Init+0x224>)
 80188ee:	4964      	ldr	r1, [pc, #400]	; (8018a80 <S29GL01GS_Init+0x220>)
 80188f0:	4862      	ldr	r0, [pc, #392]	; (8018a7c <S29GL01GS_Init+0x21c>)
 80188f2:	f7ed fe81 	bl	80065f8 <HAL_NOR_Init>


	//Configure Flash Reset pin
	GPIO_InitStructure.Pin = NORFLASH_PIN;
 80188f6:	2320      	movs	r3, #32
 80188f8:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80188fa:	2301      	movs	r3, #1
 80188fc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 80188fe:	2300      	movs	r3, #0
 8018900:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 8018902:	2300      	movs	r3, #0
 8018904:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(NORFLASH_PORT, &GPIO_InitStructure);
 8018906:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801890a:	4619      	mov	r1, r3
 801890c:	485e      	ldr	r0, [pc, #376]	; (8018a88 <S29GL01GS_Init+0x228>)
 801890e:	f7ea fcd3 	bl	80032b8 <HAL_GPIO_Init>

	//Set Reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 8018912:	2201      	movs	r2, #1
 8018914:	2120      	movs	r1, #32
 8018916:	485c      	ldr	r0, [pc, #368]	; (8018a88 <S29GL01GS_Init+0x228>)
 8018918:	f7ea ff9c 	bl	8003854 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 801891c:	2064      	movs	r0, #100	; 0x64
 801891e:	f7e8 fb5d 	bl	8000fdc <HAL_Delay>

	//Reset the flash device
	S29GL01GS_HW_Reset();
 8018922:	f000 f8bb 	bl	8018a9c <S29GL01GS_HW_Reset>

	HAL_Delay(100);
 8018926:	2064      	movs	r0, #100	; 0x64
 8018928:	f7e8 fb58 	bl	8000fdc <HAL_Delay>

	//Get status of the flash device
	Status = HAL_NOR_GetStatus(&S29GL01GS, Bank1_NOR1_ADDR, 100);
 801892c:	2264      	movs	r2, #100	; 0x64
 801892e:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8018932:	4852      	ldr	r0, [pc, #328]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018934:	f7ee f85e 	bl	80069f4 <HAL_NOR_GetStatus>
 8018938:	4603      	mov	r3, r0
 801893a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//Read NOR ID and see if it is correct. If not correct, give message
	NOR_IDTypeDef NOR_ID;
	HAL_NOR_Read_ID(&S29GL01GS, &NOR_ID);
 801893e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018942:	4619      	mov	r1, r3
 8018944:	484d      	ldr	r0, [pc, #308]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018946:	f7ed fecb 	bl	80066e0 <HAL_NOR_Read_ID>

	//Manufacturer code
	if((Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code) & (Expected_Device_Code2 != NOR_ID.Device_Code2))
 801894a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801894e:	2b01      	cmp	r3, #1
 8018950:	bf14      	ite	ne
 8018952:	2301      	movne	r3, #1
 8018954:	2300      	moveq	r3, #0
 8018956:	b2da      	uxtb	r2, r3
 8018958:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801895c:	f242 2128 	movw	r1, #8744	; 0x2228
 8018960:	428b      	cmp	r3, r1
 8018962:	bf14      	ite	ne
 8018964:	2301      	movne	r3, #1
 8018966:	2300      	moveq	r3, #0
 8018968:	b2db      	uxtb	r3, r3
 801896a:	4013      	ands	r3, r2
 801896c:	b2db      	uxtb	r3, r3
 801896e:	2b00      	cmp	r3, #0
 8018970:	d01d      	beq.n	80189ae <S29GL01GS_Init+0x14e>
	{
		//Device failure or completely wrong device
		*error = 1;
 8018972:	687b      	ldr	r3, [r7, #4]
 8018974:	2201      	movs	r2, #1
 8018976:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Internal flash failure\r\n");
 8018978:	4b44      	ldr	r3, [pc, #272]	; (8018a8c <S29GL01GS_Init+0x22c>)
 801897a:	f107 040c 	add.w	r4, r7, #12
 801897e:	461d      	mov	r5, r3
 8018980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018984:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8018988:	c403      	stmia	r4!, {r0, r1}
 801898a:	7022      	strb	r2, [r4, #0]
 801898c:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8018990:	2200      	movs	r2, #0
 8018992:	601a      	str	r2, [r3, #0]
 8018994:	605a      	str	r2, [r3, #4]
 8018996:	609a      	str	r2, [r3, #8]
 8018998:	60da      	str	r2, [r3, #12]
 801899a:	611a      	str	r2, [r3, #16]
 801899c:	615a      	str	r2, [r3, #20]
 801899e:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 80189a0:	f107 030c 	add.w	r3, r7, #12
 80189a4:	4619      	mov	r1, r3
 80189a6:	6838      	ldr	r0, [r7, #0]
 80189a8:	f005 fcab 	bl	801e302 <strcpy>
 80189ac:	e05f      	b.n	8018a6e <S29GL01GS_Init+0x20e>

	}
	else if (Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code)
 80189ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80189b2:	2b01      	cmp	r3, #1
 80189b4:	d01d      	beq.n	80189f2 <S29GL01GS_Init+0x192>
	{
		//wrong device manufacturer
		*error = 1;
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	2201      	movs	r2, #1
 80189ba:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect manufacturer ID for internal flash\r\n");
 80189bc:	4b34      	ldr	r3, [pc, #208]	; (8018a90 <S29GL01GS_Init+0x230>)
 80189be:	f107 040c 	add.w	r4, r7, #12
 80189c2:	461d      	mov	r5, r3
 80189c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80189c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80189ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80189cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80189d0:	c407      	stmia	r4!, {r0, r1, r2}
 80189d2:	8023      	strh	r3, [r4, #0]
 80189d4:	3402      	adds	r4, #2
 80189d6:	0c1b      	lsrs	r3, r3, #16
 80189d8:	7023      	strb	r3, [r4, #0]
 80189da:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 80189de:	2200      	movs	r2, #0
 80189e0:	801a      	strh	r2, [r3, #0]
 80189e2:	709a      	strb	r2, [r3, #2]
		strcpy((return_message), local_string);
 80189e4:	f107 030c 	add.w	r3, r7, #12
 80189e8:	4619      	mov	r1, r3
 80189ea:	6838      	ldr	r0, [r7, #0]
 80189ec:	f005 fc89 	bl	801e302 <strcpy>
 80189f0:	e03d      	b.n	8018a6e <S29GL01GS_Init+0x20e>
	}
	else if(Expected_Device_Code2 != NOR_ID.Device_Code2)
 80189f2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80189f6:	f242 2228 	movw	r2, #8744	; 0x2228
 80189fa:	4293      	cmp	r3, r2
 80189fc:	d01a      	beq.n	8018a34 <S29GL01GS_Init+0x1d4>
	{
		//wrong specific device
		*error = 1;
 80189fe:	687b      	ldr	r3, [r7, #4]
 8018a00:	2201      	movs	r2, #1
 8018a02:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect internal flash memory\r\n");
 8018a04:	4b23      	ldr	r3, [pc, #140]	; (8018a94 <S29GL01GS_Init+0x234>)
 8018a06:	f107 040c 	add.w	r4, r7, #12
 8018a0a:	461d      	mov	r5, r3
 8018a0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a14:	682b      	ldr	r3, [r5, #0]
 8018a16:	8023      	strh	r3, [r4, #0]
 8018a18:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8018a1c:	2200      	movs	r2, #0
 8018a1e:	601a      	str	r2, [r3, #0]
 8018a20:	605a      	str	r2, [r3, #4]
 8018a22:	609a      	str	r2, [r3, #8]
 8018a24:	60da      	str	r2, [r3, #12]
		strcpy((return_message), local_string);
 8018a26:	f107 030c 	add.w	r3, r7, #12
 8018a2a:	4619      	mov	r1, r3
 8018a2c:	6838      	ldr	r0, [r7, #0]
 8018a2e:	f005 fc68 	bl	801e302 <strcpy>
 8018a32:	e01c      	b.n	8018a6e <S29GL01GS_Init+0x20e>
	}
	else
	{
		*error = 0;
 8018a34:	687b      	ldr	r3, [r7, #4]
 8018a36:	2200      	movs	r2, #0
 8018a38:	701a      	strb	r2, [r3, #0]
		char local_string[50] = ("Flash memory confirmed\r\n");
 8018a3a:	4b17      	ldr	r3, [pc, #92]	; (8018a98 <S29GL01GS_Init+0x238>)
 8018a3c:	f107 040c 	add.w	r4, r7, #12
 8018a40:	461d      	mov	r5, r3
 8018a42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018a44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8018a4a:	c403      	stmia	r4!, {r0, r1}
 8018a4c:	7022      	strb	r2, [r4, #0]
 8018a4e:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8018a52:	2200      	movs	r2, #0
 8018a54:	601a      	str	r2, [r3, #0]
 8018a56:	605a      	str	r2, [r3, #4]
 8018a58:	609a      	str	r2, [r3, #8]
 8018a5a:	60da      	str	r2, [r3, #12]
 8018a5c:	611a      	str	r2, [r3, #16]
 8018a5e:	615a      	str	r2, [r3, #20]
 8018a60:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 8018a62:	f107 030c 	add.w	r3, r7, #12
 8018a66:	4619      	mov	r1, r3
 8018a68:	6838      	ldr	r0, [r7, #0]
 8018a6a:	f005 fc4a 	bl	801e302 <strcpy>
	}

	S29GL01GS_ReturnToReadMode(&S29GL01GS);
 8018a6e:	4803      	ldr	r0, [pc, #12]	; (8018a7c <S29GL01GS_Init+0x21c>)
 8018a70:	f000 f88f 	bl	8018b92 <S29GL01GS_ReturnToReadMode>
}
 8018a74:	bf00      	nop
 8018a76:	3760      	adds	r7, #96	; 0x60
 8018a78:	46bd      	mov	sp, r7
 8018a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8018a7c:	20031da4 	.word	0x20031da4
 8018a80:	20031d6c 	.word	0x20031d6c
 8018a84:	20031d88 	.word	0x20031d88
 8018a88:	40022800 	.word	0x40022800
 8018a8c:	080211a8 	.word	0x080211a8
 8018a90:	080211dc 	.word	0x080211dc
 8018a94:	08021210 	.word	0x08021210
 8018a98:	08021244 	.word	0x08021244

08018a9c <S29GL01GS_HW_Reset>:

/****************************************************************/
//hw Reset og flash device
/****************************************************************/
void S29GL01GS_HW_Reset(void)
{
 8018a9c:	b580      	push	{r7, lr}
 8018a9e:	af00      	add	r7, sp, #0
	//reset pin low
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_RESET);
 8018aa0:	2200      	movs	r2, #0
 8018aa2:	2120      	movs	r1, #32
 8018aa4:	4806      	ldr	r0, [pc, #24]	; (8018ac0 <S29GL01GS_HW_Reset+0x24>)
 8018aa6:	f7ea fed5 	bl	8003854 <HAL_GPIO_WritePin>

	//delay
	HAL_Delay(2);
 8018aaa:	2002      	movs	r0, #2
 8018aac:	f7e8 fa96 	bl	8000fdc <HAL_Delay>

	//reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 8018ab0:	2201      	movs	r2, #1
 8018ab2:	2120      	movs	r1, #32
 8018ab4:	4802      	ldr	r0, [pc, #8]	; (8018ac0 <S29GL01GS_HW_Reset+0x24>)
 8018ab6:	f7ea fecd 	bl	8003854 <HAL_GPIO_WritePin>
}
 8018aba:	bf00      	nop
 8018abc:	bd80      	pop	{r7, pc}
 8018abe:	bf00      	nop
 8018ac0:	40022800 	.word	0x40022800

08018ac4 <S29GL01GS_EraseBlock>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_EraseBlock(NOR_HandleTypeDef *hnor, uint32_t BlockAddr)
{
 8018ac4:	b580      	push	{r7, lr}
 8018ac6:	b082      	sub	sp, #8
 8018ac8:	af00      	add	r7, sp, #0
 8018aca:	6078      	str	r0, [r7, #4]
 8018acc:	6039      	str	r1, [r7, #0]
	HAL_NOR_Erase_Block(hnor, BlockAddr, Bank1_NOR1_ADDR);
 8018ace:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8018ad2:	6839      	ldr	r1, [r7, #0]
 8018ad4:	6878      	ldr	r0, [r7, #4]
 8018ad6:	f7ed feef 	bl	80068b8 <HAL_NOR_Erase_Block>

	return (S29GL01GS_GetStatus(hnor, BlockErase_Timeout));
 8018ada:	f44f 0120 	mov.w	r1, #10485760	; 0xa00000
 8018ade:	6878      	ldr	r0, [r7, #4]
 8018ae0:	f000 f863 	bl	8018baa <S29GL01GS_GetStatus>
 8018ae4:	4603      	mov	r3, r0
	//	NOR_WRITE(NOR_ADDR_SHIFT(Bank1_NOR1_ADDR, NOR_MEMORY_8B, 0x02AA), 0x0055);
	//
	//	NOR_WRITE((Bank1_NOR1_ADDR + BlockAddr), 0x30);
	//
	//	return (S29GL01GS_GetStatus(hnor, BlockErase_Timeout));
}
 8018ae6:	4618      	mov	r0, r3
 8018ae8:	3708      	adds	r7, #8
 8018aea:	46bd      	mov	sp, r7
 8018aec:	bd80      	pop	{r7, pc}
	...

08018af0 <S29GL01GS_WriteHalfWord>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_WriteHalfWord(NOR_HandleTypeDef *hnor, uint32_t WriteAddr, uint16_t Data)
{
 8018af0:	b580      	push	{r7, lr}
 8018af2:	b084      	sub	sp, #16
 8018af4:	af00      	add	r7, sp, #0
 8018af6:	60f8      	str	r0, [r7, #12]
 8018af8:	60b9      	str	r1, [r7, #8]
 8018afa:	4613      	mov	r3, r2
 8018afc:	80fb      	strh	r3, [r7, #6]
	NOR_WRITE(ADDR_SHIFT(0x00555), 0x00AA);
 8018afe:	4b10      	ldr	r3, [pc, #64]	; (8018b40 <S29GL01GS_WriteHalfWord+0x50>)
 8018b00:	22aa      	movs	r2, #170	; 0xaa
 8018b02:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8018b04:	f3bf 8f4f 	dsb	sy
	NOR_WRITE(ADDR_SHIFT(0x002AA), 0x0055);
 8018b08:	4b0e      	ldr	r3, [pc, #56]	; (8018b44 <S29GL01GS_WriteHalfWord+0x54>)
 8018b0a:	2255      	movs	r2, #85	; 0x55
 8018b0c:	801a      	strh	r2, [r3, #0]
 8018b0e:	f3bf 8f4f 	dsb	sy
	NOR_WRITE(ADDR_SHIFT(0x00555), 0x00A0);
 8018b12:	4b0b      	ldr	r3, [pc, #44]	; (8018b40 <S29GL01GS_WriteHalfWord+0x50>)
 8018b14:	22a0      	movs	r2, #160	; 0xa0
 8018b16:	801a      	strh	r2, [r3, #0]
 8018b18:	f3bf 8f4f 	dsb	sy
	NOR_WRITE((Bank1_NOR1_ADDR + WriteAddr), Data);
 8018b1c:	68bb      	ldr	r3, [r7, #8]
 8018b1e:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 8018b22:	461a      	mov	r2, r3
 8018b24:	88fb      	ldrh	r3, [r7, #6]
 8018b26:	8013      	strh	r3, [r2, #0]
 8018b28:	f3bf 8f4f 	dsb	sy


	return (S29GL01GS_GetStatus(hnor, Program_Timeout));
 8018b2c:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8018b30:	68f8      	ldr	r0, [r7, #12]
 8018b32:	f000 f83a 	bl	8018baa <S29GL01GS_GetStatus>
 8018b36:	4603      	mov	r3, r0
}
 8018b38:	4618      	mov	r0, r3
 8018b3a:	3710      	adds	r7, #16
 8018b3c:	46bd      	mov	sp, r7
 8018b3e:	bd80      	pop	{r7, pc}
 8018b40:	60000aaa 	.word	0x60000aaa
 8018b44:	60000554 	.word	0x60000554

08018b48 <S29GL01GS_WriteBuffer>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_WriteBuffer(NOR_HandleTypeDef *hnor, uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)
{
 8018b48:	b580      	push	{r7, lr}
 8018b4a:	b086      	sub	sp, #24
 8018b4c:	af00      	add	r7, sp, #0
 8018b4e:	60f8      	str	r0, [r7, #12]
 8018b50:	60b9      	str	r1, [r7, #8]
 8018b52:	607a      	str	r2, [r7, #4]
 8018b54:	603b      	str	r3, [r7, #0]

	HAL_NOR_StatusTypeDef status = NOR_ONGOING;
 8018b56:	2301      	movs	r3, #1
 8018b58:	75fb      	strb	r3, [r7, #23]

	do
	{
		/*!< Transfer data to the memory */
		status = S29GL01GS_WriteHalfWord(hnor, WriteAddr, *pBuffer++);
 8018b5a:	68bb      	ldr	r3, [r7, #8]
 8018b5c:	1c9a      	adds	r2, r3, #2
 8018b5e:	60ba      	str	r2, [r7, #8]
 8018b60:	881b      	ldrh	r3, [r3, #0]
 8018b62:	461a      	mov	r2, r3
 8018b64:	6879      	ldr	r1, [r7, #4]
 8018b66:	68f8      	ldr	r0, [r7, #12]
 8018b68:	f7ff ffc2 	bl	8018af0 <S29GL01GS_WriteHalfWord>
 8018b6c:	4603      	mov	r3, r0
 8018b6e:	75fb      	strb	r3, [r7, #23]
		WriteAddr = WriteAddr + 2;
 8018b70:	687b      	ldr	r3, [r7, #4]
 8018b72:	3302      	adds	r3, #2
 8018b74:	607b      	str	r3, [r7, #4]
		NumHalfwordToWrite--;
 8018b76:	683b      	ldr	r3, [r7, #0]
 8018b78:	3b01      	subs	r3, #1
 8018b7a:	603b      	str	r3, [r7, #0]
	}
	while((status == NOR_SUCCESS) && (NumHalfwordToWrite != 0));
 8018b7c:	7dfb      	ldrb	r3, [r7, #23]
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	d102      	bne.n	8018b88 <S29GL01GS_WriteBuffer+0x40>
 8018b82:	683b      	ldr	r3, [r7, #0]
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d1e8      	bne.n	8018b5a <S29GL01GS_WriteBuffer+0x12>

	return (status);
 8018b88:	7dfb      	ldrb	r3, [r7, #23]

}
 8018b8a:	4618      	mov	r0, r3
 8018b8c:	3718      	adds	r7, #24
 8018b8e:	46bd      	mov	sp, r7
 8018b90:	bd80      	pop	{r7, pc}

08018b92 <S29GL01GS_ReturnToReadMode>:
 * @param  None
 * @retval HAL_NOR_StatusTypeDef
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8018b92:	b580      	push	{r7, lr}
 8018b94:	b082      	sub	sp, #8
 8018b96:	af00      	add	r7, sp, #0
 8018b98:	6078      	str	r0, [r7, #4]
	return HAL_NOR_ReturnToReadMode(hnor);
 8018b9a:	6878      	ldr	r0, [r7, #4]
 8018b9c:	f7ed fe44 	bl	8006828 <HAL_NOR_ReturnToReadMode>
 8018ba0:	4603      	mov	r3, r0
}
 8018ba2:	4618      	mov	r0, r3
 8018ba4:	3708      	adds	r7, #8
 8018ba6:	46bd      	mov	sp, r7
 8018ba8:	bd80      	pop	{r7, pc}

08018baa <S29GL01GS_GetStatus>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 8018baa:	b580      	push	{r7, lr}
 8018bac:	b084      	sub	sp, #16
 8018bae:	af00      	add	r7, sp, #0
 8018bb0:	6078      	str	r0, [r7, #4]
 8018bb2:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef status = HAL_NOR_GetStatus(hnor, Bank1_NOR1_ADDR, Timeout);
 8018bb4:	683a      	ldr	r2, [r7, #0]
 8018bb6:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8018bba:	6878      	ldr	r0, [r7, #4]
 8018bbc:	f7ed ff1a 	bl	80069f4 <HAL_NOR_GetStatus>
 8018bc0:	4603      	mov	r3, r0
 8018bc2:	73fb      	strb	r3, [r7, #15]

	/*!< Return the operation status */
	return (status);
 8018bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8018bc6:	4618      	mov	r0, r3
 8018bc8:	3710      	adds	r7, #16
 8018bca:	46bd      	mov	sp, r7
 8018bcc:	bd80      	pop	{r7, pc}
	...

08018bd0 <HAL_NOR_MspWait>:
	S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_1, 1024);

}

void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 8018bd0:	b580      	push	{r7, lr}
 8018bd2:	b084      	sub	sp, #16
 8018bd4:	af00      	add	r7, sp, #0
 8018bd6:	6078      	str	r0, [r7, #4]
 8018bd8:	6039      	str	r1, [r7, #0]
	uint32_t timeout = Timeout;
 8018bda:	683b      	ldr	r3, [r7, #0]
 8018bdc:	60fb      	str	r3, [r7, #12]

	/*!< Poll on NOR memory Ready/Busy signal ----------------------------------*/
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 8018bde:	e002      	b.n	8018be6 <HAL_NOR_MspWait+0x16>
	{
		timeout--;
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	3b01      	subs	r3, #1
 8018be4:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 8018be6:	2140      	movs	r1, #64	; 0x40
 8018be8:	480e      	ldr	r0, [pc, #56]	; (8018c24 <HAL_NOR_MspWait+0x54>)
 8018bea:	f7ea fe1b 	bl	8003824 <HAL_GPIO_ReadPin>
 8018bee:	4603      	mov	r3, r0
 8018bf0:	2b00      	cmp	r3, #0
 8018bf2:	d002      	beq.n	8018bfa <HAL_NOR_MspWait+0x2a>
 8018bf4:	68fb      	ldr	r3, [r7, #12]
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	d1f2      	bne.n	8018be0 <HAL_NOR_MspWait+0x10>
	}

	timeout = Timeout;
 8018bfa:	683b      	ldr	r3, [r7, #0]
 8018bfc:	60fb      	str	r3, [r7, #12]

	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 8018bfe:	e002      	b.n	8018c06 <HAL_NOR_MspWait+0x36>
	{
		timeout--;
 8018c00:	68fb      	ldr	r3, [r7, #12]
 8018c02:	3b01      	subs	r3, #1
 8018c04:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 8018c06:	2140      	movs	r1, #64	; 0x40
 8018c08:	4806      	ldr	r0, [pc, #24]	; (8018c24 <HAL_NOR_MspWait+0x54>)
 8018c0a:	f7ea fe0b 	bl	8003824 <HAL_GPIO_ReadPin>
 8018c0e:	4603      	mov	r3, r0
 8018c10:	2b00      	cmp	r3, #0
 8018c12:	d102      	bne.n	8018c1a <HAL_NOR_MspWait+0x4a>
 8018c14:	68fb      	ldr	r3, [r7, #12]
 8018c16:	2b00      	cmp	r3, #0
 8018c18:	d1f2      	bne.n	8018c00 <HAL_NOR_MspWait+0x30>
	}
}
 8018c1a:	bf00      	nop
 8018c1c:	3710      	adds	r7, #16
 8018c1e:	46bd      	mov	sp, r7
 8018c20:	bd80      	pop	{r7, pc}
 8018c22:	bf00      	nop
 8018c24:	40020c00 	.word	0x40020c00

08018c28 <SN65DSI83_WriteReg>:
	}

}

uint8_t SN65DSI83_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, uint8_t WriteAddr, uint8_t Data)
{
 8018c28:	b580      	push	{r7, lr}
 8018c2a:	b082      	sub	sp, #8
 8018c2c:	af00      	add	r7, sp, #0
 8018c2e:	6078      	str	r0, [r7, #4]
 8018c30:	4608      	mov	r0, r1
 8018c32:	4611      	mov	r1, r2
 8018c34:	461a      	mov	r2, r3
 8018c36:	4603      	mov	r3, r0
 8018c38:	70fb      	strb	r3, [r7, #3]
 8018c3a:	460b      	mov	r3, r1
 8018c3c:	70bb      	strb	r3, [r7, #2]
 8018c3e:	4613      	mov	r3, r2
 8018c40:	707b      	strb	r3, [r7, #1]
	// Write using I2C bus. This is implemented in external source.
	Delay(1);
 8018c42:	2001      	movs	r0, #1
 8018c44:	f004 f97e 	bl	801cf44 <Delay>
	return I2C_ByteWrite(hi2c,&Data, deviceAddr,  WriteAddr);
 8018c48:	78fa      	ldrb	r2, [r7, #3]
 8018c4a:	78bb      	ldrb	r3, [r7, #2]
 8018c4c:	1c79      	adds	r1, r7, #1
 8018c4e:	6878      	ldr	r0, [r7, #4]
 8018c50:	f000 f907 	bl	8018e62 <I2C_ByteWrite>
 8018c54:	4603      	mov	r3, r0
 8018c56:	b2db      	uxtb	r3, r3
}
 8018c58:	4618      	mov	r0, r3
 8018c5a:	3708      	adds	r7, #8
 8018c5c:	46bd      	mov	sp, r7
 8018c5e:	bd80      	pop	{r7, pc}

08018c60 <SN65DSI83_Send_Settings>:


void SN65DSI83_Send_Settings()
{
 8018c60:	b580      	push	{r7, lr}
 8018c62:	b082      	sub	sp, #8
 8018c64:	af00      	add	r7, sp, #0
	uint8_t VSA_Low = VSA; //VerticalSyncActive
 8018c66:	230a      	movs	r3, #10
 8018c68:	71fb      	strb	r3, [r7, #7]
	uint8_t VSA_High = VSA<<8;
 8018c6a:	2300      	movs	r3, #0
 8018c6c:	71bb      	strb	r3, [r7, #6]
	uint8_t	HSA_Low = (HSA * laneByteClk_kHz)/LcdClock; //HorizontalSyncActive
 8018c6e:	231c      	movs	r3, #28
 8018c70:	717b      	strb	r3, [r7, #5]
	uint8_t	HSA_High = (HSA * laneByteClk_kHz)/LcdClock<<8;
 8018c72:	2300      	movs	r3, #0
 8018c74:	713b      	strb	r3, [r7, #4]
	uint8_t	HBP_Low = (HBP * laneByteClk_kHz)/LcdClock;
 8018c76:	23c6      	movs	r3, #198	; 0xc6
 8018c78:	70fb      	strb	r3, [r7, #3]
	uint8_t	HBP_High = (HBP * laneByteClk_kHz)/LcdClock<<8;
 8018c7a:	2300      	movs	r3, #0
 8018c7c:	70bb      	strb	r3, [r7, #2]

	uint8_t HorizontalLine_Low            = 0; /* Value depending on display orientation choice portrait/landscape */
 8018c7e:	2300      	movs	r3, #0
 8018c80:	707b      	strb	r3, [r7, #1]
	uint8_t HorizontalLine_High            =4; /* Value depending on display orientation choice portrait/landscape */
 8018c82:	2304      	movs	r3, #4
 8018c84:	703b      	strb	r3, [r7, #0]



			// === Reset and Clock Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);			// SOFT_RESET
 8018c86:	2300      	movs	r3, #0
 8018c88:	2209      	movs	r2, #9
 8018c8a:	2158      	movs	r1, #88	; 0x58
 8018c8c:	4857      	ldr	r0, [pc, #348]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018c8e:	f7ff ffcb 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0A, 0x3);		// 3 PLL_EN_STAT & LVDS_CLK_RANGE & HS_CLK_SRC
 8018c92:	2303      	movs	r3, #3
 8018c94:	220a      	movs	r2, #10
 8018c96:	2158      	movs	r1, #88	; 0x58
 8018c98:	4854      	ldr	r0, [pc, #336]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018c9a:	f7ff ffc5 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0B, 0x20);		// 20 DSI_CLK_DIVIDER & REFCLK_MULTIPLIER
 8018c9e:	2320      	movs	r3, #32
 8018ca0:	220b      	movs	r2, #11
 8018ca2:	2158      	movs	r1, #88	; 0x58
 8018ca4:	4851      	ldr	r0, [pc, #324]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018ca6:	f7ff ffbf 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0D, 0);			// PLL_EN
 8018caa:	2300      	movs	r3, #0
 8018cac:	220d      	movs	r2, #13
 8018cae:	2158      	movs	r1, #88	; 0x58
 8018cb0:	484e      	ldr	r0, [pc, #312]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cb2:	f7ff ffb9 	bl	8018c28 <SN65DSI83_WriteReg>

	// === DSI Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x10, 0x36);		// 36 CHA_DSI_LANES & SOT_ERR_TOL_DIS
 8018cb6:	2336      	movs	r3, #54	; 0x36
 8018cb8:	2210      	movs	r2, #16
 8018cba:	2158      	movs	r1, #88	; 0x58
 8018cbc:	484b      	ldr	r0, [pc, #300]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cbe:	f7ff ffb3 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x11, 0x0);			// CHA_DSI_DATA_EQ & CHA_DSI_CLK_EQ
 8018cc2:	2300      	movs	r3, #0
 8018cc4:	2211      	movs	r2, #17
 8018cc6:	2158      	movs	r1, #88	; 0x58
 8018cc8:	4848      	ldr	r0, [pc, #288]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cca:	f7ff ffad 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x12, 0x32);		// CHA_DSI_CLK_RANGE
 8018cce:	2332      	movs	r3, #50	; 0x32
 8018cd0:	2212      	movs	r2, #18
 8018cd2:	2158      	movs	r1, #88	; 0x58
 8018cd4:	4845      	ldr	r0, [pc, #276]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cd6:	f7ff ffa7 	bl	8018c28 <SN65DSI83_WriteReg>

	//=== LVDS Registers ===
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x7A);		//RGB888  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x70);		//RGB666  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x78);		// DE_NEG_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
 8018cda:	2378      	movs	r3, #120	; 0x78
 8018cdc:	2218      	movs	r2, #24
 8018cde:	2158      	movs	r1, #88	; 0x58
 8018ce0:	4842      	ldr	r0, [pc, #264]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018ce2:	f7ff ffa1 	bl	8018c28 <SN65DSI83_WriteReg>

	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x19, 0x3);		// CHA_LVDS_VOCM & CHA_LVDS_VOD_SWING
 8018ce6:	2303      	movs	r3, #3
 8018ce8:	2219      	movs	r2, #25
 8018cea:	2158      	movs	r1, #88	; 0x58
 8018cec:	483f      	ldr	r0, [pc, #252]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cee:	f7ff ff9b 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1A, 0x1);		// CHA_REVERSE_LVDS & CHA_LVDS_TERM
 8018cf2:	2301      	movs	r3, #1
 8018cf4:	221a      	movs	r2, #26
 8018cf6:	2158      	movs	r1, #88	; 0x58
 8018cf8:	483c      	ldr	r0, [pc, #240]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018cfa:	f7ff ff95 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1B, 0x18);		// CHA_LVDS_CM_ADJUST
 8018cfe:	2318      	movs	r3, #24
 8018d00:	221b      	movs	r2, #27
 8018d02:	2158      	movs	r1, #88	; 0x58
 8018d04:	4839      	ldr	r0, [pc, #228]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d06:	f7ff ff8f 	bl	8018c28 <SN65DSI83_WriteReg>

	//===  Video Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x20, 0x00);			// CHA_ACTIVE_LINE_LENGTH_LOW -- Screen width
 8018d0a:	2300      	movs	r3, #0
 8018d0c:	2220      	movs	r2, #32
 8018d0e:	2158      	movs	r1, #88	; 0x58
 8018d10:	4836      	ldr	r0, [pc, #216]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d12:	f7ff ff89 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x21, 0x04);		// CHA_ACTIVE_LINE_LENGTH_HIGH
 8018d16:	2304      	movs	r3, #4
 8018d18:	2221      	movs	r2, #33	; 0x21
 8018d1a:	2158      	movs	r1, #88	; 0x58
 8018d1c:	4833      	ldr	r0, [pc, #204]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d1e:	f7ff ff83 	bl	8018c28 <SN65DSI83_WriteReg>
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x22, 0);			//
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x24, 0x58);		// CHA_VERTICAL_DISPLAY_SIZE_LOW
 8018d22:	2358      	movs	r3, #88	; 0x58
 8018d24:	2224      	movs	r2, #36	; 0x24
 8018d26:	2158      	movs	r1, #88	; 0x58
 8018d28:	4830      	ldr	r0, [pc, #192]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d2a:	f7ff ff7d 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x25, 0x2);		// CHA_VERTICAL_DISPLAY_SIZE_HIGH
 8018d2e:	2302      	movs	r3, #2
 8018d30:	2225      	movs	r2, #37	; 0x25
 8018d32:	2158      	movs	r1, #88	; 0x58
 8018d34:	482d      	ldr	r0, [pc, #180]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d36:	f7ff ff77 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x28, 0x20);		// CHA_SYNC_DELAY_LOW
 8018d3a:	2320      	movs	r3, #32
 8018d3c:	2228      	movs	r2, #40	; 0x28
 8018d3e:	2158      	movs	r1, #88	; 0x58
 8018d40:	482a      	ldr	r0, [pc, #168]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d42:	f7ff ff71 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x29, 0x01);			// CHA_SYNC_DELAY_HIGH
 8018d46:	2301      	movs	r3, #1
 8018d48:	2229      	movs	r2, #41	; 0x29
 8018d4a:	2158      	movs	r1, #88	; 0x58
 8018d4c:	4827      	ldr	r0, [pc, #156]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d4e:	f7ff ff6b 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2C, 0x50);		// 0x64 CHA_HSYNC_PULSE_WIDTH_LOW
 8018d52:	2350      	movs	r3, #80	; 0x50
 8018d54:	222c      	movs	r2, #44	; 0x2c
 8018d56:	2158      	movs	r1, #88	; 0x58
 8018d58:	4824      	ldr	r0, [pc, #144]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d5a:	f7ff ff65 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2D, 0);			// CHA_HSYNC_PULSE_WIDTH_HIGH
 8018d5e:	2300      	movs	r3, #0
 8018d60:	222d      	movs	r2, #45	; 0x2d
 8018d62:	2158      	movs	r1, #88	; 0x58
 8018d64:	4821      	ldr	r0, [pc, #132]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d66:	f7ff ff5f 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x30, 0x10);		// CHA_VSYNC_PULSE_WIDTH_LOW
 8018d6a:	2310      	movs	r3, #16
 8018d6c:	2230      	movs	r2, #48	; 0x30
 8018d6e:	2158      	movs	r1, #88	; 0x58
 8018d70:	481e      	ldr	r0, [pc, #120]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d72:	f7ff ff59 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x31, 0);			// CHA_VSYNC_PULSE_WIDTH_HIGH
 8018d76:	2300      	movs	r3, #0
 8018d78:	2231      	movs	r2, #49	; 0x31
 8018d7a:	2158      	movs	r1, #88	; 0x58
 8018d7c:	481b      	ldr	r0, [pc, #108]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d7e:	f7ff ff53 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x34, 0x64);		// CHA_HORIZONTAL_BACK_PORCH
 8018d82:	2364      	movs	r3, #100	; 0x64
 8018d84:	2234      	movs	r2, #52	; 0x34
 8018d86:	2158      	movs	r1, #88	; 0x58
 8018d88:	4818      	ldr	r0, [pc, #96]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d8a:	f7ff ff4d 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x36, 0x0E);		// CHA_VERTICAL_BACK_PORCH			// Test Pattern Generation Purpose Only
 8018d8e:	230e      	movs	r3, #14
 8018d90:	2236      	movs	r2, #54	; 0x36
 8018d92:	2158      	movs	r1, #88	; 0x58
 8018d94:	4815      	ldr	r0, [pc, #84]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018d96:	f7ff ff47 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x38, 0x87);		// CHA_HORIZONTAL_FRONT_PORCH		// Test Pattern Generation Purpose Only
 8018d9a:	2387      	movs	r3, #135	; 0x87
 8018d9c:	2238      	movs	r2, #56	; 0x38
 8018d9e:	2158      	movs	r1, #88	; 0x58
 8018da0:	4812      	ldr	r0, [pc, #72]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018da2:	f7ff ff41 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3A, 0x0E);		// CHA_VERTICAL_FRONT_PORCH			// Test Pattern Generation Purpose Only
 8018da6:	230e      	movs	r3, #14
 8018da8:	223a      	movs	r2, #58	; 0x3a
 8018daa:	2158      	movs	r1, #88	; 0x58
 8018dac:	480f      	ldr	r0, [pc, #60]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018dae:	f7ff ff3b 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3C, 0x00);			// CHA_TEST_PATTERN				// Test Pattern Generation Purpose Only
 8018db2:	2300      	movs	r3, #0
 8018db4:	223c      	movs	r2, #60	; 0x3c
 8018db6:	2158      	movs	r1, #88	; 0x58
 8018db8:	480c      	ldr	r0, [pc, #48]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018dba:	f7ff ff35 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3E, 0);
 8018dbe:	2300      	movs	r3, #0
 8018dc0:	223e      	movs	r2, #62	; 0x3e
 8018dc2:	2158      	movs	r1, #88	; 0x58
 8018dc4:	4809      	ldr	r0, [pc, #36]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018dc6:	f7ff ff2f 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0xD, 0x1);
 8018dca:	2301      	movs	r3, #1
 8018dcc:	220d      	movs	r2, #13
 8018dce:	2158      	movs	r1, #88	; 0x58
 8018dd0:	4806      	ldr	r0, [pc, #24]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018dd2:	f7ff ff29 	bl	8018c28 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);
 8018dd6:	2300      	movs	r3, #0
 8018dd8:	2209      	movs	r2, #9
 8018dda:	2158      	movs	r1, #88	; 0x58
 8018ddc:	4803      	ldr	r0, [pc, #12]	; (8018dec <SN65DSI83_Send_Settings+0x18c>)
 8018dde:	f7ff ff23 	bl	8018c28 <SN65DSI83_WriteReg>
}
 8018de2:	bf00      	nop
 8018de4:	3708      	adds	r7, #8
 8018de6:	46bd      	mov	sp, r7
 8018de8:	bd80      	pop	{r7, pc}
 8018dea:	bf00      	nop
 8018dec:	200313c0 	.word	0x200313c0

08018df0 <DMA_Init>:
//uint8_t uBlox_inbuf[VISION_BUF_LEN] =
//{ };
extern vision_device  Pulse400_Module;

void DMA_Init (void)
{
 8018df0:	b580      	push	{r7, lr}
 8018df2:	af00      	add	r7, sp, #0
	DMA_UART_COM_EXP1_RX(Pulse400_Module.vision_inbuf, VISION_BUF_LEN);
 8018df4:	4b06      	ldr	r3, [pc, #24]	; (8018e10 <DMA_Init+0x20>)
 8018df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018df8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8018dfc:	4618      	mov	r0, r3
 8018dfe:	f001 fbfb 	bl	801a5f8 <DMA_UART_COM_EXP1_RX>
//	UBLOX_Module.vision_inbuf = uBlox_inbuf;
//	DMA_UART_Ublock_RX(UBLOX_Module.vision_inbuf, VISION_BUF_LEN);
//
//	if(System_Flags.System_HW_Rev > 2)
	DMA_UART_External_RX(Config_RX_Buffer, 9);
 8018e02:	2109      	movs	r1, #9
 8018e04:	4803      	ldr	r0, [pc, #12]	; (8018e14 <DMA_Init+0x24>)
 8018e06:	f001 fc6d 	bl	801a6e4 <DMA_UART_External_RX>

}
 8018e0a:	bf00      	nop
 8018e0c:	bd80      	pop	{r7, pc}
 8018e0e:	bf00      	nop
 8018e10:	2002afa0 	.word	0x2002afa0
 8018e14:	200212ec 	.word	0x200212ec

08018e18 <I2C_BufferRead>:
{
	MX_I2C2_Init();
}

bool I2C_BufferRead(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr, uint8_t ReadAddr, uint8_t len)
{
 8018e18:	b580      	push	{r7, lr}
 8018e1a:	b088      	sub	sp, #32
 8018e1c:	af04      	add	r7, sp, #16
 8018e1e:	60f8      	str	r0, [r7, #12]
 8018e20:	60b9      	str	r1, [r7, #8]
 8018e22:	4611      	mov	r1, r2
 8018e24:	461a      	mov	r2, r3
 8018e26:	460b      	mov	r3, r1
 8018e28:	71fb      	strb	r3, [r7, #7]
 8018e2a:	4613      	mov	r3, r2
 8018e2c:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(hi2c,DeviceAddr,ReadAddr,1,data,len,100) == HAL_OK)
 8018e2e:	79fb      	ldrb	r3, [r7, #7]
 8018e30:	b299      	uxth	r1, r3
 8018e32:	79bb      	ldrb	r3, [r7, #6]
 8018e34:	b298      	uxth	r0, r3
 8018e36:	7e3b      	ldrb	r3, [r7, #24]
 8018e38:	b29b      	uxth	r3, r3
 8018e3a:	2264      	movs	r2, #100	; 0x64
 8018e3c:	9202      	str	r2, [sp, #8]
 8018e3e:	9301      	str	r3, [sp, #4]
 8018e40:	68bb      	ldr	r3, [r7, #8]
 8018e42:	9300      	str	r3, [sp, #0]
 8018e44:	2301      	movs	r3, #1
 8018e46:	4602      	mov	r2, r0
 8018e48:	68f8      	ldr	r0, [r7, #12]
 8018e4a:	f7ec fb37 	bl	80054bc <HAL_I2C_Mem_Read>
 8018e4e:	4603      	mov	r3, r0
 8018e50:	2b00      	cmp	r3, #0
 8018e52:	d101      	bne.n	8018e58 <I2C_BufferRead+0x40>
		return true;
 8018e54:	2301      	movs	r3, #1
 8018e56:	e000      	b.n	8018e5a <I2C_BufferRead+0x42>
	else
		return false;
 8018e58:	2300      	movs	r3, #0
}
 8018e5a:	4618      	mov	r0, r3
 8018e5c:	3710      	adds	r7, #16
 8018e5e:	46bd      	mov	sp, r7
 8018e60:	bd80      	pop	{r7, pc}

08018e62 <I2C_ByteWrite>:

bool I2C_ByteWrite(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr,uint8_t WriteAddr)
{
 8018e62:	b580      	push	{r7, lr}
 8018e64:	b088      	sub	sp, #32
 8018e66:	af04      	add	r7, sp, #16
 8018e68:	60f8      	str	r0, [r7, #12]
 8018e6a:	60b9      	str	r1, [r7, #8]
 8018e6c:	4611      	mov	r1, r2
 8018e6e:	461a      	mov	r2, r3
 8018e70:	460b      	mov	r3, r1
 8018e72:	71fb      	strb	r3, [r7, #7]
 8018e74:	4613      	mov	r3, r2
 8018e76:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(hi2c,DeviceAddr,WriteAddr,1,data,1,100) == HAL_OK)
 8018e78:	79fb      	ldrb	r3, [r7, #7]
 8018e7a:	b299      	uxth	r1, r3
 8018e7c:	79bb      	ldrb	r3, [r7, #6]
 8018e7e:	b29a      	uxth	r2, r3
 8018e80:	2364      	movs	r3, #100	; 0x64
 8018e82:	9302      	str	r3, [sp, #8]
 8018e84:	2301      	movs	r3, #1
 8018e86:	9301      	str	r3, [sp, #4]
 8018e88:	68bb      	ldr	r3, [r7, #8]
 8018e8a:	9300      	str	r3, [sp, #0]
 8018e8c:	2301      	movs	r3, #1
 8018e8e:	68f8      	ldr	r0, [r7, #12]
 8018e90:	f7ec f9ee 	bl	8005270 <HAL_I2C_Mem_Write>
 8018e94:	4603      	mov	r3, r0
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d101      	bne.n	8018e9e <I2C_ByteWrite+0x3c>
		return true;
 8018e9a:	2301      	movs	r3, #1
 8018e9c:	e000      	b.n	8018ea0 <I2C_ByteWrite+0x3e>
	else
		return false;
 8018e9e:	2300      	movs	r3, #0
}
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	3710      	adds	r7, #16
 8018ea4:	46bd      	mov	sp, r7
 8018ea6:	bd80      	pop	{r7, pc}

08018ea8 <IO_Input_Read>:
		Siren1_PIN				,
		Siren2_PIN
};

bool IO_Input_Read(Input_Name_TypeDef Input)
{
 8018ea8:	b580      	push	{r7, lr}
 8018eaa:	b084      	sub	sp, #16
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	4603      	mov	r3, r0
 8018eb0:	71fb      	strb	r3, [r7, #7]
	//Designed for active low inputs
	bool state;

	if(Input<Inputsn)
 8018eb2:	79fb      	ldrb	r3, [r7, #7]
 8018eb4:	2b17      	cmp	r3, #23
 8018eb6:	d816      	bhi.n	8018ee6 <IO_Input_Read+0x3e>
	{
		switch(HAL_GPIO_ReadPin(INS_PORT[Input], Ins_PIN[Input]))
 8018eb8:	79fb      	ldrb	r3, [r7, #7]
 8018eba:	4a11      	ldr	r2, [pc, #68]	; (8018f00 <IO_Input_Read+0x58>)
 8018ebc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8018ec0:	79fb      	ldrb	r3, [r7, #7]
 8018ec2:	4a10      	ldr	r2, [pc, #64]	; (8018f04 <IO_Input_Read+0x5c>)
 8018ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018ec8:	4619      	mov	r1, r3
 8018eca:	f7ea fcab 	bl	8003824 <HAL_GPIO_ReadPin>
 8018ece:	4603      	mov	r3, r0
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d005      	beq.n	8018ee0 <IO_Input_Read+0x38>
 8018ed4:	2b01      	cmp	r3, #1
 8018ed6:	d000      	beq.n	8018eda <IO_Input_Read+0x32>

			state = true;
			break;

		default:
			break;
 8018ed8:	e00c      	b.n	8018ef4 <IO_Input_Read+0x4c>
			state = false;
 8018eda:	2300      	movs	r3, #0
 8018edc:	73fb      	strb	r3, [r7, #15]
			break;
 8018ede:	e009      	b.n	8018ef4 <IO_Input_Read+0x4c>
			state = true;
 8018ee0:	2301      	movs	r3, #1
 8018ee2:	73fb      	strb	r3, [r7, #15]
			break;
 8018ee4:	e006      	b.n	8018ef4 <IO_Input_Read+0x4c>
		}
	}
	else
	{
		Get_ExpanderIO_Input_Bytes();
 8018ee6:	f7fe fe65 	bl	8017bb4 <Get_ExpanderIO_Input_Bytes>
		state= IO_Expander_Input_Flags_Array[Input - Inputsn];
 8018eea:	79fb      	ldrb	r3, [r7, #7]
 8018eec:	3b18      	subs	r3, #24
 8018eee:	4a06      	ldr	r2, [pc, #24]	; (8018f08 <IO_Input_Read+0x60>)
 8018ef0:	5cd3      	ldrb	r3, [r2, r3]
 8018ef2:	73fb      	strb	r3, [r7, #15]
	}

	return state;
 8018ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	3710      	adds	r7, #16
 8018efa:	46bd      	mov	sp, r7
 8018efc:	bd80      	pop	{r7, pc}
 8018efe:	bf00      	nop
 8018f00:	20020048 	.word	0x20020048
 8018f04:	08025100 	.word	0x08025100
 8018f08:	20021440 	.word	0x20021440

08018f0c <IO_Output_control>:
	return state;

}

void IO_Output_control(Output_Name_TypeDef Output, bool state)
{
 8018f0c:	b580      	push	{r7, lr}
 8018f0e:	b082      	sub	sp, #8
 8018f10:	af00      	add	r7, sp, #0
 8018f12:	4603      	mov	r3, r0
 8018f14:	460a      	mov	r2, r1
 8018f16:	71fb      	strb	r3, [r7, #7]
 8018f18:	4613      	mov	r3, r2
 8018f1a:	71bb      	strb	r3, [r7, #6]
	if(Output<Outputsn)
 8018f1c:	79fb      	ldrb	r3, [r7, #7]
 8018f1e:	2b1e      	cmp	r3, #30
 8018f20:	d81c      	bhi.n	8018f5c <IO_Output_control+0x50>
	{
		if(state)
 8018f22:	79bb      	ldrb	r3, [r7, #6]
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d00c      	beq.n	8018f42 <IO_Output_control+0x36>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_RESET);
 8018f28:	79fb      	ldrb	r3, [r7, #7]
 8018f2a:	4a12      	ldr	r2, [pc, #72]	; (8018f74 <IO_Output_control+0x68>)
 8018f2c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8018f30:	79fb      	ldrb	r3, [r7, #7]
 8018f32:	4a11      	ldr	r2, [pc, #68]	; (8018f78 <IO_Output_control+0x6c>)
 8018f34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018f38:	2200      	movs	r2, #0
 8018f3a:	4619      	mov	r1, r3
 8018f3c:	f7ea fc8a 	bl	8003854 <HAL_GPIO_WritePin>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
		Set_ExpanderIO_Output_Bytes();
	}


}
 8018f40:	e013      	b.n	8018f6a <IO_Output_control+0x5e>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_SET);
 8018f42:	79fb      	ldrb	r3, [r7, #7]
 8018f44:	4a0b      	ldr	r2, [pc, #44]	; (8018f74 <IO_Output_control+0x68>)
 8018f46:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8018f4a:	79fb      	ldrb	r3, [r7, #7]
 8018f4c:	4a0a      	ldr	r2, [pc, #40]	; (8018f78 <IO_Output_control+0x6c>)
 8018f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018f52:	2201      	movs	r2, #1
 8018f54:	4619      	mov	r1, r3
 8018f56:	f7ea fc7d 	bl	8003854 <HAL_GPIO_WritePin>
}
 8018f5a:	e006      	b.n	8018f6a <IO_Output_control+0x5e>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
 8018f5c:	79fb      	ldrb	r3, [r7, #7]
 8018f5e:	3b1f      	subs	r3, #31
 8018f60:	4906      	ldr	r1, [pc, #24]	; (8018f7c <IO_Output_control+0x70>)
 8018f62:	79ba      	ldrb	r2, [r7, #6]
 8018f64:	54ca      	strb	r2, [r1, r3]
		Set_ExpanderIO_Output_Bytes();
 8018f66:	f7ff f88f 	bl	8018088 <Set_ExpanderIO_Output_Bytes>
}
 8018f6a:	bf00      	nop
 8018f6c:	3708      	adds	r7, #8
 8018f6e:	46bd      	mov	sp, r7
 8018f70:	bd80      	pop	{r7, pc}
 8018f72:	bf00      	nop
 8018f74:	200200a8 	.word	0x200200a8
 8018f78:	08025130 	.word	0x08025130
 8018f7c:	200215b8 	.word	0x200215b8

08018f80 <Init_769>:
 */

#include "F769_Init.h"

void Init_769(void)
{
 8018f80:	b580      	push	{r7, lr}
 8018f82:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8018f84:	f7e7 ffcc 	bl	8000f20 <HAL_Init>


	/*==============================
	 *Start up delay
	 *-=============================-*/
	HAL_Delay(100);
 8018f88:	2064      	movs	r0, #100	; 0x64
 8018f8a:	f7e8 f827 	bl	8000fdc <HAL_Delay>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8018f8e:	f000 f82b 	bl	8018fe8 <SystemClock_Config>

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 8018f92:	f7fb ffe1 	bl	8014f58 <MX_GPIO_Init>

	UART_Init(COM_EXP1, 115200);
 8018f96:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8018f9a:	2000      	movs	r0, #0
 8018f9c:	f001 f8b8 	bl	801a110 <UART_Init>
	//UART_Init(COM_EXP4,115200);

	//UART_Init(COM_External,115200);

	//=== Board support package (BSP) setup ===
	MX_FMC_Init();
 8018fa0:	f7fb fecc 	bl	8014d3c <MX_FMC_Init>
	DMA_Init ();
 8018fa4:	f7ff ff24 	bl	8018df0 <DMA_Init>


	MX_CAN1_Init();
 8018fa8:	f7fb fc6c 	bl	8014884 <MX_CAN1_Init>
	MX_CAN2_Init();
 8018fac:	f7fb fcd8 	bl	8014960 <MX_CAN2_Init>
	MX_I2C2_Init();
 8018fb0:	f7fc f948 	bl	8015244 <MX_I2C2_Init>
	MX_SPI2_Init();
 8018fb4:	f7fc fa58 	bl	8015468 <MX_SPI2_Init>
	MX_SPI5_Init();
 8018fb8:	f7fc fa98 	bl	80154ec <MX_SPI5_Init>

	MX_TIM3_Init();
 8018fbc:	f7fc fb40 	bl	8015640 <MX_TIM3_Init>
	MX_TIM5_Init(10);
 8018fc0:	200a      	movs	r0, #10
 8018fc2:	f7fc fb83 	bl	80156cc <MX_TIM5_Init>
	BSP_QSPI_Init();
 8018fc6:	f000 f9e7 	bl	8019398 <BSP_QSPI_Init>

	UART_Init(COM_EXP2,115200);
 8018fca:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8018fce:	2004      	movs	r0, #4
 8018fd0:	f001 f89e 	bl	801a110 <UART_Init>
	DMA_Init();
 8018fd4:	f7ff ff0c 	bl	8018df0 <DMA_Init>

	/****************************************************************/
	//Initialise USB-OTG
	/****************************************************************/
	MX_USB_HOST_Init();
 8018fd8:	f7fc fc9a 	bl	8015910 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 8018fdc:	f7fb fe94 	bl	8014d08 <MX_FATFS_Init>
	 *-=============================-*/
	//MX_LWIP_Init();


	//MX_LWIP_Init();
	MCP23S17_CS_Init();
 8018fe0:	f7fe fd26 	bl	8017a30 <MCP23S17_CS_Init>

	//=== FMC Initialise ===


}
 8018fe4:	bf00      	nop
 8018fe6:	bd80      	pop	{r7, pc}

08018fe8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8018fe8:	b580      	push	{r7, lr}
 8018fea:	b0b8      	sub	sp, #224	; 0xe0
 8018fec:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8018fee:	4a51      	ldr	r2, [pc, #324]	; (8019134 <SystemClock_Config+0x14c>)
 8018ff0:	4b50      	ldr	r3, [pc, #320]	; (8019134 <SystemClock_Config+0x14c>)
 8018ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018ff4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8018ff8:	6413      	str	r3, [r2, #64]	; 0x40
 8018ffa:	4b4e      	ldr	r3, [pc, #312]	; (8019134 <SystemClock_Config+0x14c>)
 8018ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018ffe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8019002:	607b      	str	r3, [r7, #4]
 8019004:	687b      	ldr	r3, [r7, #4]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8019006:	4a4c      	ldr	r2, [pc, #304]	; (8019138 <SystemClock_Config+0x150>)
 8019008:	4b4b      	ldr	r3, [pc, #300]	; (8019138 <SystemClock_Config+0x150>)
 801900a:	681b      	ldr	r3, [r3, #0]
 801900c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8019010:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8019014:	6013      	str	r3, [r2, #0]
 8019016:	4b48      	ldr	r3, [pc, #288]	; (8019138 <SystemClock_Config+0x150>)
 8019018:	681b      	ldr	r3, [r3, #0]
 801901a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 801901e:	603b      	str	r3, [r7, #0]
 8019020:	683b      	ldr	r3, [r7, #0]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8019022:	2301      	movs	r3, #1
 8019024:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8019028:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801902c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8019030:	2302      	movs	r3, #2
 8019032:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8019036:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801903a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 25;
 801903e:	2319      	movs	r3, #25
 8019040:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 336;
 8019044:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8019048:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 801904c:	2302      	movs	r3, #2
 801904e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8019052:	2307      	movs	r3, #7
 8019054:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8019058:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 801905c:	4618      	mov	r0, r3
 801905e:	f7ee f9ab 	bl	80073b8 <HAL_RCC_OscConfig>
 8019062:	4603      	mov	r3, r0
 8019064:	2b00      	cmp	r3, #0
 8019066:	d003      	beq.n	8019070 <SystemClock_Config+0x88>
	{
		_Error_Handler(__FILE__, __LINE__);
 8019068:	216e      	movs	r1, #110	; 0x6e
 801906a:	4834      	ldr	r0, [pc, #208]	; (801913c <SystemClock_Config+0x154>)
 801906c:	f003 fd94 	bl	801cb98 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8019070:	230f      	movs	r3, #15
 8019072:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8019076:	2302      	movs	r3, #2
 8019078:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801907c:	2300      	movs	r3, #0
 801907e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8019082:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8019086:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 801908a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801908e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8019092:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8019096:	2105      	movs	r1, #5
 8019098:	4618      	mov	r0, r3
 801909a:	f7ee fbff 	bl	800789c <HAL_RCC_ClockConfig>
 801909e:	4603      	mov	r3, r0
 80190a0:	2b00      	cmp	r3, #0
 80190a2:	d003      	beq.n	80190ac <SystemClock_Config+0xc4>
	{
		_Error_Handler(__FILE__, __LINE__);
 80190a4:	217c      	movs	r1, #124	; 0x7c
 80190a6:	4825      	ldr	r0, [pc, #148]	; (801913c <SystemClock_Config+0x154>)
 80190a8:	f003 fd76 	bl	801cb98 <_Error_Handler>
	}

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 80190ac:	4b24      	ldr	r3, [pc, #144]	; (8019140 <SystemClock_Config+0x158>)
 80190ae:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
			|RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
			|RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C2
			|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 394;
 80190b0:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 80190b4:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80190b6:	2307      	movs	r3, #7
 80190b8:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80190ba:	2302      	movs	r3, #2
 80190bc:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80190be:	2300      	movs	r3, #0
 80190c0:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 80190c2:	2301      	movs	r3, #1
 80190c4:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80190c6:	2300      	movs	r3, #0
 80190c8:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80190ca:	2300      	movs	r3, #0
 80190cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80190ce:	2300      	movs	r3, #0
 80190d0:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80190d2:	2300      	movs	r3, #0
 80190d4:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80190d6:	2300      	movs	r3, #0
 80190d8:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80190da:	2300      	movs	r3, #0
 80190dc:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 80190de:	2300      	movs	r3, #0
 80190e0:	66bb      	str	r3, [r7, #104]	; 0x68
	PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80190e2:	2300      	movs	r3, #0
 80190e4:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80190e6:	2300      	movs	r3, #0
 80190e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80190ec:	f107 0308 	add.w	r3, r7, #8
 80190f0:	4618      	mov	r0, r3
 80190f2:	f7ee fda5 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>
 80190f6:	4603      	mov	r3, r0
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d003      	beq.n	8019104 <SystemClock_Config+0x11c>
	{
		_Error_Handler(__FILE__, __LINE__);
 80190fc:	2194      	movs	r1, #148	; 0x94
 80190fe:	480f      	ldr	r0, [pc, #60]	; (801913c <SystemClock_Config+0x154>)
 8019100:	f003 fd4a 	bl	801cb98 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8019104:	f7ee fd68 	bl	8007bd8 <HAL_RCC_GetHCLKFreq>
 8019108:	4602      	mov	r2, r0
 801910a:	4b0e      	ldr	r3, [pc, #56]	; (8019144 <SystemClock_Config+0x15c>)
 801910c:	fba3 2302 	umull	r2, r3, r3, r2
 8019110:	099b      	lsrs	r3, r3, #6
 8019112:	4618      	mov	r0, r3
 8019114:	f7e8 fdbf 	bl	8001c96 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8019118:	2004      	movs	r0, #4
 801911a:	f7e8 fdd7 	bl	8001ccc <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 801911e:	2200      	movs	r2, #0
 8019120:	2100      	movs	r1, #0
 8019122:	f04f 30ff 	mov.w	r0, #4294967295
 8019126:	f7e8 fd7e 	bl	8001c26 <HAL_NVIC_SetPriority>
}
 801912a:	bf00      	nop
 801912c:	37e0      	adds	r7, #224	; 0xe0
 801912e:	46bd      	mov	sp, r7
 8019130:	bd80      	pop	{r7, pc}
 8019132:	bf00      	nop
 8019134:	40023800 	.word	0x40023800
 8019138:	40007000 	.word	0x40007000
 801913c:	08021278 	.word	0x08021278
 8019140:	0020af48 	.word	0x0020af48
 8019144:	10624dd3 	.word	0x10624dd3

08019148 <DSI_Init>:
//======================================
//============ Functions ================
//======================================

LCD_StateTypeDef DSI_Init(LCD_OrientationTypeDef orientation)
{
 8019148:	b580      	push	{r7, lr}
 801914a:	b084      	sub	sp, #16
 801914c:	af00      	add	r7, sp, #0
 801914e:	4603      	mov	r3, r0
 8019150:	71fb      	strb	r3, [r7, #7]
	MX_DSIHOST_DSI_Init();
 8019152:	f7fb fd6d 	bl	8014c30 <MX_DSIHOST_DSI_Init>
	 * its XRES signal (active low) */

	/* Timing parameters for all Video modes
	 * Set Timing parameters of LTDC depending on its chosen orientation
	 */
	if(orientation == LCD_ORIENTATION_PORTRAIT)
 8019156:	79fb      	ldrb	r3, [r7, #7]
 8019158:	2b00      	cmp	r3, #0
 801915a:	d108      	bne.n	801916e <DSI_Init+0x26>
	{
		BSP_LCD_X_Size = 600;  /* 480 */
 801915c:	4b3f      	ldr	r3, [pc, #252]	; (801925c <DSI_Init+0x114>)
 801915e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8019162:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 1024; /* 800 */
 8019164:	4b3e      	ldr	r3, [pc, #248]	; (8019260 <DSI_Init+0x118>)
 8019166:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801916a:	601a      	str	r2, [r3, #0]
 801916c:	e007      	b.n	801917e <DSI_Init+0x36>
	}
	else
	{
		/* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
		BSP_LCD_X_Size = 1024;  /* 800 */
 801916e:	4b3b      	ldr	r3, [pc, #236]	; (801925c <DSI_Init+0x114>)
 8019170:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8019174:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 600; /* 480 */
 8019176:	4b3a      	ldr	r3, [pc, #232]	; (8019260 <DSI_Init+0x118>)
 8019178:	f44f 7216 	mov.w	r2, #600	; 0x258
 801917c:	601a      	str	r2, [r3, #0]
	}
	HACT = BSP_LCD_X_Size;
 801917e:	4b37      	ldr	r3, [pc, #220]	; (801925c <DSI_Init+0x114>)
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	60fb      	str	r3, [r7, #12]
	VACT = BSP_LCD_Y_Size;
 8019184:	4b36      	ldr	r3, [pc, #216]	; (8019260 <DSI_Init+0x118>)
 8019186:	681b      	ldr	r3, [r3, #0]
 8019188:	60bb      	str	r3, [r7, #8]

	hdsivideo_handle.VirtualChannelID = 0;
 801918a:	4b36      	ldr	r3, [pc, #216]	; (8019264 <DSI_Init+0x11c>)
 801918c:	2200      	movs	r2, #0
 801918e:	601a      	str	r2, [r3, #0]
	hdsivideo_handle.ColorCoding = DSI_RGB888; //((uint32_t)0x00000005U)
 8019190:	4b34      	ldr	r3, [pc, #208]	; (8019264 <DSI_Init+0x11c>)
 8019192:	2205      	movs	r2, #5
 8019194:	605a      	str	r2, [r3, #4]
	hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8019196:	4b33      	ldr	r3, [pc, #204]	; (8019264 <DSI_Init+0x11c>)
 8019198:	2202      	movs	r2, #2
 801919a:	621a      	str	r2, [r3, #32]
	hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 801919c:	4b31      	ldr	r3, [pc, #196]	; (8019264 <DSI_Init+0x11c>)
 801919e:	2204      	movs	r2, #4
 80191a0:	61da      	str	r2, [r3, #28]
	hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_LOW; //TODO may cause problems
 80191a2:	4b30      	ldr	r3, [pc, #192]	; (8019264 <DSI_Init+0x11c>)
 80191a4:	2201      	movs	r2, #1
 80191a6:	625a      	str	r2, [r3, #36]	; 0x24
	hdsivideo_handle.Mode = DSI_VID_MODE_NB_EVENTS; /* Mode Video burst ie : one LgP per line */
 80191a8:	4b2e      	ldr	r3, [pc, #184]	; (8019264 <DSI_Init+0x11c>)
 80191aa:	2201      	movs	r2, #1
 80191ac:	60da      	str	r2, [r3, #12]

	//hdsivideo_handle.NullPacketSize = 0xFFF;
	hdsivideo_handle.NullPacketSize = 0xFFF;
 80191ae:	4b2d      	ldr	r3, [pc, #180]	; (8019264 <DSI_Init+0x11c>)
 80191b0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80191b4:	619a      	str	r2, [r3, #24]
	hdsivideo_handle.NumberOfChunks = 0;
 80191b6:	4b2b      	ldr	r3, [pc, #172]	; (8019264 <DSI_Init+0x11c>)
 80191b8:	2200      	movs	r2, #0
 80191ba:	615a      	str	r2, [r3, #20]
	hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */
 80191bc:	4a29      	ldr	r2, [pc, #164]	; (8019264 <DSI_Init+0x11c>)
 80191be:	68fb      	ldr	r3, [r7, #12]
 80191c0:	6113      	str	r3, [r2, #16]
	hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80191c2:	4b28      	ldr	r3, [pc, #160]	; (8019264 <DSI_Init+0x11c>)
 80191c4:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80191c8:	629a      	str	r2, [r3, #40]	; 0x28
	hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80191ca:	4b26      	ldr	r3, [pc, #152]	; (8019264 <DSI_Init+0x11c>)
 80191cc:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 80191d0:	62da      	str	r2, [r3, #44]	; 0x2c
	hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80191d2:	68fb      	ldr	r3, [r7, #12]
 80191d4:	f24f 4224 	movw	r2, #62500	; 0xf424
 80191d8:	fb02 f203 	mul.w	r2, r2, r3
 80191dc:	4b22      	ldr	r3, [pc, #136]	; (8019268 <DSI_Init+0x120>)
 80191de:	4413      	add	r3, r2
 80191e0:	4a22      	ldr	r2, [pc, #136]	; (801926c <DSI_Init+0x124>)
 80191e2:	fba2 2303 	umull	r2, r3, r2, r3
 80191e6:	0b9b      	lsrs	r3, r3, #14
 80191e8:	4a1e      	ldr	r2, [pc, #120]	; (8019264 <DSI_Init+0x11c>)
 80191ea:	6313      	str	r3, [r2, #48]	; 0x30
	hdsivideo_handle.VerticalSyncActive        = VSA;
 80191ec:	4b1d      	ldr	r3, [pc, #116]	; (8019264 <DSI_Init+0x11c>)
 80191ee:	220a      	movs	r2, #10
 80191f0:	635a      	str	r2, [r3, #52]	; 0x34
	hdsivideo_handle.VerticalBackPorch         = VBP;
 80191f2:	4b1c      	ldr	r3, [pc, #112]	; (8019264 <DSI_Init+0x11c>)
 80191f4:	2246      	movs	r2, #70	; 0x46
 80191f6:	639a      	str	r2, [r3, #56]	; 0x38
	hdsivideo_handle.VerticalFrontPorch        = VFP;
 80191f8:	4b1a      	ldr	r3, [pc, #104]	; (8019264 <DSI_Init+0x11c>)
 80191fa:	2246      	movs	r2, #70	; 0x46
 80191fc:	63da      	str	r2, [r3, #60]	; 0x3c
//	hdsivideo_handle.HorizontalSyncActive      = 50;
	//hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;

	hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 80191fe:	4a19      	ldr	r2, [pc, #100]	; (8019264 <DSI_Init+0x11c>)
 8019200:	68bb      	ldr	r3, [r7, #8]
 8019202:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable or disable sending LP command while streaming is active in video mode */
	hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8019204:	4b17      	ldr	r3, [pc, #92]	; (8019264 <DSI_Init+0x11c>)
 8019206:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801920a:	645a      	str	r2, [r3, #68]	; 0x44

	/* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPLargestPacketSize = 16;
 801920c:	4b15      	ldr	r3, [pc, #84]	; (8019264 <DSI_Init+0x11c>)
 801920e:	2210      	movs	r2, #16
 8019210:	649a      	str	r2, [r3, #72]	; 0x48

	/* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8019212:	4b14      	ldr	r3, [pc, #80]	; (8019264 <DSI_Init+0x11c>)
 8019214:	2200      	movs	r2, #0
 8019216:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
	/* while streaming is active in video mode                                                                         */
	hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8019218:	4b12      	ldr	r3, [pc, #72]	; (8019264 <DSI_Init+0x11c>)
 801921a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801921e:	651a      	str	r2, [r3, #80]	; 0x50
	hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8019220:	4b10      	ldr	r3, [pc, #64]	; (8019264 <DSI_Init+0x11c>)
 8019222:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8019226:	655a      	str	r2, [r3, #84]	; 0x54
	hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8019228:	4b0e      	ldr	r3, [pc, #56]	; (8019264 <DSI_Init+0x11c>)
 801922a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801922e:	659a      	str	r2, [r3, #88]	; 0x58
	hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8019230:	4b0c      	ldr	r3, [pc, #48]	; (8019264 <DSI_Init+0x11c>)
 8019232:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8019236:	65da      	str	r2, [r3, #92]	; 0x5c
	hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8019238:	4b0a      	ldr	r3, [pc, #40]	; (8019264 <DSI_Init+0x11c>)
 801923a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801923e:	661a      	str	r2, [r3, #96]	; 0x60
	hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8019240:	4b08      	ldr	r3, [pc, #32]	; (8019264 <DSI_Init+0x11c>)
 8019242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8019246:	665a      	str	r2, [r3, #100]	; 0x64

	/* Configure DSI Video mode timings with settings set above */
	HAL_DSI_ConfigVideoMode(&(hdsi), &(hdsivideo_handle));
 8019248:	4906      	ldr	r1, [pc, #24]	; (8019264 <DSI_Init+0x11c>)
 801924a:	4809      	ldr	r0, [pc, #36]	; (8019270 <DSI_Init+0x128>)
 801924c:	f7e9 fda0 	bl	8002d90 <HAL_DSI_ConfigVideoMode>

	return LCD_OK;
 8019250:	2300      	movs	r3, #0
}
 8019252:	4618      	mov	r0, r3
 8019254:	3710      	adds	r7, #16
 8019256:	46bd      	mov	sp, r7
 8019258:	bd80      	pop	{r7, pc}
 801925a:	bf00      	nop
 801925c:	20021380 	.word	0x20021380
 8019260:	20021408 	.word	0x20021408
 8019264:	20020a78 	.word	0x20020a78
 8019268:	01908b10 	.word	0x01908b10
 801926c:	bea67251 	.word	0xbea67251
 8019270:	20030f20 	.word	0x20030f20

08019274 <LTDC_Init>:

LCD_StateTypeDef LTDC_Init()
{
 8019274:	b580      	push	{r7, lr}
 8019276:	af00      	add	r7, sp, #0
	static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
	/* Timing Configuration */
	hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8019278:	4b23      	ldr	r3, [pc, #140]	; (8019308 <LTDC_Init+0x94>)
 801927a:	2263      	movs	r2, #99	; 0x63
 801927c:	615a      	str	r2, [r3, #20]
	hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 801927e:	4b22      	ldr	r3, [pc, #136]	; (8019308 <LTDC_Init+0x94>)
 8019280:	f240 1203 	movw	r2, #259	; 0x103
 8019284:	61da      	str	r2, [r3, #28]
	hltdc_discovery.Init.AccumulatedActiveW = (BSP_LCD_X_Size + HSA + HBP - 1);
 8019286:	4b21      	ldr	r3, [pc, #132]	; (801930c <LTDC_Init+0x98>)
 8019288:	681b      	ldr	r3, [r3, #0]
 801928a:	f203 1303 	addw	r3, r3, #259	; 0x103
 801928e:	4a1e      	ldr	r2, [pc, #120]	; (8019308 <LTDC_Init+0x94>)
 8019290:	6253      	str	r3, [r2, #36]	; 0x24
	hltdc_discovery.Init.TotalWidth = (BSP_LCD_X_Size + HSA + HBP + HFP - 1);
 8019292:	4b1e      	ldr	r3, [pc, #120]	; (801930c <LTDC_Init+0x98>)
 8019294:	681b      	ldr	r3, [r3, #0]
 8019296:	f203 13a3 	addw	r3, r3, #419	; 0x1a3
 801929a:	4a1b      	ldr	r2, [pc, #108]	; (8019308 <LTDC_Init+0x94>)
 801929c:	62d3      	str	r3, [r2, #44]	; 0x2c

	/* Initialize the LCD pixel width and pixel height */
	hltdc_discovery.LayerCfg->ImageWidth  = BSP_LCD_X_Size;
 801929e:	4b1b      	ldr	r3, [pc, #108]	; (801930c <LTDC_Init+0x98>)
 80192a0:	681b      	ldr	r3, [r3, #0]
 80192a2:	4a19      	ldr	r2, [pc, #100]	; (8019308 <LTDC_Init+0x94>)
 80192a4:	6613      	str	r3, [r2, #96]	; 0x60
	hltdc_discovery.LayerCfg->ImageHeight = BSP_LCD_Y_Size;
 80192a6:	4b1a      	ldr	r3, [pc, #104]	; (8019310 <LTDC_Init+0x9c>)
 80192a8:	681b      	ldr	r3, [r3, #0]
 80192aa:	4a17      	ldr	r2, [pc, #92]	; (8019308 <LTDC_Init+0x94>)
 80192ac:	6653      	str	r3, [r2, #100]	; 0x64

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80192ae:	4b19      	ldr	r3, [pc, #100]	; (8019314 <LTDC_Init+0xa0>)
 80192b0:	2208      	movs	r2, #8
 80192b2:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 400;
 80192b4:	4b17      	ldr	r3, [pc, #92]	; (8019314 <LTDC_Init+0xa0>)
 80192b6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80192ba:	615a      	str	r2, [r3, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7; //7
 80192bc:	4b15      	ldr	r3, [pc, #84]	; (8019314 <LTDC_Init+0xa0>)
 80192be:	2207      	movs	r2, #7
 80192c0:	61da      	str	r2, [r3, #28]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80192c2:	4b14      	ldr	r3, [pc, #80]	; (8019314 <LTDC_Init+0xa0>)
 80192c4:	2200      	movs	r2, #0
 80192c6:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80192c8:	4812      	ldr	r0, [pc, #72]	; (8019314 <LTDC_Init+0xa0>)
 80192ca:	f7ee fcb9 	bl	8007c40 <HAL_RCCEx_PeriphCLKConfig>

	/* Background value */
	hltdc_discovery.Init.Backcolor.Blue = 0;
 80192ce:	4b0e      	ldr	r3, [pc, #56]	; (8019308 <LTDC_Init+0x94>)
 80192d0:	2200      	movs	r2, #0
 80192d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc_discovery.Init.Backcolor.Green = 0;
 80192d6:	4b0c      	ldr	r3, [pc, #48]	; (8019308 <LTDC_Init+0x94>)
 80192d8:	2200      	movs	r2, #0
 80192da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc_discovery.Init.Backcolor.Red = 0;
 80192de:	4b0a      	ldr	r3, [pc, #40]	; (8019308 <LTDC_Init+0x94>)
 80192e0:	2200      	movs	r2, #0
 80192e2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80192e6:	4b08      	ldr	r3, [pc, #32]	; (8019308 <LTDC_Init+0x94>)
 80192e8:	2200      	movs	r2, #0
 80192ea:	611a      	str	r2, [r3, #16]
	hltdc_discovery.Instance = LTDC;
 80192ec:	4b06      	ldr	r3, [pc, #24]	; (8019308 <LTDC_Init+0x94>)
 80192ee:	4a0a      	ldr	r2, [pc, #40]	; (8019318 <LTDC_Init+0xa4>)
 80192f0:	601a      	str	r2, [r3, #0]

	/* Get LTDC Configuration from DSI Configuration */
	HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80192f2:	490a      	ldr	r1, [pc, #40]	; (801931c <LTDC_Init+0xa8>)
 80192f4:	4804      	ldr	r0, [pc, #16]	; (8019308 <LTDC_Init+0x94>)
 80192f6:	f7ed f92f 	bl	8006558 <HAL_LTDCEx_StructInitFromVideoConfig>

	/* Initialize the LTDC */
	HAL_LTDC_Init(&hltdc_discovery);
 80192fa:	4803      	ldr	r0, [pc, #12]	; (8019308 <LTDC_Init+0x94>)
 80192fc:	f7ec fda0 	bl	8005e40 <HAL_LTDC_Init>
}
 8019300:	bf00      	nop
 8019302:	4618      	mov	r0, r3
 8019304:	bd80      	pop	{r7, pc}
 8019306:	bf00      	nop
 8019308:	20031cb8 	.word	0x20031cb8
 801930c:	20021380 	.word	0x20021380
 8019310:	20021408 	.word	0x20021408
 8019314:	20020ae4 	.word	0x20020ae4
 8019318:	40016800 	.word	0x40016800
 801931c:	20020a78 	.word	0x20020a78

08019320 <LCD_Reset>:
 * @brief  BSP LCD Reset
 *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
 *         and desactivating it later.
 */
void LCD_Reset(void)
{
 8019320:	b580      	push	{r7, lr}
 8019322:	af00      	add	r7, sp, #0
	/* Activate XRES active low */
	IO_Output_control(DSI_Reset, On);
 8019324:	2101      	movs	r1, #1
 8019326:	201b      	movs	r0, #27
 8019328:	f7ff fdf0 	bl	8018f0c <IO_Output_control>

	HAL_Delay(20); /* wait 20 ms */
 801932c:	2014      	movs	r0, #20
 801932e:	f7e7 fe55 	bl	8000fdc <HAL_Delay>

	/* Desactivate XRES */
	IO_Output_control(DSI_Reset, Off);
 8019332:	2100      	movs	r1, #0
 8019334:	201b      	movs	r0, #27
 8019336:	f7ff fde9 	bl	8018f0c <IO_Output_control>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(10);
 801933a:	200a      	movs	r0, #10
 801933c:	f7e7 fe4e 	bl	8000fdc <HAL_Delay>
}
 8019340:	bf00      	nop
 8019342:	bd80      	pop	{r7, pc}

08019344 <LCD_Init>:

LCD_StateTypeDef LCD_Init()
{
 8019344:	b580      	push	{r7, lr}
 8019346:	af00      	add	r7, sp, #0
	LCD_Reset();
 8019348:	f7ff ffea 	bl	8019320 <LCD_Reset>
	BSP_LCD_MspInit();
 801934c:	f7fd fb3c 	bl	80169c8 <BSP_LCD_MspInit>
	DSI_Init(LCD_ORIENTATION_LANDSCAPE);
 8019350:	2001      	movs	r0, #1
 8019352:	f7ff fef9 	bl	8019148 <DSI_Init>
	LTDC_Init();
 8019356:	f7ff ff8d 	bl	8019274 <LTDC_Init>
	HAL_DSI_Start(&hdsi);
 801935a:	480d      	ldr	r0, [pc, #52]	; (8019390 <LCD_Init+0x4c>)
 801935c:	f7e9 ff82 	bl	8003264 <HAL_DSI_Start>
	SRAM_Init();
 8019360:	f000 fe5c 	bl	801a01c <SRAM_Init>

	/* Initialize the font */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8019364:	480b      	ldr	r0, [pc, #44]	; (8019394 <LCD_Init+0x50>)
 8019366:	f7fd f8fb 	bl	8016560 <BSP_LCD_SetFont>

	BSP_LCD_LayerDefaultInit(0, LCD_FRAMEBUFFER1_ADDR);
 801936a:	f04f 41c8 	mov.w	r1, #1677721600	; 0x64000000
 801936e:	2000      	movs	r0, #0
 8019370:	f7fd f812 	bl	8016398 <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SetLayerVisible (0, ENABLE);
 8019374:	2101      	movs	r1, #1
 8019376:	2000      	movs	r0, #0
 8019378:	f7fd f87e 	bl	8016478 <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 801937c:	2100      	movs	r1, #0
 801937e:	2001      	movs	r0, #1
 8019380:	f7fd f87a 	bl	8016478 <BSP_LCD_SetLayerVisible>

	/* Select the LCD Background Layer  */
	BSP_LCD_SelectLayer(0);
 8019384:	2000      	movs	r0, #0
 8019386:	f7fd f867 	bl	8016458 <BSP_LCD_SelectLayer>
	return LCD_OK;
 801938a:	2300      	movs	r3, #0
}
 801938c:	4618      	mov	r0, r3
 801938e:	bd80      	pop	{r7, pc}
 8019390:	20030f20 	.word	0x20030f20
 8019394:	20020020 	.word	0x20020020

08019398 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8019398:	b580      	push	{r7, lr}
 801939a:	b082      	sub	sp, #8
 801939c:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 801939e:	4b34      	ldr	r3, [pc, #208]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193a0:	4a34      	ldr	r2, [pc, #208]	; (8019474 <BSP_QSPI_Init+0xdc>)
 80193a2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 80193a4:	4832      	ldr	r0, [pc, #200]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193a6:	f7ed fc0f 	bl	8006bc8 <HAL_QSPI_DeInit>
 80193aa:	4603      	mov	r3, r0
 80193ac:	2b00      	cmp	r3, #0
 80193ae:	d001      	beq.n	80193b4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 80193b0:	2301      	movs	r3, #1
 80193b2:	e058      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* System level initialization */
  BSP_QSPI_MspInit(&QSPIHandle, NULL);
 80193b4:	2100      	movs	r1, #0
 80193b6:	482e      	ldr	r0, [pc, #184]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193b8:	f000 f9b4 	bl	8019724 <BSP_QSPI_MspInit>

  /* QSPI initialization */
  /* QSPI freq = SYSCLK /(1 + ClockPrescaler) = 216 MHz/(1+1) = 108 Mhz */
  QSPIHandle.Init.ClockPrescaler     = 1;   /* QSPI freq = 216 MHz/(1+1) = 108 Mhz */
 80193bc:	4b2c      	ldr	r3, [pc, #176]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193be:	2201      	movs	r2, #1
 80193c0:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 16;
 80193c2:	4b2b      	ldr	r3, [pc, #172]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193c4:	2210      	movs	r2, #16
 80193c6:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80193c8:	4b29      	ldr	r3, [pc, #164]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193ca:	2210      	movs	r2, #16
 80193cc:	60da      	str	r2, [r3, #12]
 80193ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80193d2:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80193d4:	687b      	ldr	r3, [r7, #4]
 80193d6:	fa93 f3a3 	rbit	r3, r3
 80193da:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80193dc:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25L512_FLASH_SIZE) - 1;
 80193de:	fab3 f383 	clz	r3, r3
 80193e2:	3b01      	subs	r3, #1
 80193e4:	461a      	mov	r2, r3
 80193e6:	4b22      	ldr	r3, [pc, #136]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193e8:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE; /* Min 30ns for nonRead */
 80193ea:	4b21      	ldr	r3, [pc, #132]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193ec:	f44f 7240 	mov.w	r2, #768	; 0x300
 80193f0:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80193f2:	4b1f      	ldr	r3, [pc, #124]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193f4:	2200      	movs	r2, #0
 80193f6:	619a      	str	r2, [r3, #24]
  QSPIHandle.Init.FlashID            = QSPI_FLASH_ID_1;
 80193f8:	4b1d      	ldr	r3, [pc, #116]	; (8019470 <BSP_QSPI_Init+0xd8>)
 80193fa:	2200      	movs	r2, #0
 80193fc:	61da      	str	r2, [r3, #28]
  QSPIHandle.Init.DualFlash          = QSPI_DUALFLASH_DISABLE;
 80193fe:	4b1c      	ldr	r3, [pc, #112]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019400:	2200      	movs	r2, #0
 8019402:	621a      	str	r2, [r3, #32]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8019404:	481a      	ldr	r0, [pc, #104]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019406:	f7ed fb55 	bl	8006ab4 <HAL_QSPI_Init>
 801940a:	4603      	mov	r3, r0
 801940c:	2b00      	cmp	r3, #0
 801940e:	d001      	beq.n	8019414 <BSP_QSPI_Init+0x7c>
  {
    return QSPI_ERROR;
 8019410:	2301      	movs	r3, #1
 8019412:	e028      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8019414:	4816      	ldr	r0, [pc, #88]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019416:	f000 fa45 	bl	80198a4 <QSPI_ResetMemory>
 801941a:	4603      	mov	r3, r0
 801941c:	2b00      	cmp	r3, #0
 801941e:	d001      	beq.n	8019424 <BSP_QSPI_Init+0x8c>
  {
    return QSPI_NOT_SUPPORTED;
 8019420:	2304      	movs	r3, #4
 8019422:	e020      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* Put QSPI memory in QPI mode */
  if( QSPI_EnterMemory_QPI( &QSPIHandle )!=QSPI_OK )
 8019424:	4812      	ldr	r0, [pc, #72]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019426:	f000 fc5b 	bl	8019ce0 <QSPI_EnterMemory_QPI>
 801942a:	4603      	mov	r3, r0
 801942c:	2b00      	cmp	r3, #0
 801942e:	d001      	beq.n	8019434 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_NOT_SUPPORTED;
 8019430:	2304      	movs	r3, #4
 8019432:	e018      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* Set the QSPI memory in 4-bytes address mode */
  if (QSPI_EnterFourBytesAddress(&QSPIHandle) != QSPI_OK)
 8019434:	480e      	ldr	r0, [pc, #56]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019436:	f000 fb5d 	bl	8019af4 <QSPI_EnterFourBytesAddress>
 801943a:	4603      	mov	r3, r0
 801943c:	2b00      	cmp	r3, #0
 801943e:	d001      	beq.n	8019444 <BSP_QSPI_Init+0xac>
  {
    return QSPI_NOT_SUPPORTED;
 8019440:	2304      	movs	r3, #4
 8019442:	e010      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* Configuration of the dummy cycles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8019444:	480a      	ldr	r0, [pc, #40]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019446:	f000 fb90 	bl	8019b6a <QSPI_DummyCyclesCfg>
 801944a:	4603      	mov	r3, r0
 801944c:	2b00      	cmp	r3, #0
 801944e:	d001      	beq.n	8019454 <BSP_QSPI_Init+0xbc>
  {
    return QSPI_NOT_SUPPORTED;
 8019450:	2304      	movs	r3, #4
 8019452:	e008      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  /* Configuration of the Output driver strength on memory side */
  if( QSPI_OutDrvStrengthCfg( &QSPIHandle ) != QSPI_OK )
 8019454:	4806      	ldr	r0, [pc, #24]	; (8019470 <BSP_QSPI_Init+0xd8>)
 8019456:	f000 fc8f 	bl	8019d78 <QSPI_OutDrvStrengthCfg>
 801945a:	4603      	mov	r3, r0
 801945c:	2b00      	cmp	r3, #0
 801945e:	d001      	beq.n	8019464 <BSP_QSPI_Init+0xcc>
  {
    return QSPI_NOT_SUPPORTED;
 8019460:	2304      	movs	r3, #4
 8019462:	e000      	b.n	8019466 <BSP_QSPI_Init+0xce>
  }

  return QSPI_OK;
 8019464:	2300      	movs	r3, #0
}
 8019466:	4618      	mov	r0, r3
 8019468:	3708      	adds	r7, #8
 801946a:	46bd      	mov	sp, r7
 801946c:	bd80      	pop	{r7, pc}
 801946e:	bf00      	nop
 8019470:	200320ec 	.word	0x200320ec
 8019474:	a0001000 	.word	0xa0001000

08019478 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8019478:	b580      	push	{r7, lr}
 801947a:	b092      	sub	sp, #72	; 0x48
 801947c:	af00      	add	r7, sp, #0
 801947e:	60f8      	str	r0, [r7, #12]
 8019480:	60b9      	str	r1, [r7, #8]
 8019482:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the read command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019484:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019488:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = QPI_READ_4_BYTE_ADDR_CMD;
 801948a:	23ec      	movs	r3, #236	; 0xec
 801948c:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 801948e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8019492:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AddressSize       = QSPI_ADDRESS_32_BITS;
 8019494:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8019498:	61fb      	str	r3, [r7, #28]
  s_command.Address           = ReadAddr;
 801949a:	68bb      	ldr	r3, [r7, #8]
 801949c:	617b      	str	r3, [r7, #20]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 801949e:	2300      	movs	r3, #0
 80194a0:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 80194a2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80194a6:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = MX25L512_DUMMY_CYCLES_READ_QUAD_IO;
 80194a8:	230a      	movs	r3, #10
 80194aa:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = Size;
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80194b0:	2300      	movs	r3, #0
 80194b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80194b4:	2300      	movs	r3, #0
 80194b6:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80194b8:	2300      	movs	r3, #0
 80194ba:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80194bc:	f107 0310 	add.w	r3, r7, #16
 80194c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80194c4:	4619      	mov	r1, r3
 80194c6:	4815      	ldr	r0, [pc, #84]	; (801951c <BSP_QSPI_Read+0xa4>)
 80194c8:	f7ed fbae 	bl	8006c28 <HAL_QSPI_Command>
 80194cc:	4603      	mov	r3, r0
 80194ce:	2b00      	cmp	r3, #0
 80194d0:	d001      	beq.n	80194d6 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 80194d2:	2301      	movs	r3, #1
 80194d4:	e01d      	b.n	8019512 <BSP_QSPI_Read+0x9a>
  }

  /* Set S# timing for Read command */
  MODIFY_REG(QSPIHandle.Instance->DCR, QUADSPI_DCR_CSHT, QSPI_CS_HIGH_TIME_1_CYCLE);
 80194d6:	4b11      	ldr	r3, [pc, #68]	; (801951c <BSP_QSPI_Read+0xa4>)
 80194d8:	681b      	ldr	r3, [r3, #0]
 80194da:	4a10      	ldr	r2, [pc, #64]	; (801951c <BSP_QSPI_Read+0xa4>)
 80194dc:	6812      	ldr	r2, [r2, #0]
 80194de:	6852      	ldr	r2, [r2, #4]
 80194e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80194e4:	605a      	str	r2, [r3, #4]

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80194e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80194ea:	68f9      	ldr	r1, [r7, #12]
 80194ec:	480b      	ldr	r0, [pc, #44]	; (801951c <BSP_QSPI_Read+0xa4>)
 80194ee:	f7ed fc8b 	bl	8006e08 <HAL_QSPI_Receive>
 80194f2:	4603      	mov	r3, r0
 80194f4:	2b00      	cmp	r3, #0
 80194f6:	d001      	beq.n	80194fc <BSP_QSPI_Read+0x84>
  {
    return QSPI_ERROR;
 80194f8:	2301      	movs	r3, #1
 80194fa:	e00a      	b.n	8019512 <BSP_QSPI_Read+0x9a>
  }

  /* Restore S# timing for nonRead commands */
  MODIFY_REG(QSPIHandle.Instance->DCR, QUADSPI_DCR_CSHT, QSPI_CS_HIGH_TIME_4_CYCLE);
 80194fc:	4b07      	ldr	r3, [pc, #28]	; (801951c <BSP_QSPI_Read+0xa4>)
 80194fe:	681b      	ldr	r3, [r3, #0]
 8019500:	4a06      	ldr	r2, [pc, #24]	; (801951c <BSP_QSPI_Read+0xa4>)
 8019502:	6812      	ldr	r2, [r2, #0]
 8019504:	6852      	ldr	r2, [r2, #4]
 8019506:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 801950a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 801950e:	605a      	str	r2, [r3, #4]

  return QSPI_OK;
 8019510:	2300      	movs	r3, #0
}
 8019512:	4618      	mov	r0, r3
 8019514:	3748      	adds	r7, #72	; 0x48
 8019516:	46bd      	mov	sp, r7
 8019518:	bd80      	pop	{r7, pc}
 801951a:	bf00      	nop
 801951c:	200320ec 	.word	0x200320ec

08019520 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8019520:	b580      	push	{r7, lr}
 8019522:	b096      	sub	sp, #88	; 0x58
 8019524:	af00      	add	r7, sp, #0
 8019526:	60f8      	str	r0, [r7, #12]
 8019528:	60b9      	str	r1, [r7, #8]
 801952a:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25L512_PAGE_SIZE - (WriteAddr % MX25L512_PAGE_SIZE);
 801952c:	68bb      	ldr	r3, [r7, #8]
 801952e:	b2db      	uxtb	r3, r3
 8019530:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8019534:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8019536:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	429a      	cmp	r2, r3
 801953c:	d901      	bls.n	8019542 <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 801953e:	687b      	ldr	r3, [r7, #4]
 8019540:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 8019542:	68bb      	ldr	r3, [r7, #8]
 8019544:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8019546:	68ba      	ldr	r2, [r7, #8]
 8019548:	687b      	ldr	r3, [r7, #4]
 801954a:	4413      	add	r3, r2
 801954c:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 801954e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019552:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.Instruction       = QPI_PAGE_PROG_4_BYTE_ADDR_CMD;
 8019554:	2312      	movs	r3, #18
 8019556:	617b      	str	r3, [r7, #20]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8019558:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 801955c:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.AddressSize       = QSPI_ADDRESS_32_BITS;
 801955e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8019562:	623b      	str	r3, [r7, #32]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019564:	2300      	movs	r3, #0
 8019566:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019568:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 801956c:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DummyCycles       = 0;
 801956e:	2300      	movs	r3, #0
 8019570:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019572:	2300      	movs	r3, #0
 8019574:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019576:	2300      	movs	r3, #0
 8019578:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 801957a:	2300      	movs	r3, #0
 801957c:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    s_command.Address = current_addr;
 801957e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019580:	61bb      	str	r3, [r7, #24]
    s_command.NbData  = current_size;
 8019582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019584:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8019586:	4824      	ldr	r0, [pc, #144]	; (8019618 <BSP_QSPI_Write+0xf8>)
 8019588:	f000 fcb0 	bl	8019eec <QSPI_WriteEnable>
 801958c:	4603      	mov	r3, r0
 801958e:	2b00      	cmp	r3, #0
 8019590:	d001      	beq.n	8019596 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 8019592:	2301      	movs	r3, #1
 8019594:	e03b      	b.n	801960e <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019596:	f107 0314 	add.w	r3, r7, #20
 801959a:	f241 3288 	movw	r2, #5000	; 0x1388
 801959e:	4619      	mov	r1, r3
 80195a0:	481d      	ldr	r0, [pc, #116]	; (8019618 <BSP_QSPI_Write+0xf8>)
 80195a2:	f7ed fb41 	bl	8006c28 <HAL_QSPI_Command>
 80195a6:	4603      	mov	r3, r0
 80195a8:	2b00      	cmp	r3, #0
 80195aa:	d001      	beq.n	80195b0 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 80195ac:	2301      	movs	r3, #1
 80195ae:	e02e      	b.n	801960e <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80195b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80195b4:	68f9      	ldr	r1, [r7, #12]
 80195b6:	4818      	ldr	r0, [pc, #96]	; (8019618 <BSP_QSPI_Write+0xf8>)
 80195b8:	f7ed fb96 	bl	8006ce8 <HAL_QSPI_Transmit>
 80195bc:	4603      	mov	r3, r0
 80195be:	2b00      	cmp	r3, #0
 80195c0:	d001      	beq.n	80195c6 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 80195c2:	2301      	movs	r3, #1
 80195c4:	e023      	b.n	801960e <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80195c6:	f241 3188 	movw	r1, #5000	; 0x1388
 80195ca:	4813      	ldr	r0, [pc, #76]	; (8019618 <BSP_QSPI_Write+0xf8>)
 80195cc:	f000 fcd7 	bl	8019f7e <QSPI_AutoPollingMemReady>
 80195d0:	4603      	mov	r3, r0
 80195d2:	2b00      	cmp	r3, #0
 80195d4:	d001      	beq.n	80195da <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 80195d6:	2301      	movs	r3, #1
 80195d8:	e019      	b.n	801960e <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80195da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80195dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80195de:	4413      	add	r3, r2
 80195e0:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 80195e2:	68fa      	ldr	r2, [r7, #12]
 80195e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80195e6:	4413      	add	r3, r2
 80195e8:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25L512_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25L512_PAGE_SIZE;
 80195ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80195ec:	f503 7280 	add.w	r2, r3, #256	; 0x100
 80195f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80195f2:	429a      	cmp	r2, r3
 80195f4:	d903      	bls.n	80195fe <BSP_QSPI_Write+0xde>
 80195f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80195f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80195fa:	1ad3      	subs	r3, r2, r3
 80195fc:	e001      	b.n	8019602 <BSP_QSPI_Write+0xe2>
 80195fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8019602:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 8019604:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019606:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019608:	429a      	cmp	r2, r3
 801960a:	d3b8      	bcc.n	801957e <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 801960c:	2300      	movs	r3, #0
}
 801960e:	4618      	mov	r0, r3
 8019610:	3758      	adds	r7, #88	; 0x58
 8019612:	46bd      	mov	sp, r7
 8019614:	bd80      	pop	{r7, pc}
 8019616:	bf00      	nop
 8019618:	200320ec 	.word	0x200320ec

0801961c <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 801961c:	b580      	push	{r7, lr}
 801961e:	b090      	sub	sp, #64	; 0x40
 8019620:	af00      	add	r7, sp, #0
 8019622:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the erase command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019624:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019628:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = SUBSECTOR_ERASE_4_BYTE_ADDR_CMD;
 801962a:	2321      	movs	r3, #33	; 0x21
 801962c:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 801962e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8019632:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AddressSize       = QSPI_ADDRESS_32_BITS;
 8019634:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8019638:	617b      	str	r3, [r7, #20]
  s_command.Address           = BlockAddress;
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	60fb      	str	r3, [r7, #12]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 801963e:	2300      	movs	r3, #0
 8019640:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 8019642:	2300      	movs	r3, #0
 8019644:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 8019646:	2300      	movs	r3, #0
 8019648:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 801964a:	2300      	movs	r3, #0
 801964c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 801964e:	2300      	movs	r3, #0
 8019650:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019652:	2300      	movs	r3, #0
 8019654:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8019656:	4812      	ldr	r0, [pc, #72]	; (80196a0 <BSP_QSPI_Erase_Block+0x84>)
 8019658:	f000 fc48 	bl	8019eec <QSPI_WriteEnable>
 801965c:	4603      	mov	r3, r0
 801965e:	2b00      	cmp	r3, #0
 8019660:	d001      	beq.n	8019666 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8019662:	2301      	movs	r3, #1
 8019664:	e017      	b.n	8019696 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019666:	f107 0308 	add.w	r3, r7, #8
 801966a:	f241 3288 	movw	r2, #5000	; 0x1388
 801966e:	4619      	mov	r1, r3
 8019670:	480b      	ldr	r0, [pc, #44]	; (80196a0 <BSP_QSPI_Erase_Block+0x84>)
 8019672:	f7ed fad9 	bl	8006c28 <HAL_QSPI_Command>
 8019676:	4603      	mov	r3, r0
 8019678:	2b00      	cmp	r3, #0
 801967a:	d001      	beq.n	8019680 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 801967c:	2301      	movs	r3, #1
 801967e:	e00a      	b.n	8019696 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25L512_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 8019680:	f44f 7148 	mov.w	r1, #800	; 0x320
 8019684:	4806      	ldr	r0, [pc, #24]	; (80196a0 <BSP_QSPI_Erase_Block+0x84>)
 8019686:	f000 fc7a 	bl	8019f7e <QSPI_AutoPollingMemReady>
 801968a:	4603      	mov	r3, r0
 801968c:	2b00      	cmp	r3, #0
 801968e:	d001      	beq.n	8019694 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8019690:	2301      	movs	r3, #1
 8019692:	e000      	b.n	8019696 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8019694:	2300      	movs	r3, #0
}
 8019696:	4618      	mov	r0, r3
 8019698:	3740      	adds	r7, #64	; 0x40
 801969a:	46bd      	mov	sp, r7
 801969c:	bd80      	pop	{r7, pc}
 801969e:	bf00      	nop
 80196a0:	200320ec 	.word	0x200320ec

080196a4 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 80196a4:	b580      	push	{r7, lr}
 80196a6:	b090      	sub	sp, #64	; 0x40
 80196a8:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef s_command;
  uint8_t reg;

  /* Initialize the read flag status register command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80196aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80196ae:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = READ_STATUS_REG_CMD;
 80196b0:	2305      	movs	r3, #5
 80196b2:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80196b4:	2300      	movs	r3, #0
 80196b6:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80196b8:	2300      	movs	r3, #0
 80196ba:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_4_LINES;
 80196bc:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80196c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 80196c2:	2300      	movs	r3, #0
 80196c4:	61fb      	str	r3, [r7, #28]
  s_command.NbData            = 1;
 80196c6:	2301      	movs	r3, #1
 80196c8:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80196ca:	2300      	movs	r3, #0
 80196cc:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80196ce:	2300      	movs	r3, #0
 80196d0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80196d2:	2300      	movs	r3, #0
 80196d4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80196d6:	f107 0308 	add.w	r3, r7, #8
 80196da:	f241 3288 	movw	r2, #5000	; 0x1388
 80196de:	4619      	mov	r1, r3
 80196e0:	480f      	ldr	r0, [pc, #60]	; (8019720 <BSP_QSPI_GetStatus+0x7c>)
 80196e2:	f7ed faa1 	bl	8006c28 <HAL_QSPI_Command>
 80196e6:	4603      	mov	r3, r0
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	d001      	beq.n	80196f0 <BSP_QSPI_GetStatus+0x4c>
  {
    return QSPI_ERROR;
 80196ec:	2301      	movs	r3, #1
 80196ee:	e013      	b.n	8019718 <BSP_QSPI_GetStatus+0x74>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80196f0:	1dfb      	adds	r3, r7, #7
 80196f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80196f6:	4619      	mov	r1, r3
 80196f8:	4809      	ldr	r0, [pc, #36]	; (8019720 <BSP_QSPI_GetStatus+0x7c>)
 80196fa:	f7ed fb85 	bl	8006e08 <HAL_QSPI_Receive>
 80196fe:	4603      	mov	r3, r0
 8019700:	2b00      	cmp	r3, #0
 8019702:	d001      	beq.n	8019708 <BSP_QSPI_GetStatus+0x64>
  {
    return QSPI_ERROR;
 8019704:	2301      	movs	r3, #1
 8019706:	e007      	b.n	8019718 <BSP_QSPI_GetStatus+0x74>
  }

  /* Check the value of the register*/
  if ((reg & MX25L512_SR_WIP) == 0)
 8019708:	79fb      	ldrb	r3, [r7, #7]
 801970a:	f003 0301 	and.w	r3, r3, #1
 801970e:	2b00      	cmp	r3, #0
 8019710:	d101      	bne.n	8019716 <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_OK;
 8019712:	2300      	movs	r3, #0
 8019714:	e000      	b.n	8019718 <BSP_QSPI_GetStatus+0x74>
  }
  else
  {
    return QSPI_BUSY;
 8019716:	2302      	movs	r3, #2
  }
}
 8019718:	4618      	mov	r0, r3
 801971a:	3740      	adds	r7, #64	; 0x40
 801971c:	46bd      	mov	sp, r7
 801971e:	bd80      	pop	{r7, pc}
 8019720:	200320ec 	.word	0x200320ec

08019724 <BSP_QSPI_MspInit>:
  *           - Peripheral's GPIO Configuration
  *           - NVIC configuration for QSPI interrupt
  * @retval None
  */
__weak void BSP_QSPI_MspInit(QSPI_HandleTypeDef *hqspi, void *Params)
{
 8019724:	b580      	push	{r7, lr}
 8019726:	b08e      	sub	sp, #56	; 0x38
 8019728:	af00      	add	r7, sp, #0
 801972a:	6078      	str	r0, [r7, #4]
 801972c:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable the QuadSPI memory interface clock */
  QSPI_CLK_ENABLE();
 801972e:	4a5a      	ldr	r2, [pc, #360]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019730:	4b59      	ldr	r3, [pc, #356]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8019734:	f043 0302 	orr.w	r3, r3, #2
 8019738:	6393      	str	r3, [r2, #56]	; 0x38
 801973a:	4b57      	ldr	r3, [pc, #348]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 801973c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801973e:	f003 0302 	and.w	r3, r3, #2
 8019742:	623b      	str	r3, [r7, #32]
 8019744:	6a3b      	ldr	r3, [r7, #32]
  /* Reset the QuadSPI memory interface */
  QSPI_FORCE_RESET();
 8019746:	4a54      	ldr	r2, [pc, #336]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019748:	4b53      	ldr	r3, [pc, #332]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 801974a:	699b      	ldr	r3, [r3, #24]
 801974c:	f043 0302 	orr.w	r3, r3, #2
 8019750:	6193      	str	r3, [r2, #24]
  QSPI_RELEASE_RESET();
 8019752:	4a51      	ldr	r2, [pc, #324]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019754:	4b50      	ldr	r3, [pc, #320]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019756:	699b      	ldr	r3, [r3, #24]
 8019758:	f023 0302 	bic.w	r3, r3, #2
 801975c:	6193      	str	r3, [r2, #24]
  /* Enable GPIO clocks */
  QSPI_CS_GPIO_CLK_ENABLE();
 801975e:	4a4e      	ldr	r2, [pc, #312]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019760:	4b4d      	ldr	r3, [pc, #308]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019764:	f043 0302 	orr.w	r3, r3, #2
 8019768:	6313      	str	r3, [r2, #48]	; 0x30
 801976a:	4b4b      	ldr	r3, [pc, #300]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 801976c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801976e:	f003 0302 	and.w	r3, r3, #2
 8019772:	61fb      	str	r3, [r7, #28]
 8019774:	69fb      	ldr	r3, [r7, #28]
  QSPI_CLK_GPIO_CLK_ENABLE();
 8019776:	4a48      	ldr	r2, [pc, #288]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019778:	4b47      	ldr	r3, [pc, #284]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 801977a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801977c:	f043 0302 	orr.w	r3, r3, #2
 8019780:	6313      	str	r3, [r2, #48]	; 0x30
 8019782:	4b45      	ldr	r3, [pc, #276]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019786:	f003 0302 	and.w	r3, r3, #2
 801978a:	61bb      	str	r3, [r7, #24]
 801978c:	69bb      	ldr	r3, [r7, #24]
  QSPI_D0_GPIO_CLK_ENABLE();
 801978e:	4a42      	ldr	r2, [pc, #264]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019790:	4b41      	ldr	r3, [pc, #260]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 8019792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019794:	f043 0304 	orr.w	r3, r3, #4
 8019798:	6313      	str	r3, [r2, #48]	; 0x30
 801979a:	4b3f      	ldr	r3, [pc, #252]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 801979c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801979e:	f003 0304 	and.w	r3, r3, #4
 80197a2:	617b      	str	r3, [r7, #20]
 80197a4:	697b      	ldr	r3, [r7, #20]
  QSPI_D1_GPIO_CLK_ENABLE();
 80197a6:	4a3c      	ldr	r2, [pc, #240]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197a8:	4b3b      	ldr	r3, [pc, #236]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197ac:	f043 0304 	orr.w	r3, r3, #4
 80197b0:	6313      	str	r3, [r2, #48]	; 0x30
 80197b2:	4b39      	ldr	r3, [pc, #228]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197b6:	f003 0304 	and.w	r3, r3, #4
 80197ba:	613b      	str	r3, [r7, #16]
 80197bc:	693b      	ldr	r3, [r7, #16]
  QSPI_D2_GPIO_CLK_ENABLE();
 80197be:	4a36      	ldr	r2, [pc, #216]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197c0:	4b35      	ldr	r3, [pc, #212]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197c4:	f043 0310 	orr.w	r3, r3, #16
 80197c8:	6313      	str	r3, [r2, #48]	; 0x30
 80197ca:	4b33      	ldr	r3, [pc, #204]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197ce:	f003 0310 	and.w	r3, r3, #16
 80197d2:	60fb      	str	r3, [r7, #12]
 80197d4:	68fb      	ldr	r3, [r7, #12]
  QSPI_D3_GPIO_CLK_ENABLE();
 80197d6:	4a30      	ldr	r2, [pc, #192]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197d8:	4b2f      	ldr	r3, [pc, #188]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197dc:	f043 0308 	orr.w	r3, r3, #8
 80197e0:	6313      	str	r3, [r2, #48]	; 0x30
 80197e2:	4b2d      	ldr	r3, [pc, #180]	; (8019898 <BSP_QSPI_MspInit+0x174>)
 80197e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80197e6:	f003 0308 	and.w	r3, r3, #8
 80197ea:	60bb      	str	r3, [r7, #8]
 80197ec:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* QSPI CS GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_CS_PIN;
 80197ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80197f2:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_CS_PIN_AF;
 80197f4:	2309      	movs	r3, #9
 80197f6:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80197f8:	2302      	movs	r3, #2
 80197fa:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80197fc:	2301      	movs	r3, #1
 80197fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8019800:	2302      	movs	r3, #2
 8019802:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(QSPI_CS_GPIO_PORT, &gpio_init_structure);
 8019804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019808:	4619      	mov	r1, r3
 801980a:	4824      	ldr	r0, [pc, #144]	; (801989c <BSP_QSPI_MspInit+0x178>)
 801980c:	f7e9 fd54 	bl	80032b8 <HAL_GPIO_Init>
  /* QSPI CLK GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_CLK_PIN;
 8019810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019814:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_CLK_PIN_AF;
 8019816:	2309      	movs	r3, #9
 8019818:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Pull      = GPIO_NOPULL;
 801981a:	2300      	movs	r3, #0
 801981c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(QSPI_CLK_GPIO_PORT, &gpio_init_structure);
 801981e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019822:	4619      	mov	r1, r3
 8019824:	481e      	ldr	r0, [pc, #120]	; (80198a0 <BSP_QSPI_MspInit+0x17c>)
 8019826:	f7e9 fd47 	bl	80032b8 <HAL_GPIO_Init>
  /* QSPI D0 GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_D0_PIN;
 801982a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801982e:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_D0_PIN_AF;
 8019830:	230a      	movs	r3, #10
 8019832:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(QSPI_D0_GPIO_PORT, &gpio_init_structure);
 8019834:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019838:	4619      	mov	r1, r3
 801983a:	4819      	ldr	r0, [pc, #100]	; (80198a0 <BSP_QSPI_MspInit+0x17c>)
 801983c:	f7e9 fd3c 	bl	80032b8 <HAL_GPIO_Init>
  /* QSPI D1 GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_D1_PIN;
 8019840:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019844:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_D1_PIN_AF;
 8019846:	230a      	movs	r3, #10
 8019848:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(QSPI_D1_GPIO_PORT, &gpio_init_structure);
 801984a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801984e:	4619      	mov	r1, r3
 8019850:	4813      	ldr	r0, [pc, #76]	; (80198a0 <BSP_QSPI_MspInit+0x17c>)
 8019852:	f7e9 fd31 	bl	80032b8 <HAL_GPIO_Init>
  /* QSPI D2 GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_D2_PIN;
 8019856:	2380      	movs	r3, #128	; 0x80
 8019858:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_D2_PIN_AF;
 801985a:	2309      	movs	r3, #9
 801985c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(QSPI_D2_GPIO_PORT, &gpio_init_structure);
 801985e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019862:	4619      	mov	r1, r3
 8019864:	480e      	ldr	r0, [pc, #56]	; (80198a0 <BSP_QSPI_MspInit+0x17c>)
 8019866:	f7e9 fd27 	bl	80032b8 <HAL_GPIO_Init>
  /* QSPI D3 GPIO pin configuration  */
  gpio_init_structure.Pin       = QSPI_D3_PIN;
 801986a:	2340      	movs	r3, #64	; 0x40
 801986c:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Alternate = QSPI_D3_PIN_AF;
 801986e:	2309      	movs	r3, #9
 8019870:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(QSPI_D3_GPIO_PORT, &gpio_init_structure);
 8019872:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019876:	4619      	mov	r1, r3
 8019878:	4809      	ldr	r0, [pc, #36]	; (80198a0 <BSP_QSPI_MspInit+0x17c>)
 801987a:	f7e9 fd1d 	bl	80032b8 <HAL_GPIO_Init>

  /*##-3- Configure the NVIC for QSPI #########################################*/
  /* NVIC configuration for QSPI interrupt */
  HAL_NVIC_SetPriority(QUADSPI_IRQn, 0x0F, 0);
 801987e:	2200      	movs	r2, #0
 8019880:	210f      	movs	r1, #15
 8019882:	205c      	movs	r0, #92	; 0x5c
 8019884:	f7e8 f9cf 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 8019888:	205c      	movs	r0, #92	; 0x5c
 801988a:	f7e8 f9e8 	bl	8001c5e <HAL_NVIC_EnableIRQ>
}
 801988e:	bf00      	nop
 8019890:	3738      	adds	r7, #56	; 0x38
 8019892:	46bd      	mov	sp, r7
 8019894:	bd80      	pop	{r7, pc}
 8019896:	bf00      	nop
 8019898:	40023800 	.word	0x40023800
 801989c:	40020400 	.word	0x40020400
 80198a0:	40021400 	.word	0x40021400

080198a4 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80198a4:	b580      	push	{r7, lr}
 80198a6:	b098      	sub	sp, #96	; 0x60
 80198a8:	af00      	add	r7, sp, #0
 80198aa:	6078      	str	r0, [r7, #4]
  QSPI_AutoPollingTypeDef  s_config;
  uint8_t                  reg;

  /* Send command RESET command in QPI mode (QUAD I/Os) */
  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80198ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80198b0:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction       = RESET_ENABLE_CMD;
 80198b2:	2366      	movs	r3, #102	; 0x66
 80198b4:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80198b6:	2300      	movs	r3, #0
 80198b8:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80198ba:	2300      	movs	r3, #0
 80198bc:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode          = QSPI_DATA_NONE;
 80198be:	2300      	movs	r3, #0
 80198c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles       = 0;
 80198c2:	2300      	movs	r3, #0
 80198c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80198c6:	2300      	movs	r3, #0
 80198c8:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80198ca:	2300      	movs	r3, #0
 80198cc:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80198ce:	2300      	movs	r3, #0
 80198d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80198d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80198d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80198da:	4619      	mov	r1, r3
 80198dc:	6878      	ldr	r0, [r7, #4]
 80198de:	f7ed f9a3 	bl	8006c28 <HAL_QSPI_Command>
 80198e2:	4603      	mov	r3, r0
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d001      	beq.n	80198ec <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 80198e8:	2301      	movs	r3, #1
 80198ea:	e0ff      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }
  /* Send the reset memory command */
  s_command.Instruction = RESET_MEMORY_CMD;
 80198ec:	2399      	movs	r3, #153	; 0x99
 80198ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80198f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80198f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80198f8:	4619      	mov	r1, r3
 80198fa:	6878      	ldr	r0, [r7, #4]
 80198fc:	f7ed f994 	bl	8006c28 <HAL_QSPI_Command>
 8019900:	4603      	mov	r3, r0
 8019902:	2b00      	cmp	r3, #0
 8019904:	d001      	beq.n	801990a <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8019906:	2301      	movs	r3, #1
 8019908:	e0f0      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Send command RESET command in SPI mode */
  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 801990a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801990e:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction       = RESET_ENABLE_CMD;
 8019910:	2366      	movs	r3, #102	; 0x66
 8019912:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019914:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8019918:	f241 3288 	movw	r2, #5000	; 0x1388
 801991c:	4619      	mov	r1, r3
 801991e:	6878      	ldr	r0, [r7, #4]
 8019920:	f7ed f982 	bl	8006c28 <HAL_QSPI_Command>
 8019924:	4603      	mov	r3, r0
 8019926:	2b00      	cmp	r3, #0
 8019928:	d001      	beq.n	801992e <QSPI_ResetMemory+0x8a>
  {
    return QSPI_ERROR;
 801992a:	2301      	movs	r3, #1
 801992c:	e0de      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }
  /* Send the reset memory command */
  s_command.Instruction = RESET_MEMORY_CMD;
 801992e:	2399      	movs	r3, #153	; 0x99
 8019930:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019932:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8019936:	f241 3288 	movw	r2, #5000	; 0x1388
 801993a:	4619      	mov	r1, r3
 801993c:	6878      	ldr	r0, [r7, #4]
 801993e:	f7ed f973 	bl	8006c28 <HAL_QSPI_Command>
 8019942:	4603      	mov	r3, r0
 8019944:	2b00      	cmp	r3, #0
 8019946:	d001      	beq.n	801994c <QSPI_ResetMemory+0xa8>
  {
    return QSPI_ERROR;
 8019948:	2301      	movs	r3, #1
 801994a:	e0cf      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* After reset CMD, 1000ms requested if QSPI memory SWReset occured during full chip erase operation */
  HAL_Delay( 1000 );
 801994c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019950:	f7e7 fb44 	bl	8000fdc <HAL_Delay>

  /* Configure automatic polling mode to wait the WIP bit=0 */
  s_config.Match           = 0;
 8019954:	2300      	movs	r3, #0
 8019956:	613b      	str	r3, [r7, #16]
  s_config.Mask            = MX25L512_SR_WIP;
 8019958:	2301      	movs	r3, #1
 801995a:	617b      	str	r3, [r7, #20]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 801995c:	2300      	movs	r3, #0
 801995e:	623b      	str	r3, [r7, #32]
  s_config.StatusBytesSize = 1;
 8019960:	2301      	movs	r3, #1
 8019962:	61fb      	str	r3, [r7, #28]
  s_config.Interval        = 0x10;
 8019964:	2310      	movs	r3, #16
 8019966:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8019968:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801996c:	627b      	str	r3, [r7, #36]	; 0x24

  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 801996e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8019972:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction     = READ_STATUS_REG_CMD;
 8019974:	2305      	movs	r3, #5
 8019976:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode        = QSPI_DATA_1_LINE;
 8019978:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 801997c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 801997e:	f107 0210 	add.w	r2, r7, #16
 8019982:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8019986:	f241 3388 	movw	r3, #5000	; 0x1388
 801998a:	6878      	ldr	r0, [r7, #4]
 801998c:	f7ed fad7 	bl	8006f3e <HAL_QSPI_AutoPolling>
 8019990:	4603      	mov	r3, r0
 8019992:	2b00      	cmp	r3, #0
 8019994:	d001      	beq.n	801999a <QSPI_ResetMemory+0xf6>
  {
    return QSPI_ERROR;
 8019996:	2301      	movs	r3, #1
 8019998:	e0a8      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 801999a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801999e:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction       = READ_STATUS_REG_CMD;
 80199a0:	2305      	movs	r3, #5
 80199a2:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80199a4:	2300      	movs	r3, #0
 80199a6:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80199a8:	2300      	movs	r3, #0
 80199aa:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode          = QSPI_DATA_1_LINE;
 80199ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80199b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles       = 0;
 80199b2:	2300      	movs	r3, #0
 80199b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData            = 1;
 80199b6:	2301      	movs	r3, #1
 80199b8:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80199ba:	2300      	movs	r3, #0
 80199bc:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80199be:	2300      	movs	r3, #0
 80199c0:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80199c2:	2300      	movs	r3, #0
 80199c4:	65fb      	str	r3, [r7, #92]	; 0x5c

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80199c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80199ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80199ce:	4619      	mov	r1, r3
 80199d0:	6878      	ldr	r0, [r7, #4]
 80199d2:	f7ed f929 	bl	8006c28 <HAL_QSPI_Command>
 80199d6:	4603      	mov	r3, r0
 80199d8:	2b00      	cmp	r3, #0
 80199da:	d001      	beq.n	80199e0 <QSPI_ResetMemory+0x13c>
  {
    return QSPI_ERROR;
 80199dc:	2301      	movs	r3, #1
 80199de:	e085      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80199e0:	f107 030f 	add.w	r3, r7, #15
 80199e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80199e8:	4619      	mov	r1, r3
 80199ea:	6878      	ldr	r0, [r7, #4]
 80199ec:	f7ed fa0c 	bl	8006e08 <HAL_QSPI_Receive>
 80199f0:	4603      	mov	r3, r0
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	d001      	beq.n	80199fa <QSPI_ResetMemory+0x156>
  {
    return QSPI_ERROR;
 80199f6:	2301      	movs	r3, #1
 80199f8:	e078      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Enable write operations, command in 1 bit */
  /* Enable write operations */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80199fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80199fe:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction       = WRITE_ENABLE_CMD;
 8019a00:	2306      	movs	r3, #6
 8019a02:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019a04:	2300      	movs	r3, #0
 8019a06:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019a08:	2300      	movs	r3, #0
 8019a0a:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode          = QSPI_DATA_NONE;
 8019a0c:	2300      	movs	r3, #0
 8019a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles       = 0;
 8019a10:	2300      	movs	r3, #0
 8019a12:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019a14:	2300      	movs	r3, #0
 8019a16:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019a18:	2300      	movs	r3, #0
 8019a1a:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019a1c:	2300      	movs	r3, #0
 8019a1e:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019a20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8019a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8019a28:	4619      	mov	r1, r3
 8019a2a:	6878      	ldr	r0, [r7, #4]
 8019a2c:	f7ed f8fc 	bl	8006c28 <HAL_QSPI_Command>
 8019a30:	4603      	mov	r3, r0
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d001      	beq.n	8019a3a <QSPI_ResetMemory+0x196>
  {
    return QSPI_ERROR;
 8019a36:	2301      	movs	r3, #1
 8019a38:	e058      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = MX25L512_SR_WREN;
 8019a3a:	2302      	movs	r3, #2
 8019a3c:	613b      	str	r3, [r7, #16]
  s_config.Mask            = MX25L512_SR_WREN;
 8019a3e:	2302      	movs	r3, #2
 8019a40:	617b      	str	r3, [r7, #20]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8019a42:	2300      	movs	r3, #0
 8019a44:	623b      	str	r3, [r7, #32]
  s_config.StatusBytesSize = 1;
 8019a46:	2301      	movs	r3, #1
 8019a48:	61fb      	str	r3, [r7, #28]
  s_config.Interval        = 0x10;
 8019a4a:	2310      	movs	r3, #16
 8019a4c:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8019a4e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8019a52:	627b      	str	r3, [r7, #36]	; 0x24

  s_command.Instruction    = READ_STATUS_REG_CMD;
 8019a54:	2305      	movs	r3, #5
 8019a56:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode       = QSPI_DATA_1_LINE;
 8019a58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8019a5c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019a5e:	f107 0210 	add.w	r2, r7, #16
 8019a62:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8019a66:	f241 3388 	movw	r3, #5000	; 0x1388
 8019a6a:	6878      	ldr	r0, [r7, #4]
 8019a6c:	f7ed fa67 	bl	8006f3e <HAL_QSPI_AutoPolling>
 8019a70:	4603      	mov	r3, r0
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	d001      	beq.n	8019a7a <QSPI_ResetMemory+0x1d6>
  {
    return QSPI_ERROR;
 8019a76:	2301      	movs	r3, #1
 8019a78:	e038      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Update the configuration register with new dummy cycles */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8019a7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8019a7e:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 8019a80:	2301      	movs	r3, #1
 8019a82:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019a84:	2300      	movs	r3, #0
 8019a86:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019a88:	2300      	movs	r3, #0
 8019a8a:	64bb      	str	r3, [r7, #72]	; 0x48
  s_command.DataMode          = QSPI_DATA_1_LINE;
 8019a8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8019a90:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DummyCycles       = 0;
 8019a92:	2300      	movs	r3, #0
 8019a94:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.NbData            = 1;
 8019a96:	2301      	movs	r3, #1
 8019a98:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019a9a:	2300      	movs	r3, #0
 8019a9c:	657b      	str	r3, [r7, #84]	; 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019a9e:	2300      	movs	r3, #0
 8019aa0:	65bb      	str	r3, [r7, #88]	; 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019aa2:	2300      	movs	r3, #0
 8019aa4:	65fb      	str	r3, [r7, #92]	; 0x5c

  /* Enable the Quad IO on the QSPI memory (Non-volatile bit) */
  reg |= MX25L512_SR_QUADEN;
 8019aa6:	7bfb      	ldrb	r3, [r7, #15]
 8019aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019aac:	b2db      	uxtb	r3, r3
 8019aae:	73fb      	strb	r3, [r7, #15]

  /* Configure the command */

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019ab0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8019ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8019ab8:	4619      	mov	r1, r3
 8019aba:	6878      	ldr	r0, [r7, #4]
 8019abc:	f7ed f8b4 	bl	8006c28 <HAL_QSPI_Command>
 8019ac0:	4603      	mov	r3, r0
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	d001      	beq.n	8019aca <QSPI_ResetMemory+0x226>
  {
    return QSPI_ERROR;
 8019ac6:	2301      	movs	r3, #1
 8019ac8:	e010      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019aca:	f107 030f 	add.w	r3, r7, #15
 8019ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8019ad2:	4619      	mov	r1, r3
 8019ad4:	6878      	ldr	r0, [r7, #4]
 8019ad6:	f7ed f907 	bl	8006ce8 <HAL_QSPI_Transmit>
 8019ada:	4603      	mov	r3, r0
 8019adc:	2b00      	cmp	r3, #0
 8019ade:	d001      	beq.n	8019ae4 <QSPI_ResetMemory+0x240>
  {
    return QSPI_ERROR;
 8019ae0:	2301      	movs	r3, #1
 8019ae2:	e003      	b.n	8019aec <QSPI_ResetMemory+0x248>
  }

  /* 40ms  Write Status/Configuration Register Cycle Time */
  HAL_Delay( 40 );
 8019ae4:	2028      	movs	r0, #40	; 0x28
 8019ae6:	f7e7 fa79 	bl	8000fdc <HAL_Delay>

  return QSPI_OK;
 8019aea:	2300      	movs	r3, #0
}
 8019aec:	4618      	mov	r0, r3
 8019aee:	3760      	adds	r7, #96	; 0x60
 8019af0:	46bd      	mov	sp, r7
 8019af2:	bd80      	pop	{r7, pc}

08019af4 <QSPI_EnterFourBytesAddress>:
  * @brief  This function set the QSPI memory in 4-byte address mode
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_EnterFourBytesAddress(QSPI_HandleTypeDef *hqspi)
{
 8019af4:	b580      	push	{r7, lr}
 8019af6:	b090      	sub	sp, #64	; 0x40
 8019af8:	af00      	add	r7, sp, #0
 8019afa:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019afc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019b00:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = ENTER_4_BYTE_ADDR_MODE_CMD;
 8019b02:	23b7      	movs	r3, #183	; 0xb7
 8019b04:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019b06:	2300      	movs	r3, #0
 8019b08:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019b0a:	2300      	movs	r3, #0
 8019b0c:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 8019b0e:	2300      	movs	r3, #0
 8019b10:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 8019b12:	2300      	movs	r3, #0
 8019b14:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019b16:	2300      	movs	r3, #0
 8019b18:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019b1a:	2300      	movs	r3, #0
 8019b1c:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019b1e:	2300      	movs	r3, #0
 8019b20:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != QSPI_OK)
 8019b22:	6878      	ldr	r0, [r7, #4]
 8019b24:	f000 f9e2 	bl	8019eec <QSPI_WriteEnable>
 8019b28:	4603      	mov	r3, r0
 8019b2a:	2b00      	cmp	r3, #0
 8019b2c:	d001      	beq.n	8019b32 <QSPI_EnterFourBytesAddress+0x3e>
  {
    return QSPI_ERROR;
 8019b2e:	2301      	movs	r3, #1
 8019b30:	e017      	b.n	8019b62 <QSPI_EnterFourBytesAddress+0x6e>
  }

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019b32:	f107 0308 	add.w	r3, r7, #8
 8019b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8019b3a:	4619      	mov	r1, r3
 8019b3c:	6878      	ldr	r0, [r7, #4]
 8019b3e:	f7ed f873 	bl	8006c28 <HAL_QSPI_Command>
 8019b42:	4603      	mov	r3, r0
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	d001      	beq.n	8019b4c <QSPI_EnterFourBytesAddress+0x58>
  {
    return QSPI_ERROR;
 8019b48:	2301      	movs	r3, #1
 8019b4a:	e00a      	b.n	8019b62 <QSPI_EnterFourBytesAddress+0x6e>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8019b4c:	f241 3188 	movw	r1, #5000	; 0x1388
 8019b50:	6878      	ldr	r0, [r7, #4]
 8019b52:	f000 fa14 	bl	8019f7e <QSPI_AutoPollingMemReady>
 8019b56:	4603      	mov	r3, r0
 8019b58:	2b00      	cmp	r3, #0
 8019b5a:	d001      	beq.n	8019b60 <QSPI_EnterFourBytesAddress+0x6c>
  {
    return QSPI_ERROR;
 8019b5c:	2301      	movs	r3, #1
 8019b5e:	e000      	b.n	8019b62 <QSPI_EnterFourBytesAddress+0x6e>
  }

  return QSPI_OK;
 8019b60:	2300      	movs	r3, #0
}
 8019b62:	4618      	mov	r0, r3
 8019b64:	3740      	adds	r7, #64	; 0x40
 8019b66:	46bd      	mov	sp, r7
 8019b68:	bd80      	pop	{r7, pc}

08019b6a <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8019b6a:	b580      	push	{r7, lr}
 8019b6c:	b094      	sub	sp, #80	; 0x50
 8019b6e:	af00      	add	r7, sp, #0
 8019b70:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint8_t reg[2];

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019b72:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019b76:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8019b78:	2305      	movs	r3, #5
 8019b7a:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019b7c:	2300      	movs	r3, #0
 8019b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019b80:	2300      	movs	r3, #0
 8019b82:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019b84:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019b88:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019b8a:	2300      	movs	r3, #0
 8019b8c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 1;
 8019b8e:	2301      	movs	r3, #1
 8019b90:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019b92:	2300      	movs	r3, #0
 8019b94:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019b96:	2300      	movs	r3, #0
 8019b98:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019b9a:	2300      	movs	r3, #0
 8019b9c:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019b9e:	f107 0310 	add.w	r3, r7, #16
 8019ba2:	f241 3288 	movw	r2, #5000	; 0x1388
 8019ba6:	4619      	mov	r1, r3
 8019ba8:	6878      	ldr	r0, [r7, #4]
 8019baa:	f7ed f83d 	bl	8006c28 <HAL_QSPI_Command>
 8019bae:	4603      	mov	r3, r0
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	d001      	beq.n	8019bb8 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8019bb4:	2301      	movs	r3, #1
 8019bb6:	e08f      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019bb8:	f107 030c 	add.w	r3, r7, #12
 8019bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8019bc0:	4619      	mov	r1, r3
 8019bc2:	6878      	ldr	r0, [r7, #4]
 8019bc4:	f7ed f920 	bl	8006e08 <HAL_QSPI_Receive>
 8019bc8:	4603      	mov	r3, r0
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d001      	beq.n	8019bd2 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8019bce:	2301      	movs	r3, #1
 8019bd0:	e082      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Initialize the reading of configuration register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019bd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = READ_CFG_REG_CMD;
 8019bd8:	2315      	movs	r3, #21
 8019bda:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019bdc:	2300      	movs	r3, #0
 8019bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019be0:	2300      	movs	r3, #0
 8019be2:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019be4:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019be8:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019bea:	2300      	movs	r3, #0
 8019bec:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 1;
 8019bee:	2301      	movs	r3, #1
 8019bf0:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019bf2:	2300      	movs	r3, #0
 8019bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019bf6:	2300      	movs	r3, #0
 8019bf8:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019bfa:	2300      	movs	r3, #0
 8019bfc:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019bfe:	f107 0310 	add.w	r3, r7, #16
 8019c02:	f241 3288 	movw	r2, #5000	; 0x1388
 8019c06:	4619      	mov	r1, r3
 8019c08:	6878      	ldr	r0, [r7, #4]
 8019c0a:	f7ed f80d 	bl	8006c28 <HAL_QSPI_Command>
 8019c0e:	4603      	mov	r3, r0
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	d001      	beq.n	8019c18 <QSPI_DummyCyclesCfg+0xae>
  {
    return QSPI_ERROR;
 8019c14:	2301      	movs	r3, #1
 8019c16:	e05f      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019c18:	f107 030c 	add.w	r3, r7, #12
 8019c1c:	3301      	adds	r3, #1
 8019c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8019c22:	4619      	mov	r1, r3
 8019c24:	6878      	ldr	r0, [r7, #4]
 8019c26:	f7ed f8ef 	bl	8006e08 <HAL_QSPI_Receive>
 8019c2a:	4603      	mov	r3, r0
 8019c2c:	2b00      	cmp	r3, #0
 8019c2e:	d001      	beq.n	8019c34 <QSPI_DummyCyclesCfg+0xca>
  {
    return QSPI_ERROR;
 8019c30:	2301      	movs	r3, #1
 8019c32:	e051      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != QSPI_OK)
 8019c34:	6878      	ldr	r0, [r7, #4]
 8019c36:	f000 f959 	bl	8019eec <QSPI_WriteEnable>
 8019c3a:	4603      	mov	r3, r0
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d001      	beq.n	8019c44 <QSPI_DummyCyclesCfg+0xda>
  {
    return QSPI_ERROR;
 8019c40:	2301      	movs	r3, #1
 8019c42:	e049      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Update the configuration register with new dummy cycles */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019c44:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019c48:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 8019c4a:	2301      	movs	r3, #1
 8019c4c:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019c4e:	2300      	movs	r3, #0
 8019c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019c52:	2300      	movs	r3, #0
 8019c54:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019c56:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019c5a:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 2;
 8019c60:	2302      	movs	r3, #2
 8019c62:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019c64:	2300      	movs	r3, #0
 8019c66:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019c68:	2300      	movs	r3, #0
 8019c6a:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	647b      	str	r3, [r7, #68]	; 0x44

  /* MX25L512_DUMMY_CYCLES_READ_QUAD = 3 for 10 cycles in QPI mode */
  MODIFY_REG( reg[1], MX25L512_CR_NB_DUMMY, (MX25L512_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(MX25L512_CR_NB_DUMMY)));
 8019c70:	7b7b      	ldrb	r3, [r7, #13]
 8019c72:	b25b      	sxtb	r3, r3
 8019c74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019c78:	b25a      	sxtb	r2, r3
 8019c7a:	23c0      	movs	r3, #192	; 0xc0
 8019c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8019c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019c80:	fa93 f3a3 	rbit	r3, r3
 8019c84:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8019c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019c88:	fab3 f383 	clz	r3, r3
 8019c8c:	2103      	movs	r1, #3
 8019c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8019c92:	b25b      	sxtb	r3, r3
 8019c94:	4313      	orrs	r3, r2
 8019c96:	b25b      	sxtb	r3, r3
 8019c98:	b2db      	uxtb	r3, r3
 8019c9a:	737b      	strb	r3, [r7, #13]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019c9c:	f107 0310 	add.w	r3, r7, #16
 8019ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8019ca4:	4619      	mov	r1, r3
 8019ca6:	6878      	ldr	r0, [r7, #4]
 8019ca8:	f7ec ffbe 	bl	8006c28 <HAL_QSPI_Command>
 8019cac:	4603      	mov	r3, r0
 8019cae:	2b00      	cmp	r3, #0
 8019cb0:	d001      	beq.n	8019cb6 <QSPI_DummyCyclesCfg+0x14c>
  {
    return QSPI_ERROR;
 8019cb2:	2301      	movs	r3, #1
 8019cb4:	e010      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019cb6:	f107 030c 	add.w	r3, r7, #12
 8019cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8019cbe:	4619      	mov	r1, r3
 8019cc0:	6878      	ldr	r0, [r7, #4]
 8019cc2:	f7ed f811 	bl	8006ce8 <HAL_QSPI_Transmit>
 8019cc6:	4603      	mov	r3, r0
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d001      	beq.n	8019cd0 <QSPI_DummyCyclesCfg+0x166>
  {
    return QSPI_ERROR;
 8019ccc:	2301      	movs	r3, #1
 8019cce:	e003      	b.n	8019cd8 <QSPI_DummyCyclesCfg+0x16e>
  }

  /* 40ms  Write Status/Configuration Register Cycle Time */
  HAL_Delay( 40 );
 8019cd0:	2028      	movs	r0, #40	; 0x28
 8019cd2:	f7e7 f983 	bl	8000fdc <HAL_Delay>

  return QSPI_OK;
 8019cd6:	2300      	movs	r3, #0
}
 8019cd8:	4618      	mov	r0, r3
 8019cda:	3750      	adds	r7, #80	; 0x50
 8019cdc:	46bd      	mov	sp, r7
 8019cde:	bd80      	pop	{r7, pc}

08019ce0 <QSPI_EnterMemory_QPI>:
  * @brief  This function put QSPI memory in QPI mode (quad I/O).
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_EnterMemory_QPI( QSPI_HandleTypeDef *hqspi )
{
 8019ce0:	b580      	push	{r7, lr}
 8019ce2:	b096      	sub	sp, #88	; 0x58
 8019ce4:	af00      	add	r7, sp, #0
 8019ce6:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef      s_command;
  QSPI_AutoPollingTypeDef  s_config;

  /* Initialize the QPI enable command */
  /* QSPI memory is supported to be in SPI mode, so CMD on 1 LINE */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8019ce8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8019cec:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = ENTER_QUAD_CMD;
 8019cee:	2335      	movs	r3, #53	; 0x35
 8019cf0:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019cf2:	2300      	movs	r3, #0
 8019cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 8019cfa:	2300      	movs	r3, #0
 8019cfc:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8019cfe:	2300      	movs	r3, #0
 8019d00:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019d02:	2300      	movs	r3, #0
 8019d04:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019d06:	2300      	movs	r3, #0
 8019d08:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019d0a:	2300      	movs	r3, #0
 8019d0c:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019d0e:	f107 0320 	add.w	r3, r7, #32
 8019d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8019d16:	4619      	mov	r1, r3
 8019d18:	6878      	ldr	r0, [r7, #4]
 8019d1a:	f7ec ff85 	bl	8006c28 <HAL_QSPI_Command>
 8019d1e:	4603      	mov	r3, r0
 8019d20:	2b00      	cmp	r3, #0
 8019d22:	d001      	beq.n	8019d28 <QSPI_EnterMemory_QPI+0x48>
  {
    return QSPI_ERROR;
 8019d24:	2301      	movs	r3, #1
 8019d26:	e023      	b.n	8019d70 <QSPI_EnterMemory_QPI+0x90>
  }

  /* Configure automatic polling mode to wait the QUADEN bit=1 and WIP bit=0 */
  s_config.Match           = MX25L512_SR_QUADEN;
 8019d28:	2340      	movs	r3, #64	; 0x40
 8019d2a:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_QUADEN|MX25L512_SR_WIP;
 8019d2c:	2341      	movs	r3, #65	; 0x41
 8019d2e:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8019d30:	2300      	movs	r3, #0
 8019d32:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8019d34:	2301      	movs	r3, #1
 8019d36:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8019d38:	2310      	movs	r3, #16
 8019d3a:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8019d3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8019d40:	61fb      	str	r3, [r7, #28]

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019d42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019d46:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8019d48:	2305      	movs	r3, #5
 8019d4a:	623b      	str	r3, [r7, #32]
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019d4c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019d50:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019d52:	f107 0208 	add.w	r2, r7, #8
 8019d56:	f107 0120 	add.w	r1, r7, #32
 8019d5a:	f241 3388 	movw	r3, #5000	; 0x1388
 8019d5e:	6878      	ldr	r0, [r7, #4]
 8019d60:	f7ed f8ed 	bl	8006f3e <HAL_QSPI_AutoPolling>
 8019d64:	4603      	mov	r3, r0
 8019d66:	2b00      	cmp	r3, #0
 8019d68:	d001      	beq.n	8019d6e <QSPI_EnterMemory_QPI+0x8e>
  {
    return QSPI_ERROR;
 8019d6a:	2301      	movs	r3, #1
 8019d6c:	e000      	b.n	8019d70 <QSPI_EnterMemory_QPI+0x90>
  }

  return QSPI_OK;
 8019d6e:	2300      	movs	r3, #0
}
 8019d70:	4618      	mov	r0, r3
 8019d72:	3758      	adds	r7, #88	; 0x58
 8019d74:	46bd      	mov	sp, r7
 8019d76:	bd80      	pop	{r7, pc}

08019d78 <QSPI_OutDrvStrengthCfg>:
  * @brief  This function configure the Output driver strength on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_OutDrvStrengthCfg( QSPI_HandleTypeDef *hqspi )
{
 8019d78:	b580      	push	{r7, lr}
 8019d7a:	b094      	sub	sp, #80	; 0x50
 8019d7c:	af00      	add	r7, sp, #0
 8019d7e:	6078      	str	r0, [r7, #4]
  uint8_t reg[2];

//  reg[0] = 0x02;

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019d80:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019d84:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8019d86:	2305      	movs	r3, #5
 8019d88:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019d8a:	2300      	movs	r3, #0
 8019d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019d8e:	2300      	movs	r3, #0
 8019d90:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019d92:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019d96:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019d98:	2300      	movs	r3, #0
 8019d9a:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 1;
 8019d9c:	2301      	movs	r3, #1
 8019d9e:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019da0:	2300      	movs	r3, #0
 8019da2:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019da4:	2300      	movs	r3, #0
 8019da6:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019da8:	2300      	movs	r3, #0
 8019daa:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019dac:	f107 0310 	add.w	r3, r7, #16
 8019db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8019db4:	4619      	mov	r1, r3
 8019db6:	6878      	ldr	r0, [r7, #4]
 8019db8:	f7ec ff36 	bl	8006c28 <HAL_QSPI_Command>
 8019dbc:	4603      	mov	r3, r0
 8019dbe:	2b00      	cmp	r3, #0
 8019dc0:	d001      	beq.n	8019dc6 <QSPI_OutDrvStrengthCfg+0x4e>
  {
    return QSPI_ERROR;
 8019dc2:	2301      	movs	r3, #1
 8019dc4:	e08c      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019dc6:	f107 030c 	add.w	r3, r7, #12
 8019dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8019dce:	4619      	mov	r1, r3
 8019dd0:	6878      	ldr	r0, [r7, #4]
 8019dd2:	f7ed f819 	bl	8006e08 <HAL_QSPI_Receive>
 8019dd6:	4603      	mov	r3, r0
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d001      	beq.n	8019de0 <QSPI_OutDrvStrengthCfg+0x68>
  {
    return QSPI_ERROR;
 8019ddc:	2301      	movs	r3, #1
 8019dde:	e07f      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Initialize the reading of configuration register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019de0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019de4:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = READ_CFG_REG_CMD;
 8019de6:	2315      	movs	r3, #21
 8019de8:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019dea:	2300      	movs	r3, #0
 8019dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019dee:	2300      	movs	r3, #0
 8019df0:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019df2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019df6:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019df8:	2300      	movs	r3, #0
 8019dfa:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 1;
 8019dfc:	2301      	movs	r3, #1
 8019dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019e00:	2300      	movs	r3, #0
 8019e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019e04:	2300      	movs	r3, #0
 8019e06:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019e08:	2300      	movs	r3, #0
 8019e0a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019e0c:	f107 0310 	add.w	r3, r7, #16
 8019e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8019e14:	4619      	mov	r1, r3
 8019e16:	6878      	ldr	r0, [r7, #4]
 8019e18:	f7ec ff06 	bl	8006c28 <HAL_QSPI_Command>
 8019e1c:	4603      	mov	r3, r0
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d001      	beq.n	8019e26 <QSPI_OutDrvStrengthCfg+0xae>
  {
    return QSPI_ERROR;
 8019e22:	2301      	movs	r3, #1
 8019e24:	e05c      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019e26:	f107 030c 	add.w	r3, r7, #12
 8019e2a:	3301      	adds	r3, #1
 8019e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8019e30:	4619      	mov	r1, r3
 8019e32:	6878      	ldr	r0, [r7, #4]
 8019e34:	f7ec ffe8 	bl	8006e08 <HAL_QSPI_Receive>
 8019e38:	4603      	mov	r3, r0
 8019e3a:	2b00      	cmp	r3, #0
 8019e3c:	d001      	beq.n	8019e42 <QSPI_OutDrvStrengthCfg+0xca>
  {
    return QSPI_ERROR;
 8019e3e:	2301      	movs	r3, #1
 8019e40:	e04e      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8019e42:	4829      	ldr	r0, [pc, #164]	; (8019ee8 <QSPI_OutDrvStrengthCfg+0x170>)
 8019e44:	f000 f852 	bl	8019eec <QSPI_WriteEnable>
 8019e48:	4603      	mov	r3, r0
 8019e4a:	2b00      	cmp	r3, #0
 8019e4c:	d001      	beq.n	8019e52 <QSPI_OutDrvStrengthCfg+0xda>
  {
    return QSPI_ERROR;
 8019e4e:	2301      	movs	r3, #1
 8019e50:	e046      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Update the configuration register with new output driver strength */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019e52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019e56:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 8019e58:	2301      	movs	r3, #1
 8019e5a:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019e5c:	2300      	movs	r3, #0
 8019e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019e60:	2300      	movs	r3, #0
 8019e62:	633b      	str	r3, [r7, #48]	; 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019e64:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019e68:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DummyCycles       = 0;
 8019e6a:	2300      	movs	r3, #0
 8019e6c:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.NbData            = 2;
 8019e6e:	2302      	movs	r3, #2
 8019e70:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019e72:	2300      	movs	r3, #0
 8019e74:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019e76:	2300      	movs	r3, #0
 8019e78:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019e7a:	2300      	movs	r3, #0
 8019e7c:	647b      	str	r3, [r7, #68]	; 0x44

  /* Set Output Strength of the QSPI memory 15 ohms */
  MODIFY_REG( reg[1], MX25L512_CR_ODS, (MX25L512_CR_ODS_15 << POSITION_VAL(MX25L512_CR_ODS)));
 8019e7e:	7b7b      	ldrb	r3, [r7, #13]
 8019e80:	b25b      	sxtb	r3, r3
 8019e82:	f023 0307 	bic.w	r3, r3, #7
 8019e86:	b25a      	sxtb	r2, r3
 8019e88:	2307      	movs	r3, #7
 8019e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8019e8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019e8e:	fa93 f3a3 	rbit	r3, r3
 8019e92:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8019e94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019e96:	fab3 f383 	clz	r3, r3
 8019e9a:	2106      	movs	r1, #6
 8019e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8019ea0:	b25b      	sxtb	r3, r3
 8019ea2:	4313      	orrs	r3, r2
 8019ea4:	b25b      	sxtb	r3, r3
 8019ea6:	b2db      	uxtb	r3, r3
 8019ea8:	737b      	strb	r3, [r7, #13]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019eaa:	f107 0310 	add.w	r3, r7, #16
 8019eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8019eb2:	4619      	mov	r1, r3
 8019eb4:	6878      	ldr	r0, [r7, #4]
 8019eb6:	f7ec feb7 	bl	8006c28 <HAL_QSPI_Command>
 8019eba:	4603      	mov	r3, r0
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d001      	beq.n	8019ec4 <QSPI_OutDrvStrengthCfg+0x14c>
  {
    return QSPI_ERROR;
 8019ec0:	2301      	movs	r3, #1
 8019ec2:	e00d      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019ec4:	f107 030c 	add.w	r3, r7, #12
 8019ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8019ecc:	4619      	mov	r1, r3
 8019ece:	6878      	ldr	r0, [r7, #4]
 8019ed0:	f7ec ff0a 	bl	8006ce8 <HAL_QSPI_Transmit>
 8019ed4:	4603      	mov	r3, r0
 8019ed6:	2b00      	cmp	r3, #0
 8019ed8:	d001      	beq.n	8019ede <QSPI_OutDrvStrengthCfg+0x166>
  {
    return QSPI_ERROR;
 8019eda:	2301      	movs	r3, #1
 8019edc:	e000      	b.n	8019ee0 <QSPI_OutDrvStrengthCfg+0x168>
  }

  return QSPI_OK;
 8019ede:	2300      	movs	r3, #0
}
 8019ee0:	4618      	mov	r0, r3
 8019ee2:	3750      	adds	r7, #80	; 0x50
 8019ee4:	46bd      	mov	sp, r7
 8019ee6:	bd80      	pop	{r7, pc}
 8019ee8:	200320ec 	.word	0x200320ec

08019eec <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8019eec:	b580      	push	{r7, lr}
 8019eee:	b096      	sub	sp, #88	; 0x58
 8019ef0:	af00      	add	r7, sp, #0
 8019ef2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019ef4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019ef8:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = WRITE_ENABLE_CMD;
 8019efa:	2306      	movs	r3, #6
 8019efc:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019efe:	2300      	movs	r3, #0
 8019f00:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019f02:	2300      	movs	r3, #0
 8019f04:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 8019f06:	2300      	movs	r3, #0
 8019f08:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8019f0a:	2300      	movs	r3, #0
 8019f0c:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019f0e:	2300      	movs	r3, #0
 8019f10:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019f12:	2300      	movs	r3, #0
 8019f14:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019f16:	2300      	movs	r3, #0
 8019f18:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019f1a:	f107 0320 	add.w	r3, r7, #32
 8019f1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8019f22:	4619      	mov	r1, r3
 8019f24:	6878      	ldr	r0, [r7, #4]
 8019f26:	f7ec fe7f 	bl	8006c28 <HAL_QSPI_Command>
 8019f2a:	4603      	mov	r3, r0
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	d001      	beq.n	8019f34 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8019f30:	2301      	movs	r3, #1
 8019f32:	e020      	b.n	8019f76 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = MX25L512_SR_WREN;
 8019f34:	2302      	movs	r3, #2
 8019f36:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_WREN;
 8019f38:	2302      	movs	r3, #2
 8019f3a:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8019f3c:	2300      	movs	r3, #0
 8019f3e:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8019f40:	2301      	movs	r3, #1
 8019f42:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8019f44:	2310      	movs	r3, #16
 8019f46:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8019f48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8019f4c:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = READ_STATUS_REG_CMD;
 8019f4e:	2305      	movs	r3, #5
 8019f50:	623b      	str	r3, [r7, #32]
  s_command.DataMode       = QSPI_DATA_4_LINES;
 8019f52:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019f56:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8019f58:	f107 0208 	add.w	r2, r7, #8
 8019f5c:	f107 0120 	add.w	r1, r7, #32
 8019f60:	f241 3388 	movw	r3, #5000	; 0x1388
 8019f64:	6878      	ldr	r0, [r7, #4]
 8019f66:	f7ec ffea 	bl	8006f3e <HAL_QSPI_AutoPolling>
 8019f6a:	4603      	mov	r3, r0
 8019f6c:	2b00      	cmp	r3, #0
 8019f6e:	d001      	beq.n	8019f74 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8019f70:	2301      	movs	r3, #1
 8019f72:	e000      	b.n	8019f76 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8019f74:	2300      	movs	r3, #0
}
 8019f76:	4618      	mov	r0, r3
 8019f78:	3758      	adds	r7, #88	; 0x58
 8019f7a:	46bd      	mov	sp, r7
 8019f7c:	bd80      	pop	{r7, pc}

08019f7e <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8019f7e:	b580      	push	{r7, lr}
 8019f80:	b096      	sub	sp, #88	; 0x58
 8019f82:	af00      	add	r7, sp, #0
 8019f84:	6078      	str	r0, [r7, #4]
 8019f86:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8019f88:	f44f 7340 	mov.w	r3, #768	; 0x300
 8019f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8019f8e:	2305      	movs	r3, #5
 8019f90:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8019f92:	2300      	movs	r3, #0
 8019f94:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8019f96:	2300      	movs	r3, #0
 8019f98:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8019f9a:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8019f9e:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8019fa0:	2300      	movs	r3, #0
 8019fa2:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8019fa4:	2300      	movs	r3, #0
 8019fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8019fa8:	2300      	movs	r3, #0
 8019faa:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8019fac:	2300      	movs	r3, #0
 8019fae:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 8019fb0:	2300      	movs	r3, #0
 8019fb2:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_WIP;
 8019fb4:	2301      	movs	r3, #1
 8019fb6:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8019fb8:	2300      	movs	r3, #0
 8019fba:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8019fbc:	2301      	movs	r3, #1
 8019fbe:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8019fc0:	2310      	movs	r3, #16
 8019fc2:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8019fc4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8019fc8:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout) != HAL_OK)
 8019fca:	f107 0208 	add.w	r2, r7, #8
 8019fce:	f107 0120 	add.w	r1, r7, #32
 8019fd2:	683b      	ldr	r3, [r7, #0]
 8019fd4:	6878      	ldr	r0, [r7, #4]
 8019fd6:	f7ec ffb2 	bl	8006f3e <HAL_QSPI_AutoPolling>
 8019fda:	4603      	mov	r3, r0
 8019fdc:	2b00      	cmp	r3, #0
 8019fde:	d001      	beq.n	8019fe4 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8019fe0:	2301      	movs	r3, #1
 8019fe2:	e000      	b.n	8019fe6 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8019fe4:	2300      	movs	r3, #0
}
 8019fe6:	4618      	mov	r0, r3
 8019fe8:	3758      	adds	r7, #88	; 0x58
 8019fea:	46bd      	mov	sp, r7
 8019fec:	bd80      	pop	{r7, pc}

08019fee <SPI_Test>:
 * SPI_FailTypedef Enum
 *
 *-----------------------------------------*/

SPI_FailTypedef SPI_Test(void)
{
 8019fee:	b580      	push	{r7, lr}
 8019ff0:	b082      	sub	sp, #8
 8019ff2:	af00      	add	r7, sp, #0
//	uint16_t time_out = 0;

	/*****************************************************/
	//check if RTC times out
	/*****************************************************/
	select_RTC();
 8019ff4:	f7fc fef0 	bl	8016dd8 <select_RTC>

	for (uint8_t k = 0; k < 5; k++)
 8019ff8:	2300      	movs	r3, #0
 8019ffa:	71fb      	strb	r3, [r7, #7]
 8019ffc:	e002      	b.n	801a004 <SPI_Test+0x16>
 8019ffe:	79fb      	ldrb	r3, [r7, #7]
 801a000:	3301      	adds	r3, #1
 801a002:	71fb      	strb	r3, [r7, #7]
 801a004:	79fb      	ldrb	r3, [r7, #7]
 801a006:	2b04      	cmp	r3, #4
 801a008:	d9f9      	bls.n	8019ffe <SPI_Test+0x10>
//
//	for (k = 0; k < 5; k++)
//	{
//		;
//	}
	release_RTC();
 801a00a:	f7fc feed 	bl	8016de8 <release_RTC>

	return NV_RAM_SPI_Test();
 801a00e:	f7fe fb78 	bl	8018702 <NV_RAM_SPI_Test>
 801a012:	4603      	mov	r3, r0


}
 801a014:	4618      	mov	r0, r3
 801a016:	3708      	adds	r7, #8
 801a018:	46bd      	mov	sp, r7
 801a01a:	bd80      	pop	{r7, pc}

0801a01c <SRAM_Init>:
SRAM_HandleTypeDef SRAM_Dev;
FMC_NORSRAM_TimingTypeDef p;
FMC_NORSRAM_TimingTypeDef ex_p;

void SRAM_Init(void)
{
 801a01c:	b580      	push	{r7, lr}
 801a01e:	af00      	add	r7, sp, #0


	HAL_SRAM_DeInit(&SRAM_Dev);
 801a020:	4824      	ldr	r0, [pc, #144]	; (801a0b4 <SRAM_Init+0x98>)
 801a022:	f7ef f893 	bl	800914c <HAL_SRAM_DeInit>

	SRAM_Dev.Instance = FMC_NORSRAM_DEVICE;
 801a026:	4b23      	ldr	r3, [pc, #140]	; (801a0b4 <SRAM_Init+0x98>)
 801a028:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 801a02c:	601a      	str	r2, [r3, #0]

	SRAM_Dev.Init.NSBank = FMC_NORSRAM_BANK2;
 801a02e:	4b21      	ldr	r3, [pc, #132]	; (801a0b4 <SRAM_Init+0x98>)
 801a030:	2202      	movs	r2, #2
 801a032:	609a      	str	r2, [r3, #8]
	SRAM_Dev.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 801a034:	4b1f      	ldr	r3, [pc, #124]	; (801a0b4 <SRAM_Init+0x98>)
 801a036:	2200      	movs	r2, #0
 801a038:	60da      	str	r2, [r3, #12]
	SRAM_Dev.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 801a03a:	4b1e      	ldr	r3, [pc, #120]	; (801a0b4 <SRAM_Init+0x98>)
 801a03c:	2200      	movs	r2, #0
 801a03e:	611a      	str	r2, [r3, #16]
	SRAM_Dev.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 801a040:	4b1c      	ldr	r3, [pc, #112]	; (801a0b4 <SRAM_Init+0x98>)
 801a042:	2210      	movs	r2, #16
 801a044:	615a      	str	r2, [r3, #20]
	SRAM_Dev.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 801a046:	4b1b      	ldr	r3, [pc, #108]	; (801a0b4 <SRAM_Init+0x98>)
 801a048:	2200      	movs	r2, #0
 801a04a:	619a      	str	r2, [r3, #24]
	SRAM_Dev.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 801a04c:	4b19      	ldr	r3, [pc, #100]	; (801a0b4 <SRAM_Init+0x98>)
 801a04e:	2200      	movs	r2, #0
 801a050:	631a      	str	r2, [r3, #48]	; 0x30
	SRAM_Dev.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 801a052:	4b18      	ldr	r3, [pc, #96]	; (801a0b4 <SRAM_Init+0x98>)
 801a054:	2200      	movs	r2, #0
 801a056:	61da      	str	r2, [r3, #28]
	SRAM_Dev.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 801a058:	4b16      	ldr	r3, [pc, #88]	; (801a0b4 <SRAM_Init+0x98>)
 801a05a:	2200      	movs	r2, #0
 801a05c:	621a      	str	r2, [r3, #32]
	SRAM_Dev.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 801a05e:	4b15      	ldr	r3, [pc, #84]	; (801a0b4 <SRAM_Init+0x98>)
 801a060:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801a064:	625a      	str	r2, [r3, #36]	; 0x24
	SRAM_Dev.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 801a066:	4b13      	ldr	r3, [pc, #76]	; (801a0b4 <SRAM_Init+0x98>)
 801a068:	2200      	movs	r2, #0
 801a06a:	629a      	str	r2, [r3, #40]	; 0x28
	SRAM_Dev.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 801a06c:	4b11      	ldr	r3, [pc, #68]	; (801a0b4 <SRAM_Init+0x98>)
 801a06e:	2200      	movs	r2, #0
 801a070:	62da      	str	r2, [r3, #44]	; 0x2c
	SRAM_Dev.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 801a072:	4b10      	ldr	r3, [pc, #64]	; (801a0b4 <SRAM_Init+0x98>)
 801a074:	2200      	movs	r2, #0
 801a076:	635a      	str	r2, [r3, #52]	; 0x34
	//	SRAM_Dev.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	//	SRAM_Dev.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;

		p.AddressSetupTime = 2;
 801a078:	4b0f      	ldr	r3, [pc, #60]	; (801a0b8 <SRAM_Init+0x9c>)
 801a07a:	2202      	movs	r2, #2
 801a07c:	601a      	str	r2, [r3, #0]
		p.AddressHoldTime = 1;
 801a07e:	4b0e      	ldr	r3, [pc, #56]	; (801a0b8 <SRAM_Init+0x9c>)
 801a080:	2201      	movs	r2, #1
 801a082:	605a      	str	r2, [r3, #4]
		p.DataSetupTime = 2;
 801a084:	4b0c      	ldr	r3, [pc, #48]	; (801a0b8 <SRAM_Init+0x9c>)
 801a086:	2202      	movs	r2, #2
 801a088:	609a      	str	r2, [r3, #8]
		p.BusTurnAroundDuration = 1;
 801a08a:	4b0b      	ldr	r3, [pc, #44]	; (801a0b8 <SRAM_Init+0x9c>)
 801a08c:	2201      	movs	r2, #1
 801a08e:	60da      	str	r2, [r3, #12]
		p.CLKDivision = 2;
 801a090:	4b09      	ldr	r3, [pc, #36]	; (801a0b8 <SRAM_Init+0x9c>)
 801a092:	2202      	movs	r2, #2
 801a094:	611a      	str	r2, [r3, #16]
		p.DataLatency = 1;
 801a096:	4b08      	ldr	r3, [pc, #32]	; (801a0b8 <SRAM_Init+0x9c>)
 801a098:	2201      	movs	r2, #1
 801a09a:	615a      	str	r2, [r3, #20]
		p.AccessMode = FMC_ACCESS_MODE_B;
 801a09c:	4b06      	ldr	r3, [pc, #24]	; (801a0b8 <SRAM_Init+0x9c>)
 801a09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801a0a2:	619a      	str	r2, [r3, #24]
//	p.DataSetupTime = 3;
//	p.BusTurnAroundDuration = 1;
//	p.CLKDivision = 2;
//	p.DataLatency = 1;

	HAL_SRAM_Init(&SRAM_Dev, &p, &ex_p);
 801a0a4:	4a05      	ldr	r2, [pc, #20]	; (801a0bc <SRAM_Init+0xa0>)
 801a0a6:	4904      	ldr	r1, [pc, #16]	; (801a0b8 <SRAM_Init+0x9c>)
 801a0a8:	4802      	ldr	r0, [pc, #8]	; (801a0b4 <SRAM_Init+0x98>)
 801a0aa:	f7ef f80b 	bl	80090c4 <HAL_SRAM_Init>


}
 801a0ae:	bf00      	nop
 801a0b0:	bd80      	pop	{r7, pc}
 801a0b2:	bf00      	nop
 801a0b4:	20032138 	.word	0x20032138
 801a0b8:	20031d6c 	.word	0x20031d6c
 801a0bc:	20031d88 	.word	0x20031d88

0801a0c0 <TIM3_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Stop(void)
{
 801a0c0:	b580      	push	{r7, lr}
 801a0c2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 801a0c4:	4802      	ldr	r0, [pc, #8]	; (801a0d0 <TIM3_Stop+0x10>)
 801a0c6:	f7ef f8a4 	bl	8009212 <HAL_TIM_Base_Stop_IT>
}
 801a0ca:	bf00      	nop
 801a0cc:	bd80      	pop	{r7, pc}
 801a0ce:	bf00      	nop
 801a0d0:	20031554 	.word	0x20031554

0801a0d4 <TIM3_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Start(void)
{
 801a0d4:	b580      	push	{r7, lr}
 801a0d6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 801a0d8:	4802      	ldr	r0, [pc, #8]	; (801a0e4 <TIM3_Start+0x10>)
 801a0da:	f7ef f87f 	bl	80091dc <HAL_TIM_Base_Start_IT>
}
 801a0de:	bf00      	nop
 801a0e0:	bd80      	pop	{r7, pc}
 801a0e2:	bf00      	nop
 801a0e4:	20031554 	.word	0x20031554

0801a0e8 <TIM4_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Stop(void)
{
 801a0e8:	b580      	push	{r7, lr}
 801a0ea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 801a0ec:	4802      	ldr	r0, [pc, #8]	; (801a0f8 <TIM4_Stop+0x10>)
 801a0ee:	f7ef f890 	bl	8009212 <HAL_TIM_Base_Stop_IT>
}
 801a0f2:	bf00      	nop
 801a0f4:	bd80      	pop	{r7, pc}
 801a0f6:	bf00      	nop
 801a0f8:	200314d4 	.word	0x200314d4

0801a0fc <TIM4_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Start(void)
{
 801a0fc:	b580      	push	{r7, lr}
 801a0fe:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 801a100:	4802      	ldr	r0, [pc, #8]	; (801a10c <TIM4_Start+0x10>)
 801a102:	f7ef f86b 	bl	80091dc <HAL_TIM_Base_Start_IT>
}
 801a106:	bf00      	nop
 801a108:	bd80      	pop	{r7, pc}
 801a10a:	bf00      	nop
 801a10c:	200314d4 	.word	0x200314d4

0801a110 <UART_Init>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void UART_Init(COM_TypeDef COMx, uint32_t BaudRate)
{
 801a110:	b580      	push	{r7, lr}
 801a112:	b082      	sub	sp, #8
 801a114:	af00      	add	r7, sp, #0
 801a116:	4603      	mov	r3, r0
 801a118:	6039      	str	r1, [r7, #0]
 801a11a:	71fb      	strb	r3, [r7, #7]

	HAL_UART_DeInit(&huartx[COMx]);
 801a11c:	79fa      	ldrb	r2, [r7, #7]
 801a11e:	4613      	mov	r3, r2
 801a120:	00db      	lsls	r3, r3, #3
 801a122:	1a9b      	subs	r3, r3, r2
 801a124:	011b      	lsls	r3, r3, #4
 801a126:	4a41      	ldr	r2, [pc, #260]	; (801a22c <UART_Init+0x11c>)
 801a128:	4413      	add	r3, r2
 801a12a:	4618      	mov	r0, r3
 801a12c:	f7f0 f8f9 	bl	800a322 <HAL_UART_DeInit>
	huartx[COMx].Instance = COM_USART[COMx];
 801a130:	79fa      	ldrb	r2, [r7, #7]
 801a132:	79fb      	ldrb	r3, [r7, #7]
 801a134:	493e      	ldr	r1, [pc, #248]	; (801a230 <UART_Init+0x120>)
 801a136:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a13a:	483c      	ldr	r0, [pc, #240]	; (801a22c <UART_Init+0x11c>)
 801a13c:	4613      	mov	r3, r2
 801a13e:	00db      	lsls	r3, r3, #3
 801a140:	1a9b      	subs	r3, r3, r2
 801a142:	011b      	lsls	r3, r3, #4
 801a144:	4403      	add	r3, r0
 801a146:	6019      	str	r1, [r3, #0]
	huartx[COMx].Init.BaudRate = BaudRate;
 801a148:	79fa      	ldrb	r2, [r7, #7]
 801a14a:	4938      	ldr	r1, [pc, #224]	; (801a22c <UART_Init+0x11c>)
 801a14c:	4613      	mov	r3, r2
 801a14e:	00db      	lsls	r3, r3, #3
 801a150:	1a9b      	subs	r3, r3, r2
 801a152:	011b      	lsls	r3, r3, #4
 801a154:	440b      	add	r3, r1
 801a156:	3304      	adds	r3, #4
 801a158:	683a      	ldr	r2, [r7, #0]
 801a15a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.WordLength = UART_WORDLENGTH_8B;
 801a15c:	79fa      	ldrb	r2, [r7, #7]
 801a15e:	4933      	ldr	r1, [pc, #204]	; (801a22c <UART_Init+0x11c>)
 801a160:	4613      	mov	r3, r2
 801a162:	00db      	lsls	r3, r3, #3
 801a164:	1a9b      	subs	r3, r3, r2
 801a166:	011b      	lsls	r3, r3, #4
 801a168:	440b      	add	r3, r1
 801a16a:	3308      	adds	r3, #8
 801a16c:	2200      	movs	r2, #0
 801a16e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.StopBits = UART_STOPBITS_1;
 801a170:	79fa      	ldrb	r2, [r7, #7]
 801a172:	492e      	ldr	r1, [pc, #184]	; (801a22c <UART_Init+0x11c>)
 801a174:	4613      	mov	r3, r2
 801a176:	00db      	lsls	r3, r3, #3
 801a178:	1a9b      	subs	r3, r3, r2
 801a17a:	011b      	lsls	r3, r3, #4
 801a17c:	440b      	add	r3, r1
 801a17e:	330c      	adds	r3, #12
 801a180:	2200      	movs	r2, #0
 801a182:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Parity = UART_PARITY_NONE;
 801a184:	79fa      	ldrb	r2, [r7, #7]
 801a186:	4929      	ldr	r1, [pc, #164]	; (801a22c <UART_Init+0x11c>)
 801a188:	4613      	mov	r3, r2
 801a18a:	00db      	lsls	r3, r3, #3
 801a18c:	1a9b      	subs	r3, r3, r2
 801a18e:	011b      	lsls	r3, r3, #4
 801a190:	440b      	add	r3, r1
 801a192:	3310      	adds	r3, #16
 801a194:	2200      	movs	r2, #0
 801a196:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Mode = UART_MODE_TX_RX;
 801a198:	79fa      	ldrb	r2, [r7, #7]
 801a19a:	4924      	ldr	r1, [pc, #144]	; (801a22c <UART_Init+0x11c>)
 801a19c:	4613      	mov	r3, r2
 801a19e:	00db      	lsls	r3, r3, #3
 801a1a0:	1a9b      	subs	r3, r3, r2
 801a1a2:	011b      	lsls	r3, r3, #4
 801a1a4:	440b      	add	r3, r1
 801a1a6:	3314      	adds	r3, #20
 801a1a8:	220c      	movs	r2, #12
 801a1aa:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801a1ac:	79fa      	ldrb	r2, [r7, #7]
 801a1ae:	491f      	ldr	r1, [pc, #124]	; (801a22c <UART_Init+0x11c>)
 801a1b0:	4613      	mov	r3, r2
 801a1b2:	00db      	lsls	r3, r3, #3
 801a1b4:	1a9b      	subs	r3, r3, r2
 801a1b6:	011b      	lsls	r3, r3, #4
 801a1b8:	440b      	add	r3, r1
 801a1ba:	3318      	adds	r3, #24
 801a1bc:	2200      	movs	r2, #0
 801a1be:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801a1c0:	79fa      	ldrb	r2, [r7, #7]
 801a1c2:	491a      	ldr	r1, [pc, #104]	; (801a22c <UART_Init+0x11c>)
 801a1c4:	4613      	mov	r3, r2
 801a1c6:	00db      	lsls	r3, r3, #3
 801a1c8:	1a9b      	subs	r3, r3, r2
 801a1ca:	011b      	lsls	r3, r3, #4
 801a1cc:	440b      	add	r3, r1
 801a1ce:	3320      	adds	r3, #32
 801a1d0:	2200      	movs	r2, #0
 801a1d2:	601a      	str	r2, [r3, #0]
	huartx[COMx].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801a1d4:	79fa      	ldrb	r2, [r7, #7]
 801a1d6:	4915      	ldr	r1, [pc, #84]	; (801a22c <UART_Init+0x11c>)
 801a1d8:	4613      	mov	r3, r2
 801a1da:	00db      	lsls	r3, r3, #3
 801a1dc:	1a9b      	subs	r3, r3, r2
 801a1de:	011b      	lsls	r3, r3, #4
 801a1e0:	440b      	add	r3, r1
 801a1e2:	3324      	adds	r3, #36	; 0x24
 801a1e4:	2200      	movs	r2, #0
 801a1e6:	601a      	str	r2, [r3, #0]
	HAL_UART_Init(&huartx[COMx]);
 801a1e8:	79fa      	ldrb	r2, [r7, #7]
 801a1ea:	4613      	mov	r3, r2
 801a1ec:	00db      	lsls	r3, r3, #3
 801a1ee:	1a9b      	subs	r3, r3, r2
 801a1f0:	011b      	lsls	r3, r3, #4
 801a1f2:	4a0e      	ldr	r2, [pc, #56]	; (801a22c <UART_Init+0x11c>)
 801a1f4:	4413      	add	r3, r2
 801a1f6:	4618      	mov	r0, r3
 801a1f8:	f7f0 f842 	bl	800a280 <HAL_UART_Init>

	__HAL_UART_ENABLE_IT(&huartx[COMx], UART_IT_RXNE);
 801a1fc:	79fa      	ldrb	r2, [r7, #7]
 801a1fe:	490b      	ldr	r1, [pc, #44]	; (801a22c <UART_Init+0x11c>)
 801a200:	4613      	mov	r3, r2
 801a202:	00db      	lsls	r3, r3, #3
 801a204:	1a9b      	subs	r3, r3, r2
 801a206:	011b      	lsls	r3, r3, #4
 801a208:	440b      	add	r3, r1
 801a20a:	6819      	ldr	r1, [r3, #0]
 801a20c:	79fa      	ldrb	r2, [r7, #7]
 801a20e:	4807      	ldr	r0, [pc, #28]	; (801a22c <UART_Init+0x11c>)
 801a210:	4613      	mov	r3, r2
 801a212:	00db      	lsls	r3, r3, #3
 801a214:	1a9b      	subs	r3, r3, r2
 801a216:	011b      	lsls	r3, r3, #4
 801a218:	4403      	add	r3, r0
 801a21a:	681b      	ldr	r3, [r3, #0]
 801a21c:	681b      	ldr	r3, [r3, #0]
 801a21e:	f043 0320 	orr.w	r3, r3, #32
 801a222:	600b      	str	r3, [r1, #0]
}
 801a224:	bf00      	nop
 801a226:	3708      	adds	r7, #8
 801a228:	46bd      	mov	sp, r7
 801a22a:	bd80      	pop	{r7, pc}
 801a22c:	20032184 	.word	0x20032184
 801a230:	20020124 	.word	0x20020124

0801a234 <HAL_UART_MspInit>:
	HAL_UART_Init(&huartx[COMx]);

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801a234:	b580      	push	{r7, lr}
 801a236:	b08e      	sub	sp, #56	; 0x38
 801a238:	af00      	add	r7, sp, #0
 801a23a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;
	if(uartHandle->Instance==UART4)
 801a23c:	687b      	ldr	r3, [r7, #4]
 801a23e:	681b      	ldr	r3, [r3, #0]
 801a240:	4a91      	ldr	r2, [pc, #580]	; (801a488 <HAL_UART_MspInit+0x254>)
 801a242:	4293      	cmp	r3, r2
 801a244:	d136      	bne.n	801a2b4 <HAL_UART_MspInit+0x80>
	{
		/* UART4 clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 801a246:	4a91      	ldr	r2, [pc, #580]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a248:	4b90      	ldr	r3, [pc, #576]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a24c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801a250:	6413      	str	r3, [r2, #64]	; 0x40
 801a252:	4b8e      	ldr	r3, [pc, #568]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a256:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801a25a:	623b      	str	r3, [r7, #32]
 801a25c:	6a3b      	ldr	r3, [r7, #32]

		HAL_NVIC_SetPriority(UART4_IRQn, 0x0f, 0);
 801a25e:	2200      	movs	r2, #0
 801a260:	210f      	movs	r1, #15
 801a262:	2034      	movs	r0, #52	; 0x34
 801a264:	f7e7 fcdf 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART4_IRQn);
 801a268:	2034      	movs	r0, #52	; 0x34
 801a26a:	f7e7 fcf8 	bl	8001c5e <HAL_NVIC_EnableIRQ>

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 801a26e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a272:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a274:	2302      	movs	r3, #2
 801a276:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a278:	2300      	movs	r3, #0
 801a27a:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a27c:	2303      	movs	r3, #3
 801a27e:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 801a280:	2308      	movs	r3, #8
 801a282:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801a284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a288:	4619      	mov	r1, r3
 801a28a:	4881      	ldr	r0, [pc, #516]	; (801a490 <HAL_UART_MspInit+0x25c>)
 801a28c:	f7e9 f814 	bl	80032b8 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 801a290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801a294:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a296:	2302      	movs	r3, #2
 801a298:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a29a:	2300      	movs	r3, #0
 801a29c:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a29e:	2303      	movs	r3, #3
 801a2a0:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 801a2a2:	2308      	movs	r3, #8
 801a2a4:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801a2a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a2aa:	4619      	mov	r1, r3
 801a2ac:	4879      	ldr	r0, [pc, #484]	; (801a494 <HAL_UART_MspInit+0x260>)
 801a2ae:	f7e9 f803 	bl	80032b8 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 801a2b2:	e0e4      	b.n	801a47e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART5)
 801a2b4:	687b      	ldr	r3, [r7, #4]
 801a2b6:	681b      	ldr	r3, [r3, #0]
 801a2b8:	4a77      	ldr	r2, [pc, #476]	; (801a498 <HAL_UART_MspInit+0x264>)
 801a2ba:	4293      	cmp	r3, r2
 801a2bc:	d136      	bne.n	801a32c <HAL_UART_MspInit+0xf8>
		__HAL_RCC_UART5_CLK_ENABLE();
 801a2be:	4a73      	ldr	r2, [pc, #460]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a2c0:	4b72      	ldr	r3, [pc, #456]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a2c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a2c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801a2c8:	6413      	str	r3, [r2, #64]	; 0x40
 801a2ca:	4b70      	ldr	r3, [pc, #448]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a2ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801a2d2:	61fb      	str	r3, [r7, #28]
 801a2d4:	69fb      	ldr	r3, [r7, #28]
		HAL_NVIC_SetPriority(UART5_IRQn, 0x0f, 0);
 801a2d6:	2200      	movs	r2, #0
 801a2d8:	210f      	movs	r1, #15
 801a2da:	2035      	movs	r0, #53	; 0x35
 801a2dc:	f7e7 fca3 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART5_IRQn);
 801a2e0:	2035      	movs	r0, #53	; 0x35
 801a2e2:	f7e7 fcbc 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 801a2e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801a2ea:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a2ec:	2302      	movs	r3, #2
 801a2ee:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a2f0:	2300      	movs	r3, #0
 801a2f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a2f4:	2303      	movs	r3, #3
 801a2f6:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 801a2f8:	2308      	movs	r3, #8
 801a2fa:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801a2fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a300:	4619      	mov	r1, r3
 801a302:	4866      	ldr	r0, [pc, #408]	; (801a49c <HAL_UART_MspInit+0x268>)
 801a304:	f7e8 ffd8 	bl	80032b8 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 801a308:	f44f 7380 	mov.w	r3, #256	; 0x100
 801a30c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a30e:	2302      	movs	r3, #2
 801a310:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a312:	2300      	movs	r3, #0
 801a314:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a316:	2303      	movs	r3, #3
 801a318:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 801a31a:	2307      	movs	r3, #7
 801a31c:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801a31e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a322:	4619      	mov	r1, r3
 801a324:	485e      	ldr	r0, [pc, #376]	; (801a4a0 <HAL_UART_MspInit+0x26c>)
 801a326:	f7e8 ffc7 	bl	80032b8 <HAL_GPIO_Init>
}
 801a32a:	e0a8      	b.n	801a47e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART8)
 801a32c:	687b      	ldr	r3, [r7, #4]
 801a32e:	681b      	ldr	r3, [r3, #0]
 801a330:	4a5c      	ldr	r2, [pc, #368]	; (801a4a4 <HAL_UART_MspInit+0x270>)
 801a332:	4293      	cmp	r3, r2
 801a334:	d124      	bne.n	801a380 <HAL_UART_MspInit+0x14c>
		__HAL_RCC_UART8_CLK_ENABLE();
 801a336:	4a55      	ldr	r2, [pc, #340]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a338:	4b54      	ldr	r3, [pc, #336]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a33c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801a340:	6413      	str	r3, [r2, #64]	; 0x40
 801a342:	4b52      	ldr	r3, [pc, #328]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a346:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801a34a:	61bb      	str	r3, [r7, #24]
 801a34c:	69bb      	ldr	r3, [r7, #24]
		HAL_NVIC_SetPriority(UART8_IRQn, 0x0f, 0);
 801a34e:	2200      	movs	r2, #0
 801a350:	210f      	movs	r1, #15
 801a352:	2053      	movs	r0, #83	; 0x53
 801a354:	f7e7 fc67 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART8_IRQn);
 801a358:	2053      	movs	r0, #83	; 0x53
 801a35a:	f7e7 fc80 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 801a35e:	2303      	movs	r3, #3
 801a360:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a362:	2302      	movs	r3, #2
 801a364:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a366:	2300      	movs	r3, #0
 801a368:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a36a:	2303      	movs	r3, #3
 801a36c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 801a36e:	2308      	movs	r3, #8
 801a370:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801a372:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a376:	4619      	mov	r1, r3
 801a378:	484b      	ldr	r0, [pc, #300]	; (801a4a8 <HAL_UART_MspInit+0x274>)
 801a37a:	f7e8 ff9d 	bl	80032b8 <HAL_GPIO_Init>
}
 801a37e:	e07e      	b.n	801a47e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART1)
 801a380:	687b      	ldr	r3, [r7, #4]
 801a382:	681b      	ldr	r3, [r3, #0]
 801a384:	4a49      	ldr	r2, [pc, #292]	; (801a4ac <HAL_UART_MspInit+0x278>)
 801a386:	4293      	cmp	r3, r2
 801a388:	d125      	bne.n	801a3d6 <HAL_UART_MspInit+0x1a2>
		__HAL_RCC_USART1_CLK_ENABLE();
 801a38a:	4a40      	ldr	r2, [pc, #256]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a38c:	4b3f      	ldr	r3, [pc, #252]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a38e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a390:	f043 0310 	orr.w	r3, r3, #16
 801a394:	6453      	str	r3, [r2, #68]	; 0x44
 801a396:	4b3d      	ldr	r3, [pc, #244]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a39a:	f003 0310 	and.w	r3, r3, #16
 801a39e:	617b      	str	r3, [r7, #20]
 801a3a0:	697b      	ldr	r3, [r7, #20]
		HAL_NVIC_SetPriority(USART1_IRQn, 0x0F, 0);
 801a3a2:	2200      	movs	r2, #0
 801a3a4:	210f      	movs	r1, #15
 801a3a6:	2025      	movs	r0, #37	; 0x25
 801a3a8:	f7e7 fc3d 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 801a3ac:	2025      	movs	r0, #37	; 0x25
 801a3ae:	f7e7 fc56 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 801a3b2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 801a3b6:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a3b8:	2302      	movs	r3, #2
 801a3ba:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a3bc:	2300      	movs	r3, #0
 801a3be:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a3c0:	2303      	movs	r3, #3
 801a3c2:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 801a3c4:	2304      	movs	r3, #4
 801a3c6:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801a3c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a3cc:	4619      	mov	r1, r3
 801a3ce:	4834      	ldr	r0, [pc, #208]	; (801a4a0 <HAL_UART_MspInit+0x26c>)
 801a3d0:	f7e8 ff72 	bl	80032b8 <HAL_GPIO_Init>
}
 801a3d4:	e053      	b.n	801a47e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART3)
 801a3d6:	687b      	ldr	r3, [r7, #4]
 801a3d8:	681b      	ldr	r3, [r3, #0]
 801a3da:	4a35      	ldr	r2, [pc, #212]	; (801a4b0 <HAL_UART_MspInit+0x27c>)
 801a3dc:	4293      	cmp	r3, r2
 801a3de:	d125      	bne.n	801a42c <HAL_UART_MspInit+0x1f8>
		__HAL_RCC_USART3_CLK_ENABLE();
 801a3e0:	4a2a      	ldr	r2, [pc, #168]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a3e2:	4b2a      	ldr	r3, [pc, #168]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a3e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801a3ea:	6413      	str	r3, [r2, #64]	; 0x40
 801a3ec:	4b27      	ldr	r3, [pc, #156]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a3ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a3f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801a3f4:	613b      	str	r3, [r7, #16]
 801a3f6:	693b      	ldr	r3, [r7, #16]
		HAL_NVIC_SetPriority(USART3_IRQn, 0x0f, 0);
 801a3f8:	2200      	movs	r2, #0
 801a3fa:	210f      	movs	r1, #15
 801a3fc:	2027      	movs	r0, #39	; 0x27
 801a3fe:	f7e7 fc12 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 801a402:	2027      	movs	r0, #39	; 0x27
 801a404:	f7e7 fc2b 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 801a408:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 801a40c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a40e:	2302      	movs	r3, #2
 801a410:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a412:	2300      	movs	r3, #0
 801a414:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a416:	2303      	movs	r3, #3
 801a418:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 801a41a:	2307      	movs	r3, #7
 801a41c:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801a41e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a422:	4619      	mov	r1, r3
 801a424:	481d      	ldr	r0, [pc, #116]	; (801a49c <HAL_UART_MspInit+0x268>)
 801a426:	f7e8 ff47 	bl	80032b8 <HAL_GPIO_Init>
}
 801a42a:	e028      	b.n	801a47e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART6)
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	681b      	ldr	r3, [r3, #0]
 801a430:	4a20      	ldr	r2, [pc, #128]	; (801a4b4 <HAL_UART_MspInit+0x280>)
 801a432:	4293      	cmp	r3, r2
 801a434:	d123      	bne.n	801a47e <HAL_UART_MspInit+0x24a>
		__HAL_RCC_USART6_CLK_ENABLE();
 801a436:	4a15      	ldr	r2, [pc, #84]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a438:	4b14      	ldr	r3, [pc, #80]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a43a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a43c:	f043 0320 	orr.w	r3, r3, #32
 801a440:	6453      	str	r3, [r2, #68]	; 0x44
 801a442:	4b12      	ldr	r3, [pc, #72]	; (801a48c <HAL_UART_MspInit+0x258>)
 801a444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a446:	f003 0320 	and.w	r3, r3, #32
 801a44a:	60fb      	str	r3, [r7, #12]
 801a44c:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(USART6_IRQn, 0x0f, 0);
 801a44e:	2200      	movs	r2, #0
 801a450:	210f      	movs	r1, #15
 801a452:	2047      	movs	r0, #71	; 0x47
 801a454:	f7e7 fbe7 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 801a458:	2047      	movs	r0, #71	; 0x47
 801a45a:	f7e7 fc00 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 801a45e:	23c0      	movs	r3, #192	; 0xc0
 801a460:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801a462:	2302      	movs	r3, #2
 801a464:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 801a466:	2300      	movs	r3, #0
 801a468:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801a46a:	2303      	movs	r3, #3
 801a46c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 801a46e:	2308      	movs	r3, #8
 801a470:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801a472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801a476:	4619      	mov	r1, r3
 801a478:	4808      	ldr	r0, [pc, #32]	; (801a49c <HAL_UART_MspInit+0x268>)
 801a47a:	f7e8 ff1d 	bl	80032b8 <HAL_GPIO_Init>
}
 801a47e:	bf00      	nop
 801a480:	3738      	adds	r7, #56	; 0x38
 801a482:	46bd      	mov	sp, r7
 801a484:	bd80      	pop	{r7, pc}
 801a486:	bf00      	nop
 801a488:	40004c00 	.word	0x40004c00
 801a48c:	40023800 	.word	0x40023800
 801a490:	40022000 	.word	0x40022000
 801a494:	40021c00 	.word	0x40021c00
 801a498:	40005000 	.word	0x40005000
 801a49c:	40020800 	.word	0x40020800
 801a4a0:	40020400 	.word	0x40020400
 801a4a4:	40007c00 	.word	0x40007c00
 801a4a8:	40021000 	.word	0x40021000
 801a4ac:	40011000 	.word	0x40011000
 801a4b0:	40004800 	.word	0x40004800
 801a4b4:	40011400 	.word	0x40011400

0801a4b8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 801a4b8:	b580      	push	{r7, lr}
 801a4ba:	b082      	sub	sp, #8
 801a4bc:	af00      	add	r7, sp, #0
 801a4be:	6078      	str	r0, [r7, #4]

	if(uartHandle->Instance==UART4)
 801a4c0:	687b      	ldr	r3, [r7, #4]
 801a4c2:	681b      	ldr	r3, [r3, #0]
 801a4c4:	4a40      	ldr	r2, [pc, #256]	; (801a5c8 <HAL_UART_MspDeInit+0x110>)
 801a4c6:	4293      	cmp	r3, r2
 801a4c8:	d113      	bne.n	801a4f2 <HAL_UART_MspDeInit+0x3a>
	{
		/* USER CODE BEGIN UART4_MspDeInit 0 */

		/* USER CODE END UART4_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_UART4_CLK_DISABLE();
 801a4ca:	4a40      	ldr	r2, [pc, #256]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a4cc:	4b3f      	ldr	r3, [pc, #252]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a4d0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 801a4d4:	6413      	str	r3, [r2, #64]	; 0x40

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9);
 801a4d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 801a4da:	483d      	ldr	r0, [pc, #244]	; (801a5d0 <HAL_UART_MspDeInit+0x118>)
 801a4dc:	f7e9 f896 	bl	800360c <HAL_GPIO_DeInit>

		HAL_GPIO_DeInit(GPIOH, GPIO_PIN_13);
 801a4e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801a4e4:	483b      	ldr	r0, [pc, #236]	; (801a5d4 <HAL_UART_MspDeInit+0x11c>)
 801a4e6:	f7e9 f891 	bl	800360c <HAL_GPIO_DeInit>

		/* USER CODE BEGIN UART4_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(UART4_IRQn);
 801a4ea:	2034      	movs	r0, #52	; 0x34
 801a4ec:	f7e7 fbc5 	bl	8001c7a <HAL_NVIC_DisableIRQ>

		/* USER CODE BEGIN USART6_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(USART6_IRQn);
		/* USER CODE END USART6_MspDeInit 1 */
	}
}
 801a4f0:	e065      	b.n	801a5be <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART5)
 801a4f2:	687b      	ldr	r3, [r7, #4]
 801a4f4:	681b      	ldr	r3, [r3, #0]
 801a4f6:	4a38      	ldr	r2, [pc, #224]	; (801a5d8 <HAL_UART_MspDeInit+0x120>)
 801a4f8:	4293      	cmp	r3, r2
 801a4fa:	d113      	bne.n	801a524 <HAL_UART_MspDeInit+0x6c>
		__HAL_RCC_UART5_CLK_DISABLE();
 801a4fc:	4a33      	ldr	r2, [pc, #204]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a4fe:	4b33      	ldr	r3, [pc, #204]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a502:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a506:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 801a508:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801a50c:	4833      	ldr	r0, [pc, #204]	; (801a5dc <HAL_UART_MspDeInit+0x124>)
 801a50e:	f7e9 f87d 	bl	800360c <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 801a512:	f44f 7180 	mov.w	r1, #256	; 0x100
 801a516:	4832      	ldr	r0, [pc, #200]	; (801a5e0 <HAL_UART_MspDeInit+0x128>)
 801a518:	f7e9 f878 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART5_IRQn);
 801a51c:	2035      	movs	r0, #53	; 0x35
 801a51e:	f7e7 fbac 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 801a522:	e04c      	b.n	801a5be <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART8)
 801a524:	687b      	ldr	r3, [r7, #4]
 801a526:	681b      	ldr	r3, [r3, #0]
 801a528:	4a2e      	ldr	r2, [pc, #184]	; (801a5e4 <HAL_UART_MspDeInit+0x12c>)
 801a52a:	4293      	cmp	r3, r2
 801a52c:	d10d      	bne.n	801a54a <HAL_UART_MspDeInit+0x92>
		__HAL_RCC_UART8_CLK_DISABLE();
 801a52e:	4a27      	ldr	r2, [pc, #156]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a530:	4b26      	ldr	r3, [pc, #152]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a538:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 801a53a:	2103      	movs	r1, #3
 801a53c:	482a      	ldr	r0, [pc, #168]	; (801a5e8 <HAL_UART_MspDeInit+0x130>)
 801a53e:	f7e9 f865 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART8_IRQn);
 801a542:	2053      	movs	r0, #83	; 0x53
 801a544:	f7e7 fb99 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 801a548:	e039      	b.n	801a5be <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART1)
 801a54a:	687b      	ldr	r3, [r7, #4]
 801a54c:	681b      	ldr	r3, [r3, #0]
 801a54e:	4a27      	ldr	r2, [pc, #156]	; (801a5ec <HAL_UART_MspDeInit+0x134>)
 801a550:	4293      	cmp	r3, r2
 801a552:	d10e      	bne.n	801a572 <HAL_UART_MspDeInit+0xba>
		__HAL_RCC_USART1_CLK_DISABLE();
 801a554:	4a1d      	ldr	r2, [pc, #116]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a556:	4b1d      	ldr	r3, [pc, #116]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a55a:	f023 0310 	bic.w	r3, r3, #16
 801a55e:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 801a560:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 801a564:	481e      	ldr	r0, [pc, #120]	; (801a5e0 <HAL_UART_MspDeInit+0x128>)
 801a566:	f7e9 f851 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 801a56a:	2025      	movs	r0, #37	; 0x25
 801a56c:	f7e7 fb85 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 801a570:	e025      	b.n	801a5be <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART3)
 801a572:	687b      	ldr	r3, [r7, #4]
 801a574:	681b      	ldr	r3, [r3, #0]
 801a576:	4a1e      	ldr	r2, [pc, #120]	; (801a5f0 <HAL_UART_MspDeInit+0x138>)
 801a578:	4293      	cmp	r3, r2
 801a57a:	d10e      	bne.n	801a59a <HAL_UART_MspDeInit+0xe2>
		__HAL_RCC_USART3_CLK_DISABLE();
 801a57c:	4a13      	ldr	r2, [pc, #76]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a57e:	4b13      	ldr	r3, [pc, #76]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801a582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801a586:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 801a588:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 801a58c:	4813      	ldr	r0, [pc, #76]	; (801a5dc <HAL_UART_MspDeInit+0x124>)
 801a58e:	f7e9 f83d 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART3_IRQn);
 801a592:	2027      	movs	r0, #39	; 0x27
 801a594:	f7e7 fb71 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 801a598:	e011      	b.n	801a5be <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART6)
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	681b      	ldr	r3, [r3, #0]
 801a59e:	4a15      	ldr	r2, [pc, #84]	; (801a5f4 <HAL_UART_MspDeInit+0x13c>)
 801a5a0:	4293      	cmp	r3, r2
 801a5a2:	d10c      	bne.n	801a5be <HAL_UART_MspDeInit+0x106>
		__HAL_RCC_USART6_CLK_DISABLE();
 801a5a4:	4a09      	ldr	r2, [pc, #36]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a5a6:	4b09      	ldr	r3, [pc, #36]	; (801a5cc <HAL_UART_MspDeInit+0x114>)
 801a5a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a5aa:	f023 0320 	bic.w	r3, r3, #32
 801a5ae:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 801a5b0:	21c0      	movs	r1, #192	; 0xc0
 801a5b2:	480a      	ldr	r0, [pc, #40]	; (801a5dc <HAL_UART_MspDeInit+0x124>)
 801a5b4:	f7e9 f82a 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART6_IRQn);
 801a5b8:	2047      	movs	r0, #71	; 0x47
 801a5ba:	f7e7 fb5e 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 801a5be:	bf00      	nop
 801a5c0:	3708      	adds	r7, #8
 801a5c2:	46bd      	mov	sp, r7
 801a5c4:	bd80      	pop	{r7, pc}
 801a5c6:	bf00      	nop
 801a5c8:	40004c00 	.word	0x40004c00
 801a5cc:	40023800 	.word	0x40023800
 801a5d0:	40022000 	.word	0x40022000
 801a5d4:	40021c00 	.word	0x40021c00
 801a5d8:	40005000 	.word	0x40005000
 801a5dc:	40020800 	.word	0x40020800
 801a5e0:	40020400 	.word	0x40020400
 801a5e4:	40007c00 	.word	0x40007c00
 801a5e8:	40021000 	.word	0x40021000
 801a5ec:	40011000 	.word	0x40011000
 801a5f0:	40004800 	.word	0x40004800
 801a5f4:	40011400 	.word	0x40011400

0801a5f8 <DMA_UART_COM_EXP1_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_COM_EXP1_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 801a5f8:	b580      	push	{r7, lr}
 801a5fa:	b084      	sub	sp, #16
 801a5fc:	af00      	add	r7, sp, #0
 801a5fe:	6078      	str	r0, [r7, #4]
 801a600:	460b      	mov	r3, r1
 801a602:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(COM_IRQ[COM_EXP1]);
 801a604:	2325      	movs	r3, #37	; 0x25
 801a606:	b25b      	sxtb	r3, r3
 801a608:	4618      	mov	r0, r3
 801a60a:	f7e7 fb36 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP1], UART_IT_RXNE);
 801a60e:	4b31      	ldr	r3, [pc, #196]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a610:	681b      	ldr	r3, [r3, #0]
 801a612:	4a30      	ldr	r2, [pc, #192]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a614:	6812      	ldr	r2, [r2, #0]
 801a616:	6812      	ldr	r2, [r2, #0]
 801a618:	f022 0220 	bic.w	r2, r2, #32
 801a61c:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP1].hdmarx);
 801a61e:	4b2d      	ldr	r3, [pc, #180]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a620:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801a622:	4618      	mov	r0, r3
 801a624:	f7e7 fc2a 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 801a628:	4a2b      	ldr	r2, [pc, #172]	; (801a6d8 <DMA_UART_COM_EXP1_RX+0xe0>)
 801a62a:	4b2b      	ldr	r3, [pc, #172]	; (801a6d8 <DMA_UART_COM_EXP1_RX+0xe0>)
 801a62c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a62e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801a632:	6313      	str	r3, [r2, #48]	; 0x30
 801a634:	4b28      	ldr	r3, [pc, #160]	; (801a6d8 <DMA_UART_COM_EXP1_RX+0xe0>)
 801a636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801a63c:	60fb      	str	r3, [r7, #12]
 801a63e:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart1_rx.Instance = USART1_RX_DMA_STREAM;
 801a640:	4b26      	ldr	r3, [pc, #152]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a642:	4a27      	ldr	r2, [pc, #156]	; (801a6e0 <DMA_UART_COM_EXP1_RX+0xe8>)
 801a644:	601a      	str	r2, [r3, #0]
	hdma_uart1_rx.Init.Channel = USART1_RX_DMA_CHANNEL;
 801a646:	4b25      	ldr	r3, [pc, #148]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a648:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801a64c:	605a      	str	r2, [r3, #4]
	hdma_uart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801a64e:	4b23      	ldr	r3, [pc, #140]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a650:	2200      	movs	r2, #0
 801a652:	609a      	str	r2, [r3, #8]
	hdma_uart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801a654:	4b21      	ldr	r3, [pc, #132]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a656:	2200      	movs	r2, #0
 801a658:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 801a65a:	4b20      	ldr	r3, [pc, #128]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a65c:	2201      	movs	r2, #1
 801a65e:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 801a660:	4b1e      	ldr	r3, [pc, #120]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a662:	2200      	movs	r2, #0
 801a664:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801a666:	4b1d      	ldr	r3, [pc, #116]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a668:	2200      	movs	r2, #0
 801a66a:	619a      	str	r2, [r3, #24]
	hdma_uart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801a66c:	4b1b      	ldr	r3, [pc, #108]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a66e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801a672:	611a      	str	r2, [r3, #16]
	hdma_uart1_rx.Init.Mode = DMA_CIRCULAR;
 801a674:	4b19      	ldr	r3, [pc, #100]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a676:	f44f 7280 	mov.w	r2, #256	; 0x100
 801a67a:	61da      	str	r2, [r3, #28]
	hdma_uart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801a67c:	4b17      	ldr	r3, [pc, #92]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a67e:	2200      	movs	r2, #0
 801a680:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801a682:	4b16      	ldr	r3, [pc, #88]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a684:	2200      	movs	r2, #0
 801a686:	615a      	str	r2, [r3, #20]
	hdma_uart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801a688:	4b14      	ldr	r3, [pc, #80]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a68a:	2200      	movs	r2, #0
 801a68c:	60da      	str	r2, [r3, #12]
	hdma_uart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801a68e:	4b13      	ldr	r3, [pc, #76]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a690:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 801a694:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart1_rx);
 801a696:	4811      	ldr	r0, [pc, #68]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a698:	f7e7 fb42 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP1], hdmarx, hdma_uart1_rx);
 801a69c:	4b0d      	ldr	r3, [pc, #52]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a69e:	4a0f      	ldr	r2, [pc, #60]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a6a0:	665a      	str	r2, [r3, #100]	; 0x64
 801a6a2:	4b0e      	ldr	r3, [pc, #56]	; (801a6dc <DMA_UART_COM_EXP1_RX+0xe4>)
 801a6a4:	4a0b      	ldr	r2, [pc, #44]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a6a6:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP1],UART_RXDATA_FLUSH_REQUEST);
 801a6a8:	4b0a      	ldr	r3, [pc, #40]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a6aa:	681b      	ldr	r3, [r3, #0]
 801a6ac:	4a09      	ldr	r2, [pc, #36]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a6ae:	6812      	ldr	r2, [r2, #0]
 801a6b0:	6992      	ldr	r2, [r2, #24]
 801a6b2:	f042 0208 	orr.w	r2, r2, #8
 801a6b6:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP1]);
 801a6b8:	4b06      	ldr	r3, [pc, #24]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a6ba:	681b      	ldr	r3, [r3, #0]
 801a6bc:	2208      	movs	r2, #8
 801a6be:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP1], rx_buffer, rx_buffer_size);
 801a6c0:	887b      	ldrh	r3, [r7, #2]
 801a6c2:	461a      	mov	r2, r3
 801a6c4:	6879      	ldr	r1, [r7, #4]
 801a6c6:	4803      	ldr	r0, [pc, #12]	; (801a6d4 <DMA_UART_COM_EXP1_RX+0xdc>)
 801a6c8:	f7ef fed2 	bl	800a470 <HAL_UART_Receive_DMA>

}
 801a6cc:	bf00      	nop
 801a6ce:	3710      	adds	r7, #16
 801a6d0:	46bd      	mov	sp, r7
 801a6d2:	bd80      	pop	{r7, pc}
 801a6d4:	20032184 	.word	0x20032184
 801a6d8:	40023800 	.word	0x40023800
 801a6dc:	20031f0c 	.word	0x20031f0c
 801a6e0:	40026488 	.word	0x40026488

0801a6e4 <DMA_UART_External_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_External_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 801a6e4:	b580      	push	{r7, lr}
 801a6e6:	b084      	sub	sp, #16
 801a6e8:	af00      	add	r7, sp, #0
 801a6ea:	6078      	str	r0, [r7, #4]
 801a6ec:	460b      	mov	r3, r1
 801a6ee:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 801a6f0:	2035      	movs	r0, #53	; 0x35
 801a6f2:	f7e7 fac2 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_External], UART_IT_RXNE);
 801a6f6:	4b42      	ldr	r3, [pc, #264]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a6f8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801a6fc:	4a40      	ldr	r2, [pc, #256]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a6fe:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801a702:	6812      	ldr	r2, [r2, #0]
 801a704:	f022 0220 	bic.w	r2, r2, #32
 801a708:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_External].hdmarx);
 801a70a:	4b3d      	ldr	r3, [pc, #244]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a70c:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 801a710:	4618      	mov	r0, r3
 801a712:	f7e7 fbb3 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 801a716:	4a3b      	ldr	r2, [pc, #236]	; (801a804 <DMA_UART_External_RX+0x120>)
 801a718:	4b3a      	ldr	r3, [pc, #232]	; (801a804 <DMA_UART_External_RX+0x120>)
 801a71a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a71c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801a720:	6313      	str	r3, [r2, #48]	; 0x30
 801a722:	4b38      	ldr	r3, [pc, #224]	; (801a804 <DMA_UART_External_RX+0x120>)
 801a724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801a72a:	60fb      	str	r3, [r7, #12]
 801a72c:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart5_rx.Instance = USART5_RX_DMA_STREAM;
 801a72e:	4b36      	ldr	r3, [pc, #216]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a730:	4a36      	ldr	r2, [pc, #216]	; (801a80c <DMA_UART_External_RX+0x128>)
 801a732:	601a      	str	r2, [r3, #0]
	hdma_uart5_rx.Init.Channel = USART5_RX_DMA_CHANNEL;
 801a734:	4b34      	ldr	r3, [pc, #208]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a736:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801a73a:	605a      	str	r2, [r3, #4]
	hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801a73c:	4b32      	ldr	r3, [pc, #200]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a73e:	2200      	movs	r2, #0
 801a740:	609a      	str	r2, [r3, #8]
	hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801a742:	4b31      	ldr	r3, [pc, #196]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a744:	2200      	movs	r2, #0
 801a746:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 801a748:	4b2f      	ldr	r3, [pc, #188]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a74a:	2201      	movs	r2, #1
 801a74c:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 801a74e:	4b2e      	ldr	r3, [pc, #184]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a750:	2200      	movs	r2, #0
 801a752:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801a754:	4b2c      	ldr	r3, [pc, #176]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a756:	2200      	movs	r2, #0
 801a758:	619a      	str	r2, [r3, #24]
	//hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
	hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 801a75a:	4b2b      	ldr	r3, [pc, #172]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a75c:	f44f 7280 	mov.w	r2, #256	; 0x100
 801a760:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 801a762:	4b29      	ldr	r3, [pc, #164]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a764:	2200      	movs	r2, #0
 801a766:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801a768:	4b27      	ldr	r3, [pc, #156]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a76a:	2200      	movs	r2, #0
 801a76c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801a76e:	4b26      	ldr	r3, [pc, #152]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a770:	2200      	movs	r2, #0
 801a772:	615a      	str	r2, [r3, #20]
	hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801a774:	4b24      	ldr	r3, [pc, #144]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a776:	2200      	movs	r2, #0
 801a778:	60da      	str	r2, [r3, #12]
	hdma_uart5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801a77a:	4b23      	ldr	r3, [pc, #140]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a77c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 801a780:	621a      	str	r2, [r3, #32]

	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 801a782:	2200      	movs	r2, #0
 801a784:	2100      	movs	r1, #0
 801a786:	200b      	movs	r0, #11
 801a788:	f7e7 fa4d 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 801a78c:	200b      	movs	r0, #11
 801a78e:	f7e7 fa66 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	//Initialize DMA on RX pin

	HAL_DMA_Init(&hdma_uart5_rx);
 801a792:	481d      	ldr	r0, [pc, #116]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a794:	f7e7 fac4 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_External], hdmarx, hdma_uart5_rx);
 801a798:	4b19      	ldr	r3, [pc, #100]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a79a:	4a1b      	ldr	r2, [pc, #108]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a79c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
 801a7a0:	4b19      	ldr	r3, [pc, #100]	; (801a808 <DMA_UART_External_RX+0x124>)
 801a7a2:	4a1b      	ldr	r2, [pc, #108]	; (801a810 <DMA_UART_External_RX+0x12c>)
 801a7a4:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_External],UART_RXDATA_FLUSH_REQUEST);
 801a7a6:	4b16      	ldr	r3, [pc, #88]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7a8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801a7ac:	4a14      	ldr	r2, [pc, #80]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7ae:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801a7b2:	6992      	ldr	r2, [r2, #24]
 801a7b4:	f042 0208 	orr.w	r2, r2, #8
 801a7b8:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_External]);
 801a7ba:	4b11      	ldr	r3, [pc, #68]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7bc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801a7c0:	2208      	movs	r2, #8
 801a7c2:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]);
 801a7c4:	4b0e      	ldr	r3, [pc, #56]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7c6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801a7ca:	4a0d      	ldr	r2, [pc, #52]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7cc:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801a7d0:	6992      	ldr	r2, [r2, #24]
 801a7d2:	f042 0208 	orr.w	r2, r2, #8
 801a7d6:	619a      	str	r2, [r3, #24]
 801a7d8:	4b09      	ldr	r3, [pc, #36]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7da:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801a7de:	4a08      	ldr	r2, [pc, #32]	; (801a800 <DMA_UART_External_RX+0x11c>)
 801a7e0:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801a7e4:	6992      	ldr	r2, [r2, #24]
 801a7e6:	f042 0210 	orr.w	r2, r2, #16
 801a7ea:	619a      	str	r2, [r3, #24]
	HAL_UART_Receive_DMA(&huartx[COM_External], rx_buffer, rx_buffer_size);
 801a7ec:	887b      	ldrh	r3, [r7, #2]
 801a7ee:	461a      	mov	r2, r3
 801a7f0:	6879      	ldr	r1, [r7, #4]
 801a7f2:	4807      	ldr	r0, [pc, #28]	; (801a810 <DMA_UART_External_RX+0x12c>)
 801a7f4:	f7ef fe3c 	bl	800a470 <HAL_UART_Receive_DMA>
}
 801a7f8:	bf00      	nop
 801a7fa:	3710      	adds	r7, #16
 801a7fc:	46bd      	mov	sp, r7
 801a7fe:	bd80      	pop	{r7, pc}
 801a800:	20032184 	.word	0x20032184
 801a804:	40023800 	.word	0x40023800
 801a808:	2003208c 	.word	0x2003208c
 801a80c:	40026010 	.word	0x40026010
 801a810:	200322d4 	.word	0x200322d4

0801a814 <DMA_UART_RF_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 801a814:	b580      	push	{r7, lr}
 801a816:	b084      	sub	sp, #16
 801a818:	af00      	add	r7, sp, #0
 801a81a:	6078      	str	r0, [r7, #4]
 801a81c:	460b      	mov	r3, r1
 801a81e:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_RX();
 801a820:	f001 f864 	bl	801b8ec <Uart_Clear_DMA_RX>
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 801a824:	2047      	movs	r0, #71	; 0x47
 801a826:	f7e7 fa28 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_RXNE);
 801a82a:	4b35      	ldr	r3, [pc, #212]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a82c:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a830:	4a33      	ldr	r2, [pc, #204]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a832:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a836:	6812      	ldr	r2, [r2, #0]
 801a838:	f022 0220 	bic.w	r2, r2, #32
 801a83c:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmarx);
 801a83e:	4b30      	ldr	r3, [pc, #192]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a840:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a844:	4618      	mov	r0, r3
 801a846:	f7e7 fb19 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA2 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 801a84a:	4a2e      	ldr	r2, [pc, #184]	; (801a904 <DMA_UART_RF_RX+0xf0>)
 801a84c:	4b2d      	ldr	r3, [pc, #180]	; (801a904 <DMA_UART_RF_RX+0xf0>)
 801a84e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a850:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801a854:	6313      	str	r3, [r2, #48]	; 0x30
 801a856:	4b2b      	ldr	r3, [pc, #172]	; (801a904 <DMA_UART_RF_RX+0xf0>)
 801a858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a85a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801a85e:	60fb      	str	r3, [r7, #12]
 801a860:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_rx.Instance = USART6_RX_DMA_STREAM;
 801a862:	4b29      	ldr	r3, [pc, #164]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a864:	4a29      	ldr	r2, [pc, #164]	; (801a90c <DMA_UART_RF_RX+0xf8>)
 801a866:	601a      	str	r2, [r3, #0]
	hdma_uart6_rx.Init.Channel = USART6_RX_DMA_CHANNEL;
 801a868:	4b27      	ldr	r3, [pc, #156]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a86a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 801a86e:	605a      	str	r2, [r3, #4]
	hdma_uart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801a870:	4b25      	ldr	r3, [pc, #148]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a872:	2200      	movs	r2, #0
 801a874:	609a      	str	r2, [r3, #8]
	hdma_uart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 801a876:	4b24      	ldr	r3, [pc, #144]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a878:	2200      	movs	r2, #0
 801a87a:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801a87c:	4b22      	ldr	r3, [pc, #136]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a87e:	2203      	movs	r2, #3
 801a880:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 801a882:	4b21      	ldr	r3, [pc, #132]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a884:	2200      	movs	r2, #0
 801a886:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801a888:	4b1f      	ldr	r3, [pc, #124]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a88a:	2200      	movs	r2, #0
 801a88c:	619a      	str	r2, [r3, #24]
	hdma_uart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 801a88e:	4b1e      	ldr	r3, [pc, #120]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801a894:	611a      	str	r2, [r3, #16]
	hdma_uart6_rx.Init.Mode = DMA_CIRCULAR;
 801a896:	4b1c      	ldr	r3, [pc, #112]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a898:	f44f 7280 	mov.w	r2, #256	; 0x100
 801a89c:	61da      	str	r2, [r3, #28]
	hdma_uart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801a89e:	4b1a      	ldr	r3, [pc, #104]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8a0:	2200      	movs	r2, #0
 801a8a2:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801a8a4:	4b18      	ldr	r3, [pc, #96]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8a6:	2200      	movs	r2, #0
 801a8a8:	615a      	str	r2, [r3, #20]
	hdma_uart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801a8aa:	4b17      	ldr	r3, [pc, #92]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8ac:	2200      	movs	r2, #0
 801a8ae:	60da      	str	r2, [r3, #12]
	hdma_uart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 801a8b0:	4b15      	ldr	r3, [pc, #84]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8b2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 801a8b6:	621a      	str	r2, [r3, #32]
	//TODO cause problem after restart
	//HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
	////HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_rx);
 801a8b8:	4813      	ldr	r0, [pc, #76]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8ba:	f7e7 fa31 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP2], hdmarx, hdma_uart6_rx);
 801a8be:	4b10      	ldr	r3, [pc, #64]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a8c0:	4a11      	ldr	r2, [pc, #68]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8c2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 801a8c6:	4b10      	ldr	r3, [pc, #64]	; (801a908 <DMA_UART_RF_RX+0xf4>)
 801a8c8:	4a11      	ldr	r2, [pc, #68]	; (801a910 <DMA_UART_RF_RX+0xfc>)
 801a8ca:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_RXDATA_FLUSH_REQUEST);
 801a8cc:	4b0c      	ldr	r3, [pc, #48]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a8ce:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a8d2:	4a0b      	ldr	r2, [pc, #44]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a8d4:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a8d8:	6992      	ldr	r2, [r2, #24]
 801a8da:	f042 0208 	orr.w	r2, r2, #8
 801a8de:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 801a8e0:	4b07      	ldr	r3, [pc, #28]	; (801a900 <DMA_UART_RF_RX+0xec>)
 801a8e2:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a8e6:	2208      	movs	r2, #8
 801a8e8:	621a      	str	r2, [r3, #32]

	//		Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP2], rx_buffer, rx_buffer_size);
 801a8ea:	887b      	ldrh	r3, [r7, #2]
 801a8ec:	461a      	mov	r2, r3
 801a8ee:	6879      	ldr	r1, [r7, #4]
 801a8f0:	4807      	ldr	r0, [pc, #28]	; (801a910 <DMA_UART_RF_RX+0xfc>)
 801a8f2:	f7ef fdbd 	bl	800a470 <HAL_UART_Receive_DMA>
}
 801a8f6:	bf00      	nop
 801a8f8:	3710      	adds	r7, #16
 801a8fa:	46bd      	mov	sp, r7
 801a8fc:	bd80      	pop	{r7, pc}
 801a8fe:	bf00      	nop
 801a900:	20032184 	.word	0x20032184
 801a904:	40023800 	.word	0x40023800
 801a908:	20031fcc 	.word	0x20031fcc
 801a90c:	40026440 	.word	0x40026440
 801a910:	20032344 	.word	0x20032344

0801a914 <DMA_UART_RF_TX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_TX(uint8_t tx_buffer[], uint16_t tx_buffer_size)
{
 801a914:	b580      	push	{r7, lr}
 801a916:	b084      	sub	sp, #16
 801a918:	af00      	add	r7, sp, #0
 801a91a:	6078      	str	r0, [r7, #4]
 801a91c:	460b      	mov	r3, r1
 801a91e:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_TX();
 801a920:	f000 f87e 	bl	801aa20 <Uart_Clear_DMA_TX>

	//TODO: This is not how one should do this coding but it makes it work
	//UART_EndTxTransfer(&huartx[COM_EXP2]);
	huartx[COM_EXP2].gState = HAL_UART_STATE_READY;
 801a924:	4b39      	ldr	r3, [pc, #228]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a926:	2220      	movs	r2, #32
 801a928:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 801a92c:	2047      	movs	r0, #71	; 0x47
 801a92e:	f7e7 f9a4 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable TX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_TXE);
 801a932:	4b36      	ldr	r3, [pc, #216]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a934:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a938:	4a34      	ldr	r2, [pc, #208]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a93a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a93e:	6812      	ldr	r2, [r2, #0]
 801a940:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801a944:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmatx);
 801a946:	4b31      	ldr	r3, [pc, #196]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a948:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a94c:	4618      	mov	r0, r3
 801a94e:	f7e7 fa95 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 801a952:	4a2f      	ldr	r2, [pc, #188]	; (801aa10 <DMA_UART_RF_TX+0xfc>)
 801a954:	4b2e      	ldr	r3, [pc, #184]	; (801aa10 <DMA_UART_RF_TX+0xfc>)
 801a956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a958:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801a95c:	6313      	str	r3, [r2, #48]	; 0x30
 801a95e:	4b2c      	ldr	r3, [pc, #176]	; (801aa10 <DMA_UART_RF_TX+0xfc>)
 801a960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801a966:	60fb      	str	r3, [r7, #12]
 801a968:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_tx.Instance = USART6_TX_DMA_STREAM;
 801a96a:	4b2a      	ldr	r3, [pc, #168]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a96c:	4a2a      	ldr	r2, [pc, #168]	; (801aa18 <DMA_UART_RF_TX+0x104>)
 801a96e:	601a      	str	r2, [r3, #0]
	hdma_uart6_tx.Init.Channel = USART6_TX_DMA_CHANNEL;
 801a970:	4b28      	ldr	r3, [pc, #160]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a972:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 801a976:	605a      	str	r2, [r3, #4]
	hdma_uart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801a978:	4b26      	ldr	r3, [pc, #152]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a97a:	2240      	movs	r2, #64	; 0x40
 801a97c:	609a      	str	r2, [r3, #8]
	hdma_uart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801a97e:	4b25      	ldr	r3, [pc, #148]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a980:	2204      	movs	r2, #4
 801a982:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801a984:	4b23      	ldr	r3, [pc, #140]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a986:	2203      	movs	r2, #3
 801a988:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 801a98a:	4b22      	ldr	r3, [pc, #136]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a98c:	2200      	movs	r2, #0
 801a98e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801a990:	4b20      	ldr	r3, [pc, #128]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a992:	2200      	movs	r2, #0
 801a994:	619a      	str	r2, [r3, #24]
	hdma_uart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 801a996:	4b1f      	ldr	r3, [pc, #124]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a998:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801a99c:	611a      	str	r2, [r3, #16]
	hdma_uart6_tx.Init.Mode = DMA_NORMAL;
 801a99e:	4b1d      	ldr	r3, [pc, #116]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9a0:	2200      	movs	r2, #0
 801a9a2:	61da      	str	r2, [r3, #28]
	hdma_uart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801a9a4:	4b1b      	ldr	r3, [pc, #108]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9a6:	2200      	movs	r2, #0
 801a9a8:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801a9aa:	4b1a      	ldr	r3, [pc, #104]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9ac:	2200      	movs	r2, #0
 801a9ae:	615a      	str	r2, [r3, #20]
	hdma_uart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 801a9b0:	4b18      	ldr	r3, [pc, #96]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9b2:	2200      	movs	r2, #0
 801a9b4:	60da      	str	r2, [r3, #12]
	hdma_uart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 801a9b6:	4b17      	ldr	r3, [pc, #92]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9b8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 801a9bc:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_tx);
 801a9be:	4815      	ldr	r0, [pc, #84]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9c0:	f7e7 f9ae 	bl	8001d20 <HAL_DMA_Init>
	__HAL_LINKDMA(&huartx[COM_EXP2], hdmatx, hdma_uart6_tx);
 801a9c4:	4b11      	ldr	r3, [pc, #68]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a9c6:	4a13      	ldr	r2, [pc, #76]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9c8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 801a9cc:	4b11      	ldr	r3, [pc, #68]	; (801aa14 <DMA_UART_RF_TX+0x100>)
 801a9ce:	4a13      	ldr	r2, [pc, #76]	; (801aa1c <DMA_UART_RF_TX+0x108>)
 801a9d0:	639a      	str	r2, [r3, #56]	; 0x38

	//	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
	HAL_NVIC_DisableIRQ(DMA2_Stream6_IRQn);
 801a9d2:	2045      	movs	r0, #69	; 0x45
 801a9d4:	f7e7 f951 	bl	8001c7a <HAL_NVIC_DisableIRQ>
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_HT);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_TE);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_DME);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_FE);

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_TXDATA_FLUSH_REQUEST);
 801a9d8:	4b0c      	ldr	r3, [pc, #48]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a9da:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a9de:	4a0b      	ldr	r2, [pc, #44]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a9e0:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a9e4:	6992      	ldr	r2, [r2, #24]
 801a9e6:	f042 0210 	orr.w	r2, r2, #16
 801a9ea:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 801a9ec:	4b07      	ldr	r3, [pc, #28]	; (801aa0c <DMA_UART_RF_TX+0xf8>)
 801a9ee:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a9f2:	2208      	movs	r2, #8
 801a9f4:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Transmit_DMA(&huartx[COM_EXP2], tx_buffer, tx_buffer_size);
 801a9f6:	887b      	ldrh	r3, [r7, #2]
 801a9f8:	461a      	mov	r2, r3
 801a9fa:	6879      	ldr	r1, [r7, #4]
 801a9fc:	4807      	ldr	r0, [pc, #28]	; (801aa1c <DMA_UART_RF_TX+0x108>)
 801a9fe:	f7ef fcc9 	bl	800a394 <HAL_UART_Transmit_DMA>



}
 801aa02:	bf00      	nop
 801aa04:	3710      	adds	r7, #16
 801aa06:	46bd      	mov	sp, r7
 801aa08:	bd80      	pop	{r7, pc}
 801aa0a:	bf00      	nop
 801aa0c:	20032184 	.word	0x20032184
 801aa10:	40023800 	.word	0x40023800
 801aa14:	20031eac 	.word	0x20031eac
 801aa18:	400264b8 	.word	0x400264b8
 801aa1c:	20032344 	.word	0x20032344

0801aa20 <Uart_Clear_DMA_TX>:

void Uart_Clear_DMA_TX(void)
{
 801aa20:	b580      	push	{r7, lr}
 801aa22:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 801aa24:	4b8d      	ldr	r3, [pc, #564]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa26:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa2a:	681b      	ldr	r3, [r3, #0]
 801aa2c:	461a      	mov	r2, r3
 801aa2e:	4b8c      	ldr	r3, [pc, #560]	; (801ac60 <Uart_Clear_DMA_TX+0x240>)
 801aa30:	429a      	cmp	r2, r3
 801aa32:	f240 8085 	bls.w	801ab40 <Uart_Clear_DMA_TX+0x120>
 801aa36:	4a8b      	ldr	r2, [pc, #556]	; (801ac64 <Uart_Clear_DMA_TX+0x244>)
 801aa38:	4b88      	ldr	r3, [pc, #544]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa3a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa3e:	681b      	ldr	r3, [r3, #0]
 801aa40:	4619      	mov	r1, r3
 801aa42:	4b89      	ldr	r3, [pc, #548]	; (801ac68 <Uart_Clear_DMA_TX+0x248>)
 801aa44:	4299      	cmp	r1, r3
 801aa46:	d078      	beq.n	801ab3a <Uart_Clear_DMA_TX+0x11a>
 801aa48:	4b84      	ldr	r3, [pc, #528]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa4a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa4e:	681b      	ldr	r3, [r3, #0]
 801aa50:	4619      	mov	r1, r3
 801aa52:	4b86      	ldr	r3, [pc, #536]	; (801ac6c <Uart_Clear_DMA_TX+0x24c>)
 801aa54:	4299      	cmp	r1, r3
 801aa56:	d06e      	beq.n	801ab36 <Uart_Clear_DMA_TX+0x116>
 801aa58:	4b80      	ldr	r3, [pc, #512]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa5a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa5e:	681b      	ldr	r3, [r3, #0]
 801aa60:	4619      	mov	r1, r3
 801aa62:	4b83      	ldr	r3, [pc, #524]	; (801ac70 <Uart_Clear_DMA_TX+0x250>)
 801aa64:	4299      	cmp	r1, r3
 801aa66:	d064      	beq.n	801ab32 <Uart_Clear_DMA_TX+0x112>
 801aa68:	4b7c      	ldr	r3, [pc, #496]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa6a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa6e:	681b      	ldr	r3, [r3, #0]
 801aa70:	4619      	mov	r1, r3
 801aa72:	4b80      	ldr	r3, [pc, #512]	; (801ac74 <Uart_Clear_DMA_TX+0x254>)
 801aa74:	4299      	cmp	r1, r3
 801aa76:	d05a      	beq.n	801ab2e <Uart_Clear_DMA_TX+0x10e>
 801aa78:	4b78      	ldr	r3, [pc, #480]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa7e:	681b      	ldr	r3, [r3, #0]
 801aa80:	4619      	mov	r1, r3
 801aa82:	4b7d      	ldr	r3, [pc, #500]	; (801ac78 <Uart_Clear_DMA_TX+0x258>)
 801aa84:	4299      	cmp	r1, r3
 801aa86:	d04f      	beq.n	801ab28 <Uart_Clear_DMA_TX+0x108>
 801aa88:	4b74      	ldr	r3, [pc, #464]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa8a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa8e:	681b      	ldr	r3, [r3, #0]
 801aa90:	4619      	mov	r1, r3
 801aa92:	4b7a      	ldr	r3, [pc, #488]	; (801ac7c <Uart_Clear_DMA_TX+0x25c>)
 801aa94:	4299      	cmp	r1, r3
 801aa96:	d044      	beq.n	801ab22 <Uart_Clear_DMA_TX+0x102>
 801aa98:	4b70      	ldr	r3, [pc, #448]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aa9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aa9e:	681b      	ldr	r3, [r3, #0]
 801aaa0:	4619      	mov	r1, r3
 801aaa2:	4b77      	ldr	r3, [pc, #476]	; (801ac80 <Uart_Clear_DMA_TX+0x260>)
 801aaa4:	4299      	cmp	r1, r3
 801aaa6:	d039      	beq.n	801ab1c <Uart_Clear_DMA_TX+0xfc>
 801aaa8:	4b6c      	ldr	r3, [pc, #432]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aaaa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aaae:	681b      	ldr	r3, [r3, #0]
 801aab0:	4619      	mov	r1, r3
 801aab2:	4b74      	ldr	r3, [pc, #464]	; (801ac84 <Uart_Clear_DMA_TX+0x264>)
 801aab4:	4299      	cmp	r1, r3
 801aab6:	d02e      	beq.n	801ab16 <Uart_Clear_DMA_TX+0xf6>
 801aab8:	4b68      	ldr	r3, [pc, #416]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aaba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aabe:	681b      	ldr	r3, [r3, #0]
 801aac0:	4619      	mov	r1, r3
 801aac2:	4b71      	ldr	r3, [pc, #452]	; (801ac88 <Uart_Clear_DMA_TX+0x268>)
 801aac4:	4299      	cmp	r1, r3
 801aac6:	d023      	beq.n	801ab10 <Uart_Clear_DMA_TX+0xf0>
 801aac8:	4b64      	ldr	r3, [pc, #400]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aaca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aace:	681b      	ldr	r3, [r3, #0]
 801aad0:	4619      	mov	r1, r3
 801aad2:	4b6e      	ldr	r3, [pc, #440]	; (801ac8c <Uart_Clear_DMA_TX+0x26c>)
 801aad4:	4299      	cmp	r1, r3
 801aad6:	d018      	beq.n	801ab0a <Uart_Clear_DMA_TX+0xea>
 801aad8:	4b60      	ldr	r3, [pc, #384]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aada:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aade:	681b      	ldr	r3, [r3, #0]
 801aae0:	4619      	mov	r1, r3
 801aae2:	4b6b      	ldr	r3, [pc, #428]	; (801ac90 <Uart_Clear_DMA_TX+0x270>)
 801aae4:	4299      	cmp	r1, r3
 801aae6:	d00d      	beq.n	801ab04 <Uart_Clear_DMA_TX+0xe4>
 801aae8:	4b5c      	ldr	r3, [pc, #368]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aaea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aaee:	681b      	ldr	r3, [r3, #0]
 801aaf0:	4619      	mov	r1, r3
 801aaf2:	4b68      	ldr	r3, [pc, #416]	; (801ac94 <Uart_Clear_DMA_TX+0x274>)
 801aaf4:	4299      	cmp	r1, r3
 801aaf6:	d102      	bne.n	801aafe <Uart_Clear_DMA_TX+0xde>
 801aaf8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801aafc:	e01e      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801aafe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801ab02:	e01b      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab04:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ab08:	e018      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab0a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ab0e:	e015      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab10:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ab14:	e012      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ab1a:	e00f      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ab20:	e00c      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ab26:	e009      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ab2c:	e006      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab2e:	2320      	movs	r3, #32
 801ab30:	e004      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab32:	2320      	movs	r3, #32
 801ab34:	e002      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab36:	2320      	movs	r3, #32
 801ab38:	e000      	b.n	801ab3c <Uart_Clear_DMA_TX+0x11c>
 801ab3a:	2320      	movs	r3, #32
 801ab3c:	60d3      	str	r3, [r2, #12]
 801ab3e:	e1df      	b.n	801af00 <Uart_Clear_DMA_TX+0x4e0>
 801ab40:	4b46      	ldr	r3, [pc, #280]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	461a      	mov	r2, r3
 801ab4a:	4b53      	ldr	r3, [pc, #332]	; (801ac98 <Uart_Clear_DMA_TX+0x278>)
 801ab4c:	429a      	cmp	r2, r3
 801ab4e:	f240 80a5 	bls.w	801ac9c <Uart_Clear_DMA_TX+0x27c>
 801ab52:	4a44      	ldr	r2, [pc, #272]	; (801ac64 <Uart_Clear_DMA_TX+0x244>)
 801ab54:	4b41      	ldr	r3, [pc, #260]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab56:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab5a:	681b      	ldr	r3, [r3, #0]
 801ab5c:	4619      	mov	r1, r3
 801ab5e:	4b42      	ldr	r3, [pc, #264]	; (801ac68 <Uart_Clear_DMA_TX+0x248>)
 801ab60:	4299      	cmp	r1, r3
 801ab62:	d078      	beq.n	801ac56 <Uart_Clear_DMA_TX+0x236>
 801ab64:	4b3d      	ldr	r3, [pc, #244]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab66:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab6a:	681b      	ldr	r3, [r3, #0]
 801ab6c:	4619      	mov	r1, r3
 801ab6e:	4b3f      	ldr	r3, [pc, #252]	; (801ac6c <Uart_Clear_DMA_TX+0x24c>)
 801ab70:	4299      	cmp	r1, r3
 801ab72:	d06e      	beq.n	801ac52 <Uart_Clear_DMA_TX+0x232>
 801ab74:	4b39      	ldr	r3, [pc, #228]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab76:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab7a:	681b      	ldr	r3, [r3, #0]
 801ab7c:	4619      	mov	r1, r3
 801ab7e:	4b3c      	ldr	r3, [pc, #240]	; (801ac70 <Uart_Clear_DMA_TX+0x250>)
 801ab80:	4299      	cmp	r1, r3
 801ab82:	d064      	beq.n	801ac4e <Uart_Clear_DMA_TX+0x22e>
 801ab84:	4b35      	ldr	r3, [pc, #212]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab86:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab8a:	681b      	ldr	r3, [r3, #0]
 801ab8c:	4619      	mov	r1, r3
 801ab8e:	4b39      	ldr	r3, [pc, #228]	; (801ac74 <Uart_Clear_DMA_TX+0x254>)
 801ab90:	4299      	cmp	r1, r3
 801ab92:	d05a      	beq.n	801ac4a <Uart_Clear_DMA_TX+0x22a>
 801ab94:	4b31      	ldr	r3, [pc, #196]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ab96:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ab9a:	681b      	ldr	r3, [r3, #0]
 801ab9c:	4619      	mov	r1, r3
 801ab9e:	4b36      	ldr	r3, [pc, #216]	; (801ac78 <Uart_Clear_DMA_TX+0x258>)
 801aba0:	4299      	cmp	r1, r3
 801aba2:	d04f      	beq.n	801ac44 <Uart_Clear_DMA_TX+0x224>
 801aba4:	4b2d      	ldr	r3, [pc, #180]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801aba6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abaa:	681b      	ldr	r3, [r3, #0]
 801abac:	4619      	mov	r1, r3
 801abae:	4b33      	ldr	r3, [pc, #204]	; (801ac7c <Uart_Clear_DMA_TX+0x25c>)
 801abb0:	4299      	cmp	r1, r3
 801abb2:	d044      	beq.n	801ac3e <Uart_Clear_DMA_TX+0x21e>
 801abb4:	4b29      	ldr	r3, [pc, #164]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801abb6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abba:	681b      	ldr	r3, [r3, #0]
 801abbc:	4619      	mov	r1, r3
 801abbe:	4b30      	ldr	r3, [pc, #192]	; (801ac80 <Uart_Clear_DMA_TX+0x260>)
 801abc0:	4299      	cmp	r1, r3
 801abc2:	d039      	beq.n	801ac38 <Uart_Clear_DMA_TX+0x218>
 801abc4:	4b25      	ldr	r3, [pc, #148]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801abc6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abca:	681b      	ldr	r3, [r3, #0]
 801abcc:	4619      	mov	r1, r3
 801abce:	4b2d      	ldr	r3, [pc, #180]	; (801ac84 <Uart_Clear_DMA_TX+0x264>)
 801abd0:	4299      	cmp	r1, r3
 801abd2:	d02e      	beq.n	801ac32 <Uart_Clear_DMA_TX+0x212>
 801abd4:	4b21      	ldr	r3, [pc, #132]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801abd6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abda:	681b      	ldr	r3, [r3, #0]
 801abdc:	4619      	mov	r1, r3
 801abde:	4b2a      	ldr	r3, [pc, #168]	; (801ac88 <Uart_Clear_DMA_TX+0x268>)
 801abe0:	4299      	cmp	r1, r3
 801abe2:	d023      	beq.n	801ac2c <Uart_Clear_DMA_TX+0x20c>
 801abe4:	4b1d      	ldr	r3, [pc, #116]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801abe6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abea:	681b      	ldr	r3, [r3, #0]
 801abec:	4619      	mov	r1, r3
 801abee:	4b27      	ldr	r3, [pc, #156]	; (801ac8c <Uart_Clear_DMA_TX+0x26c>)
 801abf0:	4299      	cmp	r1, r3
 801abf2:	d018      	beq.n	801ac26 <Uart_Clear_DMA_TX+0x206>
 801abf4:	4b19      	ldr	r3, [pc, #100]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801abf6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801abfa:	681b      	ldr	r3, [r3, #0]
 801abfc:	4619      	mov	r1, r3
 801abfe:	4b24      	ldr	r3, [pc, #144]	; (801ac90 <Uart_Clear_DMA_TX+0x270>)
 801ac00:	4299      	cmp	r1, r3
 801ac02:	d00d      	beq.n	801ac20 <Uart_Clear_DMA_TX+0x200>
 801ac04:	4b15      	ldr	r3, [pc, #84]	; (801ac5c <Uart_Clear_DMA_TX+0x23c>)
 801ac06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ac0a:	681b      	ldr	r3, [r3, #0]
 801ac0c:	4619      	mov	r1, r3
 801ac0e:	4b21      	ldr	r3, [pc, #132]	; (801ac94 <Uart_Clear_DMA_TX+0x274>)
 801ac10:	4299      	cmp	r1, r3
 801ac12:	d102      	bne.n	801ac1a <Uart_Clear_DMA_TX+0x1fa>
 801ac14:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ac18:	e01e      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801ac1e:	e01b      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ac24:	e018      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac26:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ac2a:	e015      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac2c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ac30:	e012      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ac36:	e00f      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ac3c:	e00c      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ac42:	e009      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ac48:	e006      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac4a:	2320      	movs	r3, #32
 801ac4c:	e004      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac4e:	2320      	movs	r3, #32
 801ac50:	e002      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac52:	2320      	movs	r3, #32
 801ac54:	e000      	b.n	801ac58 <Uart_Clear_DMA_TX+0x238>
 801ac56:	2320      	movs	r3, #32
 801ac58:	6093      	str	r3, [r2, #8]
 801ac5a:	e151      	b.n	801af00 <Uart_Clear_DMA_TX+0x4e0>
 801ac5c:	20032184 	.word	0x20032184
 801ac60:	40026458 	.word	0x40026458
 801ac64:	40026400 	.word	0x40026400
 801ac68:	40026010 	.word	0x40026010
 801ac6c:	40026410 	.word	0x40026410
 801ac70:	40026070 	.word	0x40026070
 801ac74:	40026470 	.word	0x40026470
 801ac78:	40026028 	.word	0x40026028
 801ac7c:	40026428 	.word	0x40026428
 801ac80:	40026088 	.word	0x40026088
 801ac84:	40026488 	.word	0x40026488
 801ac88:	40026040 	.word	0x40026040
 801ac8c:	40026440 	.word	0x40026440
 801ac90:	400260a0 	.word	0x400260a0
 801ac94:	400264a0 	.word	0x400264a0
 801ac98:	400260b8 	.word	0x400260b8
 801ac9c:	4b88      	ldr	r3, [pc, #544]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ac9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801aca2:	681b      	ldr	r3, [r3, #0]
 801aca4:	461a      	mov	r2, r3
 801aca6:	4b87      	ldr	r3, [pc, #540]	; (801aec4 <Uart_Clear_DMA_TX+0x4a4>)
 801aca8:	429a      	cmp	r2, r3
 801acaa:	f240 8085 	bls.w	801adb8 <Uart_Clear_DMA_TX+0x398>
 801acae:	4a86      	ldr	r2, [pc, #536]	; (801aec8 <Uart_Clear_DMA_TX+0x4a8>)
 801acb0:	4b83      	ldr	r3, [pc, #524]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801acb2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801acb6:	681b      	ldr	r3, [r3, #0]
 801acb8:	4619      	mov	r1, r3
 801acba:	4b84      	ldr	r3, [pc, #528]	; (801aecc <Uart_Clear_DMA_TX+0x4ac>)
 801acbc:	4299      	cmp	r1, r3
 801acbe:	d078      	beq.n	801adb2 <Uart_Clear_DMA_TX+0x392>
 801acc0:	4b7f      	ldr	r3, [pc, #508]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801acc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801acc6:	681b      	ldr	r3, [r3, #0]
 801acc8:	4619      	mov	r1, r3
 801acca:	4b81      	ldr	r3, [pc, #516]	; (801aed0 <Uart_Clear_DMA_TX+0x4b0>)
 801accc:	4299      	cmp	r1, r3
 801acce:	d06e      	beq.n	801adae <Uart_Clear_DMA_TX+0x38e>
 801acd0:	4b7b      	ldr	r3, [pc, #492]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801acd2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801acd6:	681b      	ldr	r3, [r3, #0]
 801acd8:	4619      	mov	r1, r3
 801acda:	4b7e      	ldr	r3, [pc, #504]	; (801aed4 <Uart_Clear_DMA_TX+0x4b4>)
 801acdc:	4299      	cmp	r1, r3
 801acde:	d064      	beq.n	801adaa <Uart_Clear_DMA_TX+0x38a>
 801ace0:	4b77      	ldr	r3, [pc, #476]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ace2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ace6:	681b      	ldr	r3, [r3, #0]
 801ace8:	4619      	mov	r1, r3
 801acea:	4b7b      	ldr	r3, [pc, #492]	; (801aed8 <Uart_Clear_DMA_TX+0x4b8>)
 801acec:	4299      	cmp	r1, r3
 801acee:	d05a      	beq.n	801ada6 <Uart_Clear_DMA_TX+0x386>
 801acf0:	4b73      	ldr	r3, [pc, #460]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801acf2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801acf6:	681b      	ldr	r3, [r3, #0]
 801acf8:	4619      	mov	r1, r3
 801acfa:	4b78      	ldr	r3, [pc, #480]	; (801aedc <Uart_Clear_DMA_TX+0x4bc>)
 801acfc:	4299      	cmp	r1, r3
 801acfe:	d04f      	beq.n	801ada0 <Uart_Clear_DMA_TX+0x380>
 801ad00:	4b6f      	ldr	r3, [pc, #444]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad06:	681b      	ldr	r3, [r3, #0]
 801ad08:	4619      	mov	r1, r3
 801ad0a:	4b75      	ldr	r3, [pc, #468]	; (801aee0 <Uart_Clear_DMA_TX+0x4c0>)
 801ad0c:	4299      	cmp	r1, r3
 801ad0e:	d044      	beq.n	801ad9a <Uart_Clear_DMA_TX+0x37a>
 801ad10:	4b6b      	ldr	r3, [pc, #428]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad16:	681b      	ldr	r3, [r3, #0]
 801ad18:	4619      	mov	r1, r3
 801ad1a:	4b72      	ldr	r3, [pc, #456]	; (801aee4 <Uart_Clear_DMA_TX+0x4c4>)
 801ad1c:	4299      	cmp	r1, r3
 801ad1e:	d039      	beq.n	801ad94 <Uart_Clear_DMA_TX+0x374>
 801ad20:	4b67      	ldr	r3, [pc, #412]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad26:	681b      	ldr	r3, [r3, #0]
 801ad28:	4619      	mov	r1, r3
 801ad2a:	4b6f      	ldr	r3, [pc, #444]	; (801aee8 <Uart_Clear_DMA_TX+0x4c8>)
 801ad2c:	4299      	cmp	r1, r3
 801ad2e:	d02e      	beq.n	801ad8e <Uart_Clear_DMA_TX+0x36e>
 801ad30:	4b63      	ldr	r3, [pc, #396]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad36:	681b      	ldr	r3, [r3, #0]
 801ad38:	4619      	mov	r1, r3
 801ad3a:	4b6c      	ldr	r3, [pc, #432]	; (801aeec <Uart_Clear_DMA_TX+0x4cc>)
 801ad3c:	4299      	cmp	r1, r3
 801ad3e:	d023      	beq.n	801ad88 <Uart_Clear_DMA_TX+0x368>
 801ad40:	4b5f      	ldr	r3, [pc, #380]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad46:	681b      	ldr	r3, [r3, #0]
 801ad48:	4619      	mov	r1, r3
 801ad4a:	4b69      	ldr	r3, [pc, #420]	; (801aef0 <Uart_Clear_DMA_TX+0x4d0>)
 801ad4c:	4299      	cmp	r1, r3
 801ad4e:	d018      	beq.n	801ad82 <Uart_Clear_DMA_TX+0x362>
 801ad50:	4b5b      	ldr	r3, [pc, #364]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad56:	681b      	ldr	r3, [r3, #0]
 801ad58:	4619      	mov	r1, r3
 801ad5a:	4b66      	ldr	r3, [pc, #408]	; (801aef4 <Uart_Clear_DMA_TX+0x4d4>)
 801ad5c:	4299      	cmp	r1, r3
 801ad5e:	d00d      	beq.n	801ad7c <Uart_Clear_DMA_TX+0x35c>
 801ad60:	4b57      	ldr	r3, [pc, #348]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ad62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ad66:	681b      	ldr	r3, [r3, #0]
 801ad68:	4619      	mov	r1, r3
 801ad6a:	4b63      	ldr	r3, [pc, #396]	; (801aef8 <Uart_Clear_DMA_TX+0x4d8>)
 801ad6c:	4299      	cmp	r1, r3
 801ad6e:	d102      	bne.n	801ad76 <Uart_Clear_DMA_TX+0x356>
 801ad70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ad74:	e01e      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad76:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801ad7a:	e01b      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ad80:	e018      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad82:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ad86:	e015      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ad8c:	e012      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ad92:	e00f      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ad98:	e00c      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ad9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ad9e:	e009      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ada0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ada4:	e006      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801ada6:	2320      	movs	r3, #32
 801ada8:	e004      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801adaa:	2320      	movs	r3, #32
 801adac:	e002      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801adae:	2320      	movs	r3, #32
 801adb0:	e000      	b.n	801adb4 <Uart_Clear_DMA_TX+0x394>
 801adb2:	2320      	movs	r3, #32
 801adb4:	60d3      	str	r3, [r2, #12]
 801adb6:	e0a3      	b.n	801af00 <Uart_Clear_DMA_TX+0x4e0>
 801adb8:	4a43      	ldr	r2, [pc, #268]	; (801aec8 <Uart_Clear_DMA_TX+0x4a8>)
 801adba:	4b41      	ldr	r3, [pc, #260]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801adbc:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801adc0:	681b      	ldr	r3, [r3, #0]
 801adc2:	4619      	mov	r1, r3
 801adc4:	4b41      	ldr	r3, [pc, #260]	; (801aecc <Uart_Clear_DMA_TX+0x4ac>)
 801adc6:	4299      	cmp	r1, r3
 801adc8:	f000 8098 	beq.w	801aefc <Uart_Clear_DMA_TX+0x4dc>
 801adcc:	4b3c      	ldr	r3, [pc, #240]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801adce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801add2:	681b      	ldr	r3, [r3, #0]
 801add4:	4619      	mov	r1, r3
 801add6:	4b3e      	ldr	r3, [pc, #248]	; (801aed0 <Uart_Clear_DMA_TX+0x4b0>)
 801add8:	4299      	cmp	r1, r3
 801adda:	d06e      	beq.n	801aeba <Uart_Clear_DMA_TX+0x49a>
 801addc:	4b38      	ldr	r3, [pc, #224]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801adde:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ade2:	681b      	ldr	r3, [r3, #0]
 801ade4:	4619      	mov	r1, r3
 801ade6:	4b3b      	ldr	r3, [pc, #236]	; (801aed4 <Uart_Clear_DMA_TX+0x4b4>)
 801ade8:	4299      	cmp	r1, r3
 801adea:	d064      	beq.n	801aeb6 <Uart_Clear_DMA_TX+0x496>
 801adec:	4b34      	ldr	r3, [pc, #208]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801adee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801adf2:	681b      	ldr	r3, [r3, #0]
 801adf4:	4619      	mov	r1, r3
 801adf6:	4b38      	ldr	r3, [pc, #224]	; (801aed8 <Uart_Clear_DMA_TX+0x4b8>)
 801adf8:	4299      	cmp	r1, r3
 801adfa:	d05a      	beq.n	801aeb2 <Uart_Clear_DMA_TX+0x492>
 801adfc:	4b30      	ldr	r3, [pc, #192]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801adfe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae02:	681b      	ldr	r3, [r3, #0]
 801ae04:	4619      	mov	r1, r3
 801ae06:	4b35      	ldr	r3, [pc, #212]	; (801aedc <Uart_Clear_DMA_TX+0x4bc>)
 801ae08:	4299      	cmp	r1, r3
 801ae0a:	d04f      	beq.n	801aeac <Uart_Clear_DMA_TX+0x48c>
 801ae0c:	4b2c      	ldr	r3, [pc, #176]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae0e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae12:	681b      	ldr	r3, [r3, #0]
 801ae14:	4619      	mov	r1, r3
 801ae16:	4b32      	ldr	r3, [pc, #200]	; (801aee0 <Uart_Clear_DMA_TX+0x4c0>)
 801ae18:	4299      	cmp	r1, r3
 801ae1a:	d044      	beq.n	801aea6 <Uart_Clear_DMA_TX+0x486>
 801ae1c:	4b28      	ldr	r3, [pc, #160]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae22:	681b      	ldr	r3, [r3, #0]
 801ae24:	4619      	mov	r1, r3
 801ae26:	4b2f      	ldr	r3, [pc, #188]	; (801aee4 <Uart_Clear_DMA_TX+0x4c4>)
 801ae28:	4299      	cmp	r1, r3
 801ae2a:	d039      	beq.n	801aea0 <Uart_Clear_DMA_TX+0x480>
 801ae2c:	4b24      	ldr	r3, [pc, #144]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae32:	681b      	ldr	r3, [r3, #0]
 801ae34:	4619      	mov	r1, r3
 801ae36:	4b2c      	ldr	r3, [pc, #176]	; (801aee8 <Uart_Clear_DMA_TX+0x4c8>)
 801ae38:	4299      	cmp	r1, r3
 801ae3a:	d02e      	beq.n	801ae9a <Uart_Clear_DMA_TX+0x47a>
 801ae3c:	4b20      	ldr	r3, [pc, #128]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae3e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae42:	681b      	ldr	r3, [r3, #0]
 801ae44:	4619      	mov	r1, r3
 801ae46:	4b29      	ldr	r3, [pc, #164]	; (801aeec <Uart_Clear_DMA_TX+0x4cc>)
 801ae48:	4299      	cmp	r1, r3
 801ae4a:	d023      	beq.n	801ae94 <Uart_Clear_DMA_TX+0x474>
 801ae4c:	4b1c      	ldr	r3, [pc, #112]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae52:	681b      	ldr	r3, [r3, #0]
 801ae54:	4619      	mov	r1, r3
 801ae56:	4b26      	ldr	r3, [pc, #152]	; (801aef0 <Uart_Clear_DMA_TX+0x4d0>)
 801ae58:	4299      	cmp	r1, r3
 801ae5a:	d018      	beq.n	801ae8e <Uart_Clear_DMA_TX+0x46e>
 801ae5c:	4b18      	ldr	r3, [pc, #96]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae62:	681b      	ldr	r3, [r3, #0]
 801ae64:	4619      	mov	r1, r3
 801ae66:	4b23      	ldr	r3, [pc, #140]	; (801aef4 <Uart_Clear_DMA_TX+0x4d4>)
 801ae68:	4299      	cmp	r1, r3
 801ae6a:	d00d      	beq.n	801ae88 <Uart_Clear_DMA_TX+0x468>
 801ae6c:	4b14      	ldr	r3, [pc, #80]	; (801aec0 <Uart_Clear_DMA_TX+0x4a0>)
 801ae6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801ae72:	681b      	ldr	r3, [r3, #0]
 801ae74:	4619      	mov	r1, r3
 801ae76:	4b20      	ldr	r3, [pc, #128]	; (801aef8 <Uart_Clear_DMA_TX+0x4d8>)
 801ae78:	4299      	cmp	r1, r3
 801ae7a:	d102      	bne.n	801ae82 <Uart_Clear_DMA_TX+0x462>
 801ae7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ae80:	e03d      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801ae82:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801ae86:	e03a      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801ae88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ae8c:	e037      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801ae8e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ae92:	e034      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801ae94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ae98:	e031      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801ae9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ae9e:	e02e      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aea0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aea4:	e02b      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aea6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aeaa:	e028      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aeac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801aeb0:	e025      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aeb2:	2320      	movs	r3, #32
 801aeb4:	e023      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aeb6:	2320      	movs	r3, #32
 801aeb8:	e021      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aeba:	2320      	movs	r3, #32
 801aebc:	e01f      	b.n	801aefe <Uart_Clear_DMA_TX+0x4de>
 801aebe:	bf00      	nop
 801aec0:	20032184 	.word	0x20032184
 801aec4:	40026058 	.word	0x40026058
 801aec8:	40026000 	.word	0x40026000
 801aecc:	40026010 	.word	0x40026010
 801aed0:	40026410 	.word	0x40026410
 801aed4:	40026070 	.word	0x40026070
 801aed8:	40026470 	.word	0x40026470
 801aedc:	40026028 	.word	0x40026028
 801aee0:	40026428 	.word	0x40026428
 801aee4:	40026088 	.word	0x40026088
 801aee8:	40026488 	.word	0x40026488
 801aeec:	40026040 	.word	0x40026040
 801aef0:	40026440 	.word	0x40026440
 801aef4:	400260a0 	.word	0x400260a0
 801aef8:	400264a0 	.word	0x400264a0
 801aefc:	2320      	movs	r3, #32
 801aefe:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 801af00:	4b8d      	ldr	r3, [pc, #564]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af06:	681b      	ldr	r3, [r3, #0]
 801af08:	461a      	mov	r2, r3
 801af0a:	4b8c      	ldr	r3, [pc, #560]	; (801b13c <Uart_Clear_DMA_TX+0x71c>)
 801af0c:	429a      	cmp	r2, r3
 801af0e:	f240 8085 	bls.w	801b01c <Uart_Clear_DMA_TX+0x5fc>
 801af12:	4a8b      	ldr	r2, [pc, #556]	; (801b140 <Uart_Clear_DMA_TX+0x720>)
 801af14:	4b88      	ldr	r3, [pc, #544]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af16:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af1a:	681b      	ldr	r3, [r3, #0]
 801af1c:	4619      	mov	r1, r3
 801af1e:	4b89      	ldr	r3, [pc, #548]	; (801b144 <Uart_Clear_DMA_TX+0x724>)
 801af20:	4299      	cmp	r1, r3
 801af22:	d078      	beq.n	801b016 <Uart_Clear_DMA_TX+0x5f6>
 801af24:	4b84      	ldr	r3, [pc, #528]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af26:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af2a:	681b      	ldr	r3, [r3, #0]
 801af2c:	4619      	mov	r1, r3
 801af2e:	4b86      	ldr	r3, [pc, #536]	; (801b148 <Uart_Clear_DMA_TX+0x728>)
 801af30:	4299      	cmp	r1, r3
 801af32:	d06e      	beq.n	801b012 <Uart_Clear_DMA_TX+0x5f2>
 801af34:	4b80      	ldr	r3, [pc, #512]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af36:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af3a:	681b      	ldr	r3, [r3, #0]
 801af3c:	4619      	mov	r1, r3
 801af3e:	4b83      	ldr	r3, [pc, #524]	; (801b14c <Uart_Clear_DMA_TX+0x72c>)
 801af40:	4299      	cmp	r1, r3
 801af42:	d064      	beq.n	801b00e <Uart_Clear_DMA_TX+0x5ee>
 801af44:	4b7c      	ldr	r3, [pc, #496]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af46:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af4a:	681b      	ldr	r3, [r3, #0]
 801af4c:	4619      	mov	r1, r3
 801af4e:	4b80      	ldr	r3, [pc, #512]	; (801b150 <Uart_Clear_DMA_TX+0x730>)
 801af50:	4299      	cmp	r1, r3
 801af52:	d05a      	beq.n	801b00a <Uart_Clear_DMA_TX+0x5ea>
 801af54:	4b78      	ldr	r3, [pc, #480]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af56:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af5a:	681b      	ldr	r3, [r3, #0]
 801af5c:	4619      	mov	r1, r3
 801af5e:	4b7d      	ldr	r3, [pc, #500]	; (801b154 <Uart_Clear_DMA_TX+0x734>)
 801af60:	4299      	cmp	r1, r3
 801af62:	d04f      	beq.n	801b004 <Uart_Clear_DMA_TX+0x5e4>
 801af64:	4b74      	ldr	r3, [pc, #464]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af66:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af6a:	681b      	ldr	r3, [r3, #0]
 801af6c:	4619      	mov	r1, r3
 801af6e:	4b7a      	ldr	r3, [pc, #488]	; (801b158 <Uart_Clear_DMA_TX+0x738>)
 801af70:	4299      	cmp	r1, r3
 801af72:	d044      	beq.n	801affe <Uart_Clear_DMA_TX+0x5de>
 801af74:	4b70      	ldr	r3, [pc, #448]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af76:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af7a:	681b      	ldr	r3, [r3, #0]
 801af7c:	4619      	mov	r1, r3
 801af7e:	4b77      	ldr	r3, [pc, #476]	; (801b15c <Uart_Clear_DMA_TX+0x73c>)
 801af80:	4299      	cmp	r1, r3
 801af82:	d039      	beq.n	801aff8 <Uart_Clear_DMA_TX+0x5d8>
 801af84:	4b6c      	ldr	r3, [pc, #432]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af86:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af8a:	681b      	ldr	r3, [r3, #0]
 801af8c:	4619      	mov	r1, r3
 801af8e:	4b74      	ldr	r3, [pc, #464]	; (801b160 <Uart_Clear_DMA_TX+0x740>)
 801af90:	4299      	cmp	r1, r3
 801af92:	d02e      	beq.n	801aff2 <Uart_Clear_DMA_TX+0x5d2>
 801af94:	4b68      	ldr	r3, [pc, #416]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801af96:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801af9a:	681b      	ldr	r3, [r3, #0]
 801af9c:	4619      	mov	r1, r3
 801af9e:	4b71      	ldr	r3, [pc, #452]	; (801b164 <Uart_Clear_DMA_TX+0x744>)
 801afa0:	4299      	cmp	r1, r3
 801afa2:	d023      	beq.n	801afec <Uart_Clear_DMA_TX+0x5cc>
 801afa4:	4b64      	ldr	r3, [pc, #400]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801afa6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801afaa:	681b      	ldr	r3, [r3, #0]
 801afac:	4619      	mov	r1, r3
 801afae:	4b6e      	ldr	r3, [pc, #440]	; (801b168 <Uart_Clear_DMA_TX+0x748>)
 801afb0:	4299      	cmp	r1, r3
 801afb2:	d018      	beq.n	801afe6 <Uart_Clear_DMA_TX+0x5c6>
 801afb4:	4b60      	ldr	r3, [pc, #384]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801afb6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801afba:	681b      	ldr	r3, [r3, #0]
 801afbc:	4619      	mov	r1, r3
 801afbe:	4b6b      	ldr	r3, [pc, #428]	; (801b16c <Uart_Clear_DMA_TX+0x74c>)
 801afc0:	4299      	cmp	r1, r3
 801afc2:	d00d      	beq.n	801afe0 <Uart_Clear_DMA_TX+0x5c0>
 801afc4:	4b5c      	ldr	r3, [pc, #368]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801afc6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801afca:	681b      	ldr	r3, [r3, #0]
 801afcc:	4619      	mov	r1, r3
 801afce:	4b68      	ldr	r3, [pc, #416]	; (801b170 <Uart_Clear_DMA_TX+0x750>)
 801afd0:	4299      	cmp	r1, r3
 801afd2:	d102      	bne.n	801afda <Uart_Clear_DMA_TX+0x5ba>
 801afd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801afd8:	e01e      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801afda:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801afde:	e01b      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801afe0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801afe4:	e018      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801afe6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801afea:	e015      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801afec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801aff0:	e012      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801aff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aff6:	e00f      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801aff8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801affc:	e00c      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801affe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b002:	e009      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801b004:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b008:	e006      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801b00a:	2310      	movs	r3, #16
 801b00c:	e004      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801b00e:	2310      	movs	r3, #16
 801b010:	e002      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801b012:	2310      	movs	r3, #16
 801b014:	e000      	b.n	801b018 <Uart_Clear_DMA_TX+0x5f8>
 801b016:	2310      	movs	r3, #16
 801b018:	60d3      	str	r3, [r2, #12]
 801b01a:	e1df      	b.n	801b3dc <Uart_Clear_DMA_TX+0x9bc>
 801b01c:	4b46      	ldr	r3, [pc, #280]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b01e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b022:	681b      	ldr	r3, [r3, #0]
 801b024:	461a      	mov	r2, r3
 801b026:	4b53      	ldr	r3, [pc, #332]	; (801b174 <Uart_Clear_DMA_TX+0x754>)
 801b028:	429a      	cmp	r2, r3
 801b02a:	f240 80a5 	bls.w	801b178 <Uart_Clear_DMA_TX+0x758>
 801b02e:	4a44      	ldr	r2, [pc, #272]	; (801b140 <Uart_Clear_DMA_TX+0x720>)
 801b030:	4b41      	ldr	r3, [pc, #260]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b032:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b036:	681b      	ldr	r3, [r3, #0]
 801b038:	4619      	mov	r1, r3
 801b03a:	4b42      	ldr	r3, [pc, #264]	; (801b144 <Uart_Clear_DMA_TX+0x724>)
 801b03c:	4299      	cmp	r1, r3
 801b03e:	d078      	beq.n	801b132 <Uart_Clear_DMA_TX+0x712>
 801b040:	4b3d      	ldr	r3, [pc, #244]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b042:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	4619      	mov	r1, r3
 801b04a:	4b3f      	ldr	r3, [pc, #252]	; (801b148 <Uart_Clear_DMA_TX+0x728>)
 801b04c:	4299      	cmp	r1, r3
 801b04e:	d06e      	beq.n	801b12e <Uart_Clear_DMA_TX+0x70e>
 801b050:	4b39      	ldr	r3, [pc, #228]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b052:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b056:	681b      	ldr	r3, [r3, #0]
 801b058:	4619      	mov	r1, r3
 801b05a:	4b3c      	ldr	r3, [pc, #240]	; (801b14c <Uart_Clear_DMA_TX+0x72c>)
 801b05c:	4299      	cmp	r1, r3
 801b05e:	d064      	beq.n	801b12a <Uart_Clear_DMA_TX+0x70a>
 801b060:	4b35      	ldr	r3, [pc, #212]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b062:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b066:	681b      	ldr	r3, [r3, #0]
 801b068:	4619      	mov	r1, r3
 801b06a:	4b39      	ldr	r3, [pc, #228]	; (801b150 <Uart_Clear_DMA_TX+0x730>)
 801b06c:	4299      	cmp	r1, r3
 801b06e:	d05a      	beq.n	801b126 <Uart_Clear_DMA_TX+0x706>
 801b070:	4b31      	ldr	r3, [pc, #196]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b072:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b076:	681b      	ldr	r3, [r3, #0]
 801b078:	4619      	mov	r1, r3
 801b07a:	4b36      	ldr	r3, [pc, #216]	; (801b154 <Uart_Clear_DMA_TX+0x734>)
 801b07c:	4299      	cmp	r1, r3
 801b07e:	d04f      	beq.n	801b120 <Uart_Clear_DMA_TX+0x700>
 801b080:	4b2d      	ldr	r3, [pc, #180]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b082:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b086:	681b      	ldr	r3, [r3, #0]
 801b088:	4619      	mov	r1, r3
 801b08a:	4b33      	ldr	r3, [pc, #204]	; (801b158 <Uart_Clear_DMA_TX+0x738>)
 801b08c:	4299      	cmp	r1, r3
 801b08e:	d044      	beq.n	801b11a <Uart_Clear_DMA_TX+0x6fa>
 801b090:	4b29      	ldr	r3, [pc, #164]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b092:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b096:	681b      	ldr	r3, [r3, #0]
 801b098:	4619      	mov	r1, r3
 801b09a:	4b30      	ldr	r3, [pc, #192]	; (801b15c <Uart_Clear_DMA_TX+0x73c>)
 801b09c:	4299      	cmp	r1, r3
 801b09e:	d039      	beq.n	801b114 <Uart_Clear_DMA_TX+0x6f4>
 801b0a0:	4b25      	ldr	r3, [pc, #148]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b0a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b0a6:	681b      	ldr	r3, [r3, #0]
 801b0a8:	4619      	mov	r1, r3
 801b0aa:	4b2d      	ldr	r3, [pc, #180]	; (801b160 <Uart_Clear_DMA_TX+0x740>)
 801b0ac:	4299      	cmp	r1, r3
 801b0ae:	d02e      	beq.n	801b10e <Uart_Clear_DMA_TX+0x6ee>
 801b0b0:	4b21      	ldr	r3, [pc, #132]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b0b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b0b6:	681b      	ldr	r3, [r3, #0]
 801b0b8:	4619      	mov	r1, r3
 801b0ba:	4b2a      	ldr	r3, [pc, #168]	; (801b164 <Uart_Clear_DMA_TX+0x744>)
 801b0bc:	4299      	cmp	r1, r3
 801b0be:	d023      	beq.n	801b108 <Uart_Clear_DMA_TX+0x6e8>
 801b0c0:	4b1d      	ldr	r3, [pc, #116]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b0c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b0c6:	681b      	ldr	r3, [r3, #0]
 801b0c8:	4619      	mov	r1, r3
 801b0ca:	4b27      	ldr	r3, [pc, #156]	; (801b168 <Uart_Clear_DMA_TX+0x748>)
 801b0cc:	4299      	cmp	r1, r3
 801b0ce:	d018      	beq.n	801b102 <Uart_Clear_DMA_TX+0x6e2>
 801b0d0:	4b19      	ldr	r3, [pc, #100]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b0d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b0d6:	681b      	ldr	r3, [r3, #0]
 801b0d8:	4619      	mov	r1, r3
 801b0da:	4b24      	ldr	r3, [pc, #144]	; (801b16c <Uart_Clear_DMA_TX+0x74c>)
 801b0dc:	4299      	cmp	r1, r3
 801b0de:	d00d      	beq.n	801b0fc <Uart_Clear_DMA_TX+0x6dc>
 801b0e0:	4b15      	ldr	r3, [pc, #84]	; (801b138 <Uart_Clear_DMA_TX+0x718>)
 801b0e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b0e6:	681b      	ldr	r3, [r3, #0]
 801b0e8:	4619      	mov	r1, r3
 801b0ea:	4b21      	ldr	r3, [pc, #132]	; (801b170 <Uart_Clear_DMA_TX+0x750>)
 801b0ec:	4299      	cmp	r1, r3
 801b0ee:	d102      	bne.n	801b0f6 <Uart_Clear_DMA_TX+0x6d6>
 801b0f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b0f4:	e01e      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b0f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801b0fa:	e01b      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b0fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b100:	e018      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b102:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b106:	e015      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b108:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b10c:	e012      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b10e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b112:	e00f      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b118:	e00c      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b11a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b11e:	e009      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b120:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b124:	e006      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b126:	2310      	movs	r3, #16
 801b128:	e004      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b12a:	2310      	movs	r3, #16
 801b12c:	e002      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b12e:	2310      	movs	r3, #16
 801b130:	e000      	b.n	801b134 <Uart_Clear_DMA_TX+0x714>
 801b132:	2310      	movs	r3, #16
 801b134:	6093      	str	r3, [r2, #8]
 801b136:	e151      	b.n	801b3dc <Uart_Clear_DMA_TX+0x9bc>
 801b138:	20032184 	.word	0x20032184
 801b13c:	40026458 	.word	0x40026458
 801b140:	40026400 	.word	0x40026400
 801b144:	40026010 	.word	0x40026010
 801b148:	40026410 	.word	0x40026410
 801b14c:	40026070 	.word	0x40026070
 801b150:	40026470 	.word	0x40026470
 801b154:	40026028 	.word	0x40026028
 801b158:	40026428 	.word	0x40026428
 801b15c:	40026088 	.word	0x40026088
 801b160:	40026488 	.word	0x40026488
 801b164:	40026040 	.word	0x40026040
 801b168:	40026440 	.word	0x40026440
 801b16c:	400260a0 	.word	0x400260a0
 801b170:	400264a0 	.word	0x400264a0
 801b174:	400260b8 	.word	0x400260b8
 801b178:	4b88      	ldr	r3, [pc, #544]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b17a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b17e:	681b      	ldr	r3, [r3, #0]
 801b180:	461a      	mov	r2, r3
 801b182:	4b87      	ldr	r3, [pc, #540]	; (801b3a0 <Uart_Clear_DMA_TX+0x980>)
 801b184:	429a      	cmp	r2, r3
 801b186:	f240 8085 	bls.w	801b294 <Uart_Clear_DMA_TX+0x874>
 801b18a:	4a86      	ldr	r2, [pc, #536]	; (801b3a4 <Uart_Clear_DMA_TX+0x984>)
 801b18c:	4b83      	ldr	r3, [pc, #524]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b18e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b192:	681b      	ldr	r3, [r3, #0]
 801b194:	4619      	mov	r1, r3
 801b196:	4b84      	ldr	r3, [pc, #528]	; (801b3a8 <Uart_Clear_DMA_TX+0x988>)
 801b198:	4299      	cmp	r1, r3
 801b19a:	d078      	beq.n	801b28e <Uart_Clear_DMA_TX+0x86e>
 801b19c:	4b7f      	ldr	r3, [pc, #508]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b19e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1a2:	681b      	ldr	r3, [r3, #0]
 801b1a4:	4619      	mov	r1, r3
 801b1a6:	4b81      	ldr	r3, [pc, #516]	; (801b3ac <Uart_Clear_DMA_TX+0x98c>)
 801b1a8:	4299      	cmp	r1, r3
 801b1aa:	d06e      	beq.n	801b28a <Uart_Clear_DMA_TX+0x86a>
 801b1ac:	4b7b      	ldr	r3, [pc, #492]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1b2:	681b      	ldr	r3, [r3, #0]
 801b1b4:	4619      	mov	r1, r3
 801b1b6:	4b7e      	ldr	r3, [pc, #504]	; (801b3b0 <Uart_Clear_DMA_TX+0x990>)
 801b1b8:	4299      	cmp	r1, r3
 801b1ba:	d064      	beq.n	801b286 <Uart_Clear_DMA_TX+0x866>
 801b1bc:	4b77      	ldr	r3, [pc, #476]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1c2:	681b      	ldr	r3, [r3, #0]
 801b1c4:	4619      	mov	r1, r3
 801b1c6:	4b7b      	ldr	r3, [pc, #492]	; (801b3b4 <Uart_Clear_DMA_TX+0x994>)
 801b1c8:	4299      	cmp	r1, r3
 801b1ca:	d05a      	beq.n	801b282 <Uart_Clear_DMA_TX+0x862>
 801b1cc:	4b73      	ldr	r3, [pc, #460]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	4619      	mov	r1, r3
 801b1d6:	4b78      	ldr	r3, [pc, #480]	; (801b3b8 <Uart_Clear_DMA_TX+0x998>)
 801b1d8:	4299      	cmp	r1, r3
 801b1da:	d04f      	beq.n	801b27c <Uart_Clear_DMA_TX+0x85c>
 801b1dc:	4b6f      	ldr	r3, [pc, #444]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1e2:	681b      	ldr	r3, [r3, #0]
 801b1e4:	4619      	mov	r1, r3
 801b1e6:	4b75      	ldr	r3, [pc, #468]	; (801b3bc <Uart_Clear_DMA_TX+0x99c>)
 801b1e8:	4299      	cmp	r1, r3
 801b1ea:	d044      	beq.n	801b276 <Uart_Clear_DMA_TX+0x856>
 801b1ec:	4b6b      	ldr	r3, [pc, #428]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1ee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b1f2:	681b      	ldr	r3, [r3, #0]
 801b1f4:	4619      	mov	r1, r3
 801b1f6:	4b72      	ldr	r3, [pc, #456]	; (801b3c0 <Uart_Clear_DMA_TX+0x9a0>)
 801b1f8:	4299      	cmp	r1, r3
 801b1fa:	d039      	beq.n	801b270 <Uart_Clear_DMA_TX+0x850>
 801b1fc:	4b67      	ldr	r3, [pc, #412]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b1fe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b202:	681b      	ldr	r3, [r3, #0]
 801b204:	4619      	mov	r1, r3
 801b206:	4b6f      	ldr	r3, [pc, #444]	; (801b3c4 <Uart_Clear_DMA_TX+0x9a4>)
 801b208:	4299      	cmp	r1, r3
 801b20a:	d02e      	beq.n	801b26a <Uart_Clear_DMA_TX+0x84a>
 801b20c:	4b63      	ldr	r3, [pc, #396]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b20e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b212:	681b      	ldr	r3, [r3, #0]
 801b214:	4619      	mov	r1, r3
 801b216:	4b6c      	ldr	r3, [pc, #432]	; (801b3c8 <Uart_Clear_DMA_TX+0x9a8>)
 801b218:	4299      	cmp	r1, r3
 801b21a:	d023      	beq.n	801b264 <Uart_Clear_DMA_TX+0x844>
 801b21c:	4b5f      	ldr	r3, [pc, #380]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b21e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b222:	681b      	ldr	r3, [r3, #0]
 801b224:	4619      	mov	r1, r3
 801b226:	4b69      	ldr	r3, [pc, #420]	; (801b3cc <Uart_Clear_DMA_TX+0x9ac>)
 801b228:	4299      	cmp	r1, r3
 801b22a:	d018      	beq.n	801b25e <Uart_Clear_DMA_TX+0x83e>
 801b22c:	4b5b      	ldr	r3, [pc, #364]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b22e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b232:	681b      	ldr	r3, [r3, #0]
 801b234:	4619      	mov	r1, r3
 801b236:	4b66      	ldr	r3, [pc, #408]	; (801b3d0 <Uart_Clear_DMA_TX+0x9b0>)
 801b238:	4299      	cmp	r1, r3
 801b23a:	d00d      	beq.n	801b258 <Uart_Clear_DMA_TX+0x838>
 801b23c:	4b57      	ldr	r3, [pc, #348]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b23e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b242:	681b      	ldr	r3, [r3, #0]
 801b244:	4619      	mov	r1, r3
 801b246:	4b63      	ldr	r3, [pc, #396]	; (801b3d4 <Uart_Clear_DMA_TX+0x9b4>)
 801b248:	4299      	cmp	r1, r3
 801b24a:	d102      	bne.n	801b252 <Uart_Clear_DMA_TX+0x832>
 801b24c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b250:	e01e      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b252:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801b256:	e01b      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b258:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b25c:	e018      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b25e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b262:	e015      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b264:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b268:	e012      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b26a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b26e:	e00f      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b274:	e00c      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b27a:	e009      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b27c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b280:	e006      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b282:	2310      	movs	r3, #16
 801b284:	e004      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b286:	2310      	movs	r3, #16
 801b288:	e002      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b28a:	2310      	movs	r3, #16
 801b28c:	e000      	b.n	801b290 <Uart_Clear_DMA_TX+0x870>
 801b28e:	2310      	movs	r3, #16
 801b290:	60d3      	str	r3, [r2, #12]
 801b292:	e0a3      	b.n	801b3dc <Uart_Clear_DMA_TX+0x9bc>
 801b294:	4a43      	ldr	r2, [pc, #268]	; (801b3a4 <Uart_Clear_DMA_TX+0x984>)
 801b296:	4b41      	ldr	r3, [pc, #260]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b298:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b29c:	681b      	ldr	r3, [r3, #0]
 801b29e:	4619      	mov	r1, r3
 801b2a0:	4b41      	ldr	r3, [pc, #260]	; (801b3a8 <Uart_Clear_DMA_TX+0x988>)
 801b2a2:	4299      	cmp	r1, r3
 801b2a4:	f000 8098 	beq.w	801b3d8 <Uart_Clear_DMA_TX+0x9b8>
 801b2a8:	4b3c      	ldr	r3, [pc, #240]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2ae:	681b      	ldr	r3, [r3, #0]
 801b2b0:	4619      	mov	r1, r3
 801b2b2:	4b3e      	ldr	r3, [pc, #248]	; (801b3ac <Uart_Clear_DMA_TX+0x98c>)
 801b2b4:	4299      	cmp	r1, r3
 801b2b6:	d06e      	beq.n	801b396 <Uart_Clear_DMA_TX+0x976>
 801b2b8:	4b38      	ldr	r3, [pc, #224]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2be:	681b      	ldr	r3, [r3, #0]
 801b2c0:	4619      	mov	r1, r3
 801b2c2:	4b3b      	ldr	r3, [pc, #236]	; (801b3b0 <Uart_Clear_DMA_TX+0x990>)
 801b2c4:	4299      	cmp	r1, r3
 801b2c6:	d064      	beq.n	801b392 <Uart_Clear_DMA_TX+0x972>
 801b2c8:	4b34      	ldr	r3, [pc, #208]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2ce:	681b      	ldr	r3, [r3, #0]
 801b2d0:	4619      	mov	r1, r3
 801b2d2:	4b38      	ldr	r3, [pc, #224]	; (801b3b4 <Uart_Clear_DMA_TX+0x994>)
 801b2d4:	4299      	cmp	r1, r3
 801b2d6:	d05a      	beq.n	801b38e <Uart_Clear_DMA_TX+0x96e>
 801b2d8:	4b30      	ldr	r3, [pc, #192]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2de:	681b      	ldr	r3, [r3, #0]
 801b2e0:	4619      	mov	r1, r3
 801b2e2:	4b35      	ldr	r3, [pc, #212]	; (801b3b8 <Uart_Clear_DMA_TX+0x998>)
 801b2e4:	4299      	cmp	r1, r3
 801b2e6:	d04f      	beq.n	801b388 <Uart_Clear_DMA_TX+0x968>
 801b2e8:	4b2c      	ldr	r3, [pc, #176]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2ee:	681b      	ldr	r3, [r3, #0]
 801b2f0:	4619      	mov	r1, r3
 801b2f2:	4b32      	ldr	r3, [pc, #200]	; (801b3bc <Uart_Clear_DMA_TX+0x99c>)
 801b2f4:	4299      	cmp	r1, r3
 801b2f6:	d044      	beq.n	801b382 <Uart_Clear_DMA_TX+0x962>
 801b2f8:	4b28      	ldr	r3, [pc, #160]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b2fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b2fe:	681b      	ldr	r3, [r3, #0]
 801b300:	4619      	mov	r1, r3
 801b302:	4b2f      	ldr	r3, [pc, #188]	; (801b3c0 <Uart_Clear_DMA_TX+0x9a0>)
 801b304:	4299      	cmp	r1, r3
 801b306:	d039      	beq.n	801b37c <Uart_Clear_DMA_TX+0x95c>
 801b308:	4b24      	ldr	r3, [pc, #144]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b30a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b30e:	681b      	ldr	r3, [r3, #0]
 801b310:	4619      	mov	r1, r3
 801b312:	4b2c      	ldr	r3, [pc, #176]	; (801b3c4 <Uart_Clear_DMA_TX+0x9a4>)
 801b314:	4299      	cmp	r1, r3
 801b316:	d02e      	beq.n	801b376 <Uart_Clear_DMA_TX+0x956>
 801b318:	4b20      	ldr	r3, [pc, #128]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b31a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b31e:	681b      	ldr	r3, [r3, #0]
 801b320:	4619      	mov	r1, r3
 801b322:	4b29      	ldr	r3, [pc, #164]	; (801b3c8 <Uart_Clear_DMA_TX+0x9a8>)
 801b324:	4299      	cmp	r1, r3
 801b326:	d023      	beq.n	801b370 <Uart_Clear_DMA_TX+0x950>
 801b328:	4b1c      	ldr	r3, [pc, #112]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b32a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b32e:	681b      	ldr	r3, [r3, #0]
 801b330:	4619      	mov	r1, r3
 801b332:	4b26      	ldr	r3, [pc, #152]	; (801b3cc <Uart_Clear_DMA_TX+0x9ac>)
 801b334:	4299      	cmp	r1, r3
 801b336:	d018      	beq.n	801b36a <Uart_Clear_DMA_TX+0x94a>
 801b338:	4b18      	ldr	r3, [pc, #96]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b33a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b33e:	681b      	ldr	r3, [r3, #0]
 801b340:	4619      	mov	r1, r3
 801b342:	4b23      	ldr	r3, [pc, #140]	; (801b3d0 <Uart_Clear_DMA_TX+0x9b0>)
 801b344:	4299      	cmp	r1, r3
 801b346:	d00d      	beq.n	801b364 <Uart_Clear_DMA_TX+0x944>
 801b348:	4b14      	ldr	r3, [pc, #80]	; (801b39c <Uart_Clear_DMA_TX+0x97c>)
 801b34a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b34e:	681b      	ldr	r3, [r3, #0]
 801b350:	4619      	mov	r1, r3
 801b352:	4b20      	ldr	r3, [pc, #128]	; (801b3d4 <Uart_Clear_DMA_TX+0x9b4>)
 801b354:	4299      	cmp	r1, r3
 801b356:	d102      	bne.n	801b35e <Uart_Clear_DMA_TX+0x93e>
 801b358:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b35c:	e03d      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b35e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801b362:	e03a      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b364:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b368:	e037      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b36a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b36e:	e034      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b370:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801b374:	e031      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b376:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b37a:	e02e      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b37c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b380:	e02b      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b386:	e028      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b38c:	e025      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b38e:	2310      	movs	r3, #16
 801b390:	e023      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b392:	2310      	movs	r3, #16
 801b394:	e021      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b396:	2310      	movs	r3, #16
 801b398:	e01f      	b.n	801b3da <Uart_Clear_DMA_TX+0x9ba>
 801b39a:	bf00      	nop
 801b39c:	20032184 	.word	0x20032184
 801b3a0:	40026058 	.word	0x40026058
 801b3a4:	40026000 	.word	0x40026000
 801b3a8:	40026010 	.word	0x40026010
 801b3ac:	40026410 	.word	0x40026410
 801b3b0:	40026070 	.word	0x40026070
 801b3b4:	40026470 	.word	0x40026470
 801b3b8:	40026028 	.word	0x40026028
 801b3bc:	40026428 	.word	0x40026428
 801b3c0:	40026088 	.word	0x40026088
 801b3c4:	40026488 	.word	0x40026488
 801b3c8:	40026040 	.word	0x40026040
 801b3cc:	40026440 	.word	0x40026440
 801b3d0:	400260a0 	.word	0x400260a0
 801b3d4:	400264a0 	.word	0x400264a0
 801b3d8:	2310      	movs	r3, #16
 801b3da:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 801b3dc:	4b8d      	ldr	r3, [pc, #564]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b3de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b3e2:	681b      	ldr	r3, [r3, #0]
 801b3e4:	461a      	mov	r2, r3
 801b3e6:	4b8c      	ldr	r3, [pc, #560]	; (801b618 <Uart_Clear_DMA_TX+0xbf8>)
 801b3e8:	429a      	cmp	r2, r3
 801b3ea:	f240 8085 	bls.w	801b4f8 <Uart_Clear_DMA_TX+0xad8>
 801b3ee:	4a8b      	ldr	r2, [pc, #556]	; (801b61c <Uart_Clear_DMA_TX+0xbfc>)
 801b3f0:	4b88      	ldr	r3, [pc, #544]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b3f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b3f6:	681b      	ldr	r3, [r3, #0]
 801b3f8:	4619      	mov	r1, r3
 801b3fa:	4b89      	ldr	r3, [pc, #548]	; (801b620 <Uart_Clear_DMA_TX+0xc00>)
 801b3fc:	4299      	cmp	r1, r3
 801b3fe:	d078      	beq.n	801b4f2 <Uart_Clear_DMA_TX+0xad2>
 801b400:	4b84      	ldr	r3, [pc, #528]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b402:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b406:	681b      	ldr	r3, [r3, #0]
 801b408:	4619      	mov	r1, r3
 801b40a:	4b86      	ldr	r3, [pc, #536]	; (801b624 <Uart_Clear_DMA_TX+0xc04>)
 801b40c:	4299      	cmp	r1, r3
 801b40e:	d06e      	beq.n	801b4ee <Uart_Clear_DMA_TX+0xace>
 801b410:	4b80      	ldr	r3, [pc, #512]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b412:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b416:	681b      	ldr	r3, [r3, #0]
 801b418:	4619      	mov	r1, r3
 801b41a:	4b83      	ldr	r3, [pc, #524]	; (801b628 <Uart_Clear_DMA_TX+0xc08>)
 801b41c:	4299      	cmp	r1, r3
 801b41e:	d064      	beq.n	801b4ea <Uart_Clear_DMA_TX+0xaca>
 801b420:	4b7c      	ldr	r3, [pc, #496]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b422:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b426:	681b      	ldr	r3, [r3, #0]
 801b428:	4619      	mov	r1, r3
 801b42a:	4b80      	ldr	r3, [pc, #512]	; (801b62c <Uart_Clear_DMA_TX+0xc0c>)
 801b42c:	4299      	cmp	r1, r3
 801b42e:	d05a      	beq.n	801b4e6 <Uart_Clear_DMA_TX+0xac6>
 801b430:	4b78      	ldr	r3, [pc, #480]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b432:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b436:	681b      	ldr	r3, [r3, #0]
 801b438:	4619      	mov	r1, r3
 801b43a:	4b7d      	ldr	r3, [pc, #500]	; (801b630 <Uart_Clear_DMA_TX+0xc10>)
 801b43c:	4299      	cmp	r1, r3
 801b43e:	d04f      	beq.n	801b4e0 <Uart_Clear_DMA_TX+0xac0>
 801b440:	4b74      	ldr	r3, [pc, #464]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b442:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b446:	681b      	ldr	r3, [r3, #0]
 801b448:	4619      	mov	r1, r3
 801b44a:	4b7a      	ldr	r3, [pc, #488]	; (801b634 <Uart_Clear_DMA_TX+0xc14>)
 801b44c:	4299      	cmp	r1, r3
 801b44e:	d044      	beq.n	801b4da <Uart_Clear_DMA_TX+0xaba>
 801b450:	4b70      	ldr	r3, [pc, #448]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b452:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b456:	681b      	ldr	r3, [r3, #0]
 801b458:	4619      	mov	r1, r3
 801b45a:	4b77      	ldr	r3, [pc, #476]	; (801b638 <Uart_Clear_DMA_TX+0xc18>)
 801b45c:	4299      	cmp	r1, r3
 801b45e:	d039      	beq.n	801b4d4 <Uart_Clear_DMA_TX+0xab4>
 801b460:	4b6c      	ldr	r3, [pc, #432]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b462:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b466:	681b      	ldr	r3, [r3, #0]
 801b468:	4619      	mov	r1, r3
 801b46a:	4b74      	ldr	r3, [pc, #464]	; (801b63c <Uart_Clear_DMA_TX+0xc1c>)
 801b46c:	4299      	cmp	r1, r3
 801b46e:	d02e      	beq.n	801b4ce <Uart_Clear_DMA_TX+0xaae>
 801b470:	4b68      	ldr	r3, [pc, #416]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b472:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b476:	681b      	ldr	r3, [r3, #0]
 801b478:	4619      	mov	r1, r3
 801b47a:	4b71      	ldr	r3, [pc, #452]	; (801b640 <Uart_Clear_DMA_TX+0xc20>)
 801b47c:	4299      	cmp	r1, r3
 801b47e:	d023      	beq.n	801b4c8 <Uart_Clear_DMA_TX+0xaa8>
 801b480:	4b64      	ldr	r3, [pc, #400]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b482:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b486:	681b      	ldr	r3, [r3, #0]
 801b488:	4619      	mov	r1, r3
 801b48a:	4b6e      	ldr	r3, [pc, #440]	; (801b644 <Uart_Clear_DMA_TX+0xc24>)
 801b48c:	4299      	cmp	r1, r3
 801b48e:	d018      	beq.n	801b4c2 <Uart_Clear_DMA_TX+0xaa2>
 801b490:	4b60      	ldr	r3, [pc, #384]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b492:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b496:	681b      	ldr	r3, [r3, #0]
 801b498:	4619      	mov	r1, r3
 801b49a:	4b6b      	ldr	r3, [pc, #428]	; (801b648 <Uart_Clear_DMA_TX+0xc28>)
 801b49c:	4299      	cmp	r1, r3
 801b49e:	d00d      	beq.n	801b4bc <Uart_Clear_DMA_TX+0xa9c>
 801b4a0:	4b5c      	ldr	r3, [pc, #368]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b4a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b4a6:	681b      	ldr	r3, [r3, #0]
 801b4a8:	4619      	mov	r1, r3
 801b4aa:	4b68      	ldr	r3, [pc, #416]	; (801b64c <Uart_Clear_DMA_TX+0xc2c>)
 801b4ac:	4299      	cmp	r1, r3
 801b4ae:	d102      	bne.n	801b4b6 <Uart_Clear_DMA_TX+0xa96>
 801b4b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b4b4:	e01e      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801b4ba:	e01b      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4bc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b4c0:	e018      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b4c6:	e015      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b4cc:	e012      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4d2:	e00f      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4d8:	e00c      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4da:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4de:	e009      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b4e4:	e006      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4e6:	2308      	movs	r3, #8
 801b4e8:	e004      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4ea:	2308      	movs	r3, #8
 801b4ec:	e002      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4ee:	2308      	movs	r3, #8
 801b4f0:	e000      	b.n	801b4f4 <Uart_Clear_DMA_TX+0xad4>
 801b4f2:	2308      	movs	r3, #8
 801b4f4:	60d3      	str	r3, [r2, #12]
 801b4f6:	e1bf      	b.n	801b878 <Uart_Clear_DMA_TX+0xe58>
 801b4f8:	4b46      	ldr	r3, [pc, #280]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b4fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b4fe:	681b      	ldr	r3, [r3, #0]
 801b500:	461a      	mov	r2, r3
 801b502:	4b53      	ldr	r3, [pc, #332]	; (801b650 <Uart_Clear_DMA_TX+0xc30>)
 801b504:	429a      	cmp	r2, r3
 801b506:	f240 80a5 	bls.w	801b654 <Uart_Clear_DMA_TX+0xc34>
 801b50a:	4a44      	ldr	r2, [pc, #272]	; (801b61c <Uart_Clear_DMA_TX+0xbfc>)
 801b50c:	4b41      	ldr	r3, [pc, #260]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b50e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b512:	681b      	ldr	r3, [r3, #0]
 801b514:	4619      	mov	r1, r3
 801b516:	4b42      	ldr	r3, [pc, #264]	; (801b620 <Uart_Clear_DMA_TX+0xc00>)
 801b518:	4299      	cmp	r1, r3
 801b51a:	d078      	beq.n	801b60e <Uart_Clear_DMA_TX+0xbee>
 801b51c:	4b3d      	ldr	r3, [pc, #244]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b51e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b522:	681b      	ldr	r3, [r3, #0]
 801b524:	4619      	mov	r1, r3
 801b526:	4b3f      	ldr	r3, [pc, #252]	; (801b624 <Uart_Clear_DMA_TX+0xc04>)
 801b528:	4299      	cmp	r1, r3
 801b52a:	d06e      	beq.n	801b60a <Uart_Clear_DMA_TX+0xbea>
 801b52c:	4b39      	ldr	r3, [pc, #228]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b52e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b532:	681b      	ldr	r3, [r3, #0]
 801b534:	4619      	mov	r1, r3
 801b536:	4b3c      	ldr	r3, [pc, #240]	; (801b628 <Uart_Clear_DMA_TX+0xc08>)
 801b538:	4299      	cmp	r1, r3
 801b53a:	d064      	beq.n	801b606 <Uart_Clear_DMA_TX+0xbe6>
 801b53c:	4b35      	ldr	r3, [pc, #212]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b53e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b542:	681b      	ldr	r3, [r3, #0]
 801b544:	4619      	mov	r1, r3
 801b546:	4b39      	ldr	r3, [pc, #228]	; (801b62c <Uart_Clear_DMA_TX+0xc0c>)
 801b548:	4299      	cmp	r1, r3
 801b54a:	d05a      	beq.n	801b602 <Uart_Clear_DMA_TX+0xbe2>
 801b54c:	4b31      	ldr	r3, [pc, #196]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b54e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b552:	681b      	ldr	r3, [r3, #0]
 801b554:	4619      	mov	r1, r3
 801b556:	4b36      	ldr	r3, [pc, #216]	; (801b630 <Uart_Clear_DMA_TX+0xc10>)
 801b558:	4299      	cmp	r1, r3
 801b55a:	d04f      	beq.n	801b5fc <Uart_Clear_DMA_TX+0xbdc>
 801b55c:	4b2d      	ldr	r3, [pc, #180]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b55e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b562:	681b      	ldr	r3, [r3, #0]
 801b564:	4619      	mov	r1, r3
 801b566:	4b33      	ldr	r3, [pc, #204]	; (801b634 <Uart_Clear_DMA_TX+0xc14>)
 801b568:	4299      	cmp	r1, r3
 801b56a:	d044      	beq.n	801b5f6 <Uart_Clear_DMA_TX+0xbd6>
 801b56c:	4b29      	ldr	r3, [pc, #164]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b56e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b572:	681b      	ldr	r3, [r3, #0]
 801b574:	4619      	mov	r1, r3
 801b576:	4b30      	ldr	r3, [pc, #192]	; (801b638 <Uart_Clear_DMA_TX+0xc18>)
 801b578:	4299      	cmp	r1, r3
 801b57a:	d039      	beq.n	801b5f0 <Uart_Clear_DMA_TX+0xbd0>
 801b57c:	4b25      	ldr	r3, [pc, #148]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b57e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b582:	681b      	ldr	r3, [r3, #0]
 801b584:	4619      	mov	r1, r3
 801b586:	4b2d      	ldr	r3, [pc, #180]	; (801b63c <Uart_Clear_DMA_TX+0xc1c>)
 801b588:	4299      	cmp	r1, r3
 801b58a:	d02e      	beq.n	801b5ea <Uart_Clear_DMA_TX+0xbca>
 801b58c:	4b21      	ldr	r3, [pc, #132]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b58e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b592:	681b      	ldr	r3, [r3, #0]
 801b594:	4619      	mov	r1, r3
 801b596:	4b2a      	ldr	r3, [pc, #168]	; (801b640 <Uart_Clear_DMA_TX+0xc20>)
 801b598:	4299      	cmp	r1, r3
 801b59a:	d023      	beq.n	801b5e4 <Uart_Clear_DMA_TX+0xbc4>
 801b59c:	4b1d      	ldr	r3, [pc, #116]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b59e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b5a2:	681b      	ldr	r3, [r3, #0]
 801b5a4:	4619      	mov	r1, r3
 801b5a6:	4b27      	ldr	r3, [pc, #156]	; (801b644 <Uart_Clear_DMA_TX+0xc24>)
 801b5a8:	4299      	cmp	r1, r3
 801b5aa:	d018      	beq.n	801b5de <Uart_Clear_DMA_TX+0xbbe>
 801b5ac:	4b19      	ldr	r3, [pc, #100]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b5ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b5b2:	681b      	ldr	r3, [r3, #0]
 801b5b4:	4619      	mov	r1, r3
 801b5b6:	4b24      	ldr	r3, [pc, #144]	; (801b648 <Uart_Clear_DMA_TX+0xc28>)
 801b5b8:	4299      	cmp	r1, r3
 801b5ba:	d00d      	beq.n	801b5d8 <Uart_Clear_DMA_TX+0xbb8>
 801b5bc:	4b15      	ldr	r3, [pc, #84]	; (801b614 <Uart_Clear_DMA_TX+0xbf4>)
 801b5be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b5c2:	681b      	ldr	r3, [r3, #0]
 801b5c4:	4619      	mov	r1, r3
 801b5c6:	4b21      	ldr	r3, [pc, #132]	; (801b64c <Uart_Clear_DMA_TX+0xc2c>)
 801b5c8:	4299      	cmp	r1, r3
 801b5ca:	d102      	bne.n	801b5d2 <Uart_Clear_DMA_TX+0xbb2>
 801b5cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b5d0:	e01e      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801b5d6:	e01b      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b5dc:	e018      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b5e2:	e015      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b5e8:	e012      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b5ee:	e00f      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b5f4:	e00c      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b5fa:	e009      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b5fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b600:	e006      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b602:	2308      	movs	r3, #8
 801b604:	e004      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b606:	2308      	movs	r3, #8
 801b608:	e002      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b60a:	2308      	movs	r3, #8
 801b60c:	e000      	b.n	801b610 <Uart_Clear_DMA_TX+0xbf0>
 801b60e:	2308      	movs	r3, #8
 801b610:	6093      	str	r3, [r2, #8]
 801b612:	e131      	b.n	801b878 <Uart_Clear_DMA_TX+0xe58>
 801b614:	20032184 	.word	0x20032184
 801b618:	40026458 	.word	0x40026458
 801b61c:	40026400 	.word	0x40026400
 801b620:	40026010 	.word	0x40026010
 801b624:	40026410 	.word	0x40026410
 801b628:	40026070 	.word	0x40026070
 801b62c:	40026470 	.word	0x40026470
 801b630:	40026028 	.word	0x40026028
 801b634:	40026428 	.word	0x40026428
 801b638:	40026088 	.word	0x40026088
 801b63c:	40026488 	.word	0x40026488
 801b640:	40026040 	.word	0x40026040
 801b644:	40026440 	.word	0x40026440
 801b648:	400260a0 	.word	0x400260a0
 801b64c:	400264a0 	.word	0x400264a0
 801b650:	400260b8 	.word	0x400260b8
 801b654:	4b96      	ldr	r3, [pc, #600]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b656:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b65a:	681b      	ldr	r3, [r3, #0]
 801b65c:	461a      	mov	r2, r3
 801b65e:	4b95      	ldr	r3, [pc, #596]	; (801b8b4 <Uart_Clear_DMA_TX+0xe94>)
 801b660:	429a      	cmp	r2, r3
 801b662:	f240 8085 	bls.w	801b770 <Uart_Clear_DMA_TX+0xd50>
 801b666:	4a94      	ldr	r2, [pc, #592]	; (801b8b8 <Uart_Clear_DMA_TX+0xe98>)
 801b668:	4b91      	ldr	r3, [pc, #580]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b66a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b66e:	681b      	ldr	r3, [r3, #0]
 801b670:	4619      	mov	r1, r3
 801b672:	4b92      	ldr	r3, [pc, #584]	; (801b8bc <Uart_Clear_DMA_TX+0xe9c>)
 801b674:	4299      	cmp	r1, r3
 801b676:	d078      	beq.n	801b76a <Uart_Clear_DMA_TX+0xd4a>
 801b678:	4b8d      	ldr	r3, [pc, #564]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b67a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b67e:	681b      	ldr	r3, [r3, #0]
 801b680:	4619      	mov	r1, r3
 801b682:	4b8f      	ldr	r3, [pc, #572]	; (801b8c0 <Uart_Clear_DMA_TX+0xea0>)
 801b684:	4299      	cmp	r1, r3
 801b686:	d06e      	beq.n	801b766 <Uart_Clear_DMA_TX+0xd46>
 801b688:	4b89      	ldr	r3, [pc, #548]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b68a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b68e:	681b      	ldr	r3, [r3, #0]
 801b690:	4619      	mov	r1, r3
 801b692:	4b8c      	ldr	r3, [pc, #560]	; (801b8c4 <Uart_Clear_DMA_TX+0xea4>)
 801b694:	4299      	cmp	r1, r3
 801b696:	d064      	beq.n	801b762 <Uart_Clear_DMA_TX+0xd42>
 801b698:	4b85      	ldr	r3, [pc, #532]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b69a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b69e:	681b      	ldr	r3, [r3, #0]
 801b6a0:	4619      	mov	r1, r3
 801b6a2:	4b89      	ldr	r3, [pc, #548]	; (801b8c8 <Uart_Clear_DMA_TX+0xea8>)
 801b6a4:	4299      	cmp	r1, r3
 801b6a6:	d05a      	beq.n	801b75e <Uart_Clear_DMA_TX+0xd3e>
 801b6a8:	4b81      	ldr	r3, [pc, #516]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6ae:	681b      	ldr	r3, [r3, #0]
 801b6b0:	4619      	mov	r1, r3
 801b6b2:	4b86      	ldr	r3, [pc, #536]	; (801b8cc <Uart_Clear_DMA_TX+0xeac>)
 801b6b4:	4299      	cmp	r1, r3
 801b6b6:	d04f      	beq.n	801b758 <Uart_Clear_DMA_TX+0xd38>
 801b6b8:	4b7d      	ldr	r3, [pc, #500]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6be:	681b      	ldr	r3, [r3, #0]
 801b6c0:	4619      	mov	r1, r3
 801b6c2:	4b83      	ldr	r3, [pc, #524]	; (801b8d0 <Uart_Clear_DMA_TX+0xeb0>)
 801b6c4:	4299      	cmp	r1, r3
 801b6c6:	d044      	beq.n	801b752 <Uart_Clear_DMA_TX+0xd32>
 801b6c8:	4b79      	ldr	r3, [pc, #484]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6ce:	681b      	ldr	r3, [r3, #0]
 801b6d0:	4619      	mov	r1, r3
 801b6d2:	4b80      	ldr	r3, [pc, #512]	; (801b8d4 <Uart_Clear_DMA_TX+0xeb4>)
 801b6d4:	4299      	cmp	r1, r3
 801b6d6:	d039      	beq.n	801b74c <Uart_Clear_DMA_TX+0xd2c>
 801b6d8:	4b75      	ldr	r3, [pc, #468]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6de:	681b      	ldr	r3, [r3, #0]
 801b6e0:	4619      	mov	r1, r3
 801b6e2:	4b7d      	ldr	r3, [pc, #500]	; (801b8d8 <Uart_Clear_DMA_TX+0xeb8>)
 801b6e4:	4299      	cmp	r1, r3
 801b6e6:	d02e      	beq.n	801b746 <Uart_Clear_DMA_TX+0xd26>
 801b6e8:	4b71      	ldr	r3, [pc, #452]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6ee:	681b      	ldr	r3, [r3, #0]
 801b6f0:	4619      	mov	r1, r3
 801b6f2:	4b7a      	ldr	r3, [pc, #488]	; (801b8dc <Uart_Clear_DMA_TX+0xebc>)
 801b6f4:	4299      	cmp	r1, r3
 801b6f6:	d023      	beq.n	801b740 <Uart_Clear_DMA_TX+0xd20>
 801b6f8:	4b6d      	ldr	r3, [pc, #436]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b6fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b6fe:	681b      	ldr	r3, [r3, #0]
 801b700:	4619      	mov	r1, r3
 801b702:	4b77      	ldr	r3, [pc, #476]	; (801b8e0 <Uart_Clear_DMA_TX+0xec0>)
 801b704:	4299      	cmp	r1, r3
 801b706:	d018      	beq.n	801b73a <Uart_Clear_DMA_TX+0xd1a>
 801b708:	4b69      	ldr	r3, [pc, #420]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b70a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b70e:	681b      	ldr	r3, [r3, #0]
 801b710:	4619      	mov	r1, r3
 801b712:	4b74      	ldr	r3, [pc, #464]	; (801b8e4 <Uart_Clear_DMA_TX+0xec4>)
 801b714:	4299      	cmp	r1, r3
 801b716:	d00d      	beq.n	801b734 <Uart_Clear_DMA_TX+0xd14>
 801b718:	4b65      	ldr	r3, [pc, #404]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b71a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b71e:	681b      	ldr	r3, [r3, #0]
 801b720:	4619      	mov	r1, r3
 801b722:	4b71      	ldr	r3, [pc, #452]	; (801b8e8 <Uart_Clear_DMA_TX+0xec8>)
 801b724:	4299      	cmp	r1, r3
 801b726:	d102      	bne.n	801b72e <Uart_Clear_DMA_TX+0xd0e>
 801b728:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b72c:	e01e      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b72e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801b732:	e01b      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b734:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b738:	e018      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b73a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b73e:	e015      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b740:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b744:	e012      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b746:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b74a:	e00f      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b74c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b750:	e00c      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b752:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b756:	e009      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b758:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b75c:	e006      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b75e:	2308      	movs	r3, #8
 801b760:	e004      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b762:	2308      	movs	r3, #8
 801b764:	e002      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b766:	2308      	movs	r3, #8
 801b768:	e000      	b.n	801b76c <Uart_Clear_DMA_TX+0xd4c>
 801b76a:	2308      	movs	r3, #8
 801b76c:	60d3      	str	r3, [r2, #12]
 801b76e:	e083      	b.n	801b878 <Uart_Clear_DMA_TX+0xe58>
 801b770:	4a51      	ldr	r2, [pc, #324]	; (801b8b8 <Uart_Clear_DMA_TX+0xe98>)
 801b772:	4b4f      	ldr	r3, [pc, #316]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b774:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b778:	681b      	ldr	r3, [r3, #0]
 801b77a:	4619      	mov	r1, r3
 801b77c:	4b4f      	ldr	r3, [pc, #316]	; (801b8bc <Uart_Clear_DMA_TX+0xe9c>)
 801b77e:	4299      	cmp	r1, r3
 801b780:	d078      	beq.n	801b874 <Uart_Clear_DMA_TX+0xe54>
 801b782:	4b4b      	ldr	r3, [pc, #300]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b784:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b788:	681b      	ldr	r3, [r3, #0]
 801b78a:	4619      	mov	r1, r3
 801b78c:	4b4c      	ldr	r3, [pc, #304]	; (801b8c0 <Uart_Clear_DMA_TX+0xea0>)
 801b78e:	4299      	cmp	r1, r3
 801b790:	d06e      	beq.n	801b870 <Uart_Clear_DMA_TX+0xe50>
 801b792:	4b47      	ldr	r3, [pc, #284]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b794:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b798:	681b      	ldr	r3, [r3, #0]
 801b79a:	4619      	mov	r1, r3
 801b79c:	4b49      	ldr	r3, [pc, #292]	; (801b8c4 <Uart_Clear_DMA_TX+0xea4>)
 801b79e:	4299      	cmp	r1, r3
 801b7a0:	d064      	beq.n	801b86c <Uart_Clear_DMA_TX+0xe4c>
 801b7a2:	4b43      	ldr	r3, [pc, #268]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7a4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7a8:	681b      	ldr	r3, [r3, #0]
 801b7aa:	4619      	mov	r1, r3
 801b7ac:	4b46      	ldr	r3, [pc, #280]	; (801b8c8 <Uart_Clear_DMA_TX+0xea8>)
 801b7ae:	4299      	cmp	r1, r3
 801b7b0:	d05a      	beq.n	801b868 <Uart_Clear_DMA_TX+0xe48>
 801b7b2:	4b3f      	ldr	r3, [pc, #252]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7b4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7b8:	681b      	ldr	r3, [r3, #0]
 801b7ba:	4619      	mov	r1, r3
 801b7bc:	4b43      	ldr	r3, [pc, #268]	; (801b8cc <Uart_Clear_DMA_TX+0xeac>)
 801b7be:	4299      	cmp	r1, r3
 801b7c0:	d04f      	beq.n	801b862 <Uart_Clear_DMA_TX+0xe42>
 801b7c2:	4b3b      	ldr	r3, [pc, #236]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7c4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7c8:	681b      	ldr	r3, [r3, #0]
 801b7ca:	4619      	mov	r1, r3
 801b7cc:	4b40      	ldr	r3, [pc, #256]	; (801b8d0 <Uart_Clear_DMA_TX+0xeb0>)
 801b7ce:	4299      	cmp	r1, r3
 801b7d0:	d044      	beq.n	801b85c <Uart_Clear_DMA_TX+0xe3c>
 801b7d2:	4b37      	ldr	r3, [pc, #220]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7d4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	4619      	mov	r1, r3
 801b7dc:	4b3d      	ldr	r3, [pc, #244]	; (801b8d4 <Uart_Clear_DMA_TX+0xeb4>)
 801b7de:	4299      	cmp	r1, r3
 801b7e0:	d039      	beq.n	801b856 <Uart_Clear_DMA_TX+0xe36>
 801b7e2:	4b33      	ldr	r3, [pc, #204]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7e4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7e8:	681b      	ldr	r3, [r3, #0]
 801b7ea:	4619      	mov	r1, r3
 801b7ec:	4b3a      	ldr	r3, [pc, #232]	; (801b8d8 <Uart_Clear_DMA_TX+0xeb8>)
 801b7ee:	4299      	cmp	r1, r3
 801b7f0:	d02e      	beq.n	801b850 <Uart_Clear_DMA_TX+0xe30>
 801b7f2:	4b2f      	ldr	r3, [pc, #188]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b7f4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b7f8:	681b      	ldr	r3, [r3, #0]
 801b7fa:	4619      	mov	r1, r3
 801b7fc:	4b37      	ldr	r3, [pc, #220]	; (801b8dc <Uart_Clear_DMA_TX+0xebc>)
 801b7fe:	4299      	cmp	r1, r3
 801b800:	d023      	beq.n	801b84a <Uart_Clear_DMA_TX+0xe2a>
 801b802:	4b2b      	ldr	r3, [pc, #172]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b804:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b808:	681b      	ldr	r3, [r3, #0]
 801b80a:	4619      	mov	r1, r3
 801b80c:	4b34      	ldr	r3, [pc, #208]	; (801b8e0 <Uart_Clear_DMA_TX+0xec0>)
 801b80e:	4299      	cmp	r1, r3
 801b810:	d018      	beq.n	801b844 <Uart_Clear_DMA_TX+0xe24>
 801b812:	4b27      	ldr	r3, [pc, #156]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b814:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b818:	681b      	ldr	r3, [r3, #0]
 801b81a:	4619      	mov	r1, r3
 801b81c:	4b31      	ldr	r3, [pc, #196]	; (801b8e4 <Uart_Clear_DMA_TX+0xec4>)
 801b81e:	4299      	cmp	r1, r3
 801b820:	d00d      	beq.n	801b83e <Uart_Clear_DMA_TX+0xe1e>
 801b822:	4b23      	ldr	r3, [pc, #140]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b824:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b828:	681b      	ldr	r3, [r3, #0]
 801b82a:	4619      	mov	r1, r3
 801b82c:	4b2e      	ldr	r3, [pc, #184]	; (801b8e8 <Uart_Clear_DMA_TX+0xec8>)
 801b82e:	4299      	cmp	r1, r3
 801b830:	d102      	bne.n	801b838 <Uart_Clear_DMA_TX+0xe18>
 801b832:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b836:	e01e      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b838:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801b83c:	e01b      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b83e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b842:	e018      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b844:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b848:	e015      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b84a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b84e:	e012      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b850:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b854:	e00f      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b856:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b85a:	e00c      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b85c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b860:	e009      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b862:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b866:	e006      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b868:	2308      	movs	r3, #8
 801b86a:	e004      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b86c:	2308      	movs	r3, #8
 801b86e:	e002      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b870:	2308      	movs	r3, #8
 801b872:	e000      	b.n	801b876 <Uart_Clear_DMA_TX+0xe56>
 801b874:	2308      	movs	r3, #8
 801b876:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmatx);
 801b878:	4b0d      	ldr	r3, [pc, #52]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b87a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801b87e:	4618      	mov	r0, r3
 801b880:	f7ee fe6c 	bl	800a55c <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 801b884:	4b0a      	ldr	r3, [pc, #40]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b886:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b88a:	4a09      	ldr	r2, [pc, #36]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b88c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b890:	6992      	ldr	r2, [r2, #24]
 801b892:	f042 0208 	orr.w	r2, r2, #8
 801b896:	619a      	str	r2, [r3, #24]
 801b898:	4b05      	ldr	r3, [pc, #20]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b89a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b89e:	4a04      	ldr	r2, [pc, #16]	; (801b8b0 <Uart_Clear_DMA_TX+0xe90>)
 801b8a0:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b8a4:	6992      	ldr	r2, [r2, #24]
 801b8a6:	f042 0210 	orr.w	r2, r2, #16
 801b8aa:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 801b8ac:	bf00      	nop
 801b8ae:	bd80      	pop	{r7, pc}
 801b8b0:	20032184 	.word	0x20032184
 801b8b4:	40026058 	.word	0x40026058
 801b8b8:	40026000 	.word	0x40026000
 801b8bc:	40026010 	.word	0x40026010
 801b8c0:	40026410 	.word	0x40026410
 801b8c4:	40026070 	.word	0x40026070
 801b8c8:	40026470 	.word	0x40026470
 801b8cc:	40026028 	.word	0x40026028
 801b8d0:	40026428 	.word	0x40026428
 801b8d4:	40026088 	.word	0x40026088
 801b8d8:	40026488 	.word	0x40026488
 801b8dc:	40026040 	.word	0x40026040
 801b8e0:	40026440 	.word	0x40026440
 801b8e4:	400260a0 	.word	0x400260a0
 801b8e8:	400264a0 	.word	0x400264a0

0801b8ec <Uart_Clear_DMA_RX>:

void Uart_Clear_DMA_RX(void)
{
 801b8ec:	b580      	push	{r7, lr}
 801b8ee:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801b8f0:	4b8d      	ldr	r3, [pc, #564]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b8f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b8f6:	681b      	ldr	r3, [r3, #0]
 801b8f8:	461a      	mov	r2, r3
 801b8fa:	4b8c      	ldr	r3, [pc, #560]	; (801bb2c <Uart_Clear_DMA_RX+0x240>)
 801b8fc:	429a      	cmp	r2, r3
 801b8fe:	f240 8085 	bls.w	801ba0c <Uart_Clear_DMA_RX+0x120>
 801b902:	4a8b      	ldr	r2, [pc, #556]	; (801bb30 <Uart_Clear_DMA_RX+0x244>)
 801b904:	4b88      	ldr	r3, [pc, #544]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b906:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b90a:	681b      	ldr	r3, [r3, #0]
 801b90c:	4619      	mov	r1, r3
 801b90e:	4b89      	ldr	r3, [pc, #548]	; (801bb34 <Uart_Clear_DMA_RX+0x248>)
 801b910:	4299      	cmp	r1, r3
 801b912:	d078      	beq.n	801ba06 <Uart_Clear_DMA_RX+0x11a>
 801b914:	4b84      	ldr	r3, [pc, #528]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b916:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b91a:	681b      	ldr	r3, [r3, #0]
 801b91c:	4619      	mov	r1, r3
 801b91e:	4b86      	ldr	r3, [pc, #536]	; (801bb38 <Uart_Clear_DMA_RX+0x24c>)
 801b920:	4299      	cmp	r1, r3
 801b922:	d06e      	beq.n	801ba02 <Uart_Clear_DMA_RX+0x116>
 801b924:	4b80      	ldr	r3, [pc, #512]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b926:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b92a:	681b      	ldr	r3, [r3, #0]
 801b92c:	4619      	mov	r1, r3
 801b92e:	4b83      	ldr	r3, [pc, #524]	; (801bb3c <Uart_Clear_DMA_RX+0x250>)
 801b930:	4299      	cmp	r1, r3
 801b932:	d064      	beq.n	801b9fe <Uart_Clear_DMA_RX+0x112>
 801b934:	4b7c      	ldr	r3, [pc, #496]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b936:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b93a:	681b      	ldr	r3, [r3, #0]
 801b93c:	4619      	mov	r1, r3
 801b93e:	4b80      	ldr	r3, [pc, #512]	; (801bb40 <Uart_Clear_DMA_RX+0x254>)
 801b940:	4299      	cmp	r1, r3
 801b942:	d05a      	beq.n	801b9fa <Uart_Clear_DMA_RX+0x10e>
 801b944:	4b78      	ldr	r3, [pc, #480]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b946:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b94a:	681b      	ldr	r3, [r3, #0]
 801b94c:	4619      	mov	r1, r3
 801b94e:	4b7d      	ldr	r3, [pc, #500]	; (801bb44 <Uart_Clear_DMA_RX+0x258>)
 801b950:	4299      	cmp	r1, r3
 801b952:	d04f      	beq.n	801b9f4 <Uart_Clear_DMA_RX+0x108>
 801b954:	4b74      	ldr	r3, [pc, #464]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b956:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b95a:	681b      	ldr	r3, [r3, #0]
 801b95c:	4619      	mov	r1, r3
 801b95e:	4b7a      	ldr	r3, [pc, #488]	; (801bb48 <Uart_Clear_DMA_RX+0x25c>)
 801b960:	4299      	cmp	r1, r3
 801b962:	d044      	beq.n	801b9ee <Uart_Clear_DMA_RX+0x102>
 801b964:	4b70      	ldr	r3, [pc, #448]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b966:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b96a:	681b      	ldr	r3, [r3, #0]
 801b96c:	4619      	mov	r1, r3
 801b96e:	4b77      	ldr	r3, [pc, #476]	; (801bb4c <Uart_Clear_DMA_RX+0x260>)
 801b970:	4299      	cmp	r1, r3
 801b972:	d039      	beq.n	801b9e8 <Uart_Clear_DMA_RX+0xfc>
 801b974:	4b6c      	ldr	r3, [pc, #432]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b976:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b97a:	681b      	ldr	r3, [r3, #0]
 801b97c:	4619      	mov	r1, r3
 801b97e:	4b74      	ldr	r3, [pc, #464]	; (801bb50 <Uart_Clear_DMA_RX+0x264>)
 801b980:	4299      	cmp	r1, r3
 801b982:	d02e      	beq.n	801b9e2 <Uart_Clear_DMA_RX+0xf6>
 801b984:	4b68      	ldr	r3, [pc, #416]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b986:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b98a:	681b      	ldr	r3, [r3, #0]
 801b98c:	4619      	mov	r1, r3
 801b98e:	4b71      	ldr	r3, [pc, #452]	; (801bb54 <Uart_Clear_DMA_RX+0x268>)
 801b990:	4299      	cmp	r1, r3
 801b992:	d023      	beq.n	801b9dc <Uart_Clear_DMA_RX+0xf0>
 801b994:	4b64      	ldr	r3, [pc, #400]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b996:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b99a:	681b      	ldr	r3, [r3, #0]
 801b99c:	4619      	mov	r1, r3
 801b99e:	4b6e      	ldr	r3, [pc, #440]	; (801bb58 <Uart_Clear_DMA_RX+0x26c>)
 801b9a0:	4299      	cmp	r1, r3
 801b9a2:	d018      	beq.n	801b9d6 <Uart_Clear_DMA_RX+0xea>
 801b9a4:	4b60      	ldr	r3, [pc, #384]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b9a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b9aa:	681b      	ldr	r3, [r3, #0]
 801b9ac:	4619      	mov	r1, r3
 801b9ae:	4b6b      	ldr	r3, [pc, #428]	; (801bb5c <Uart_Clear_DMA_RX+0x270>)
 801b9b0:	4299      	cmp	r1, r3
 801b9b2:	d00d      	beq.n	801b9d0 <Uart_Clear_DMA_RX+0xe4>
 801b9b4:	4b5c      	ldr	r3, [pc, #368]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801b9b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b9ba:	681b      	ldr	r3, [r3, #0]
 801b9bc:	4619      	mov	r1, r3
 801b9be:	4b68      	ldr	r3, [pc, #416]	; (801bb60 <Uart_Clear_DMA_RX+0x274>)
 801b9c0:	4299      	cmp	r1, r3
 801b9c2:	d102      	bne.n	801b9ca <Uart_Clear_DMA_RX+0xde>
 801b9c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801b9c8:	e01e      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801b9ce:	e01b      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801b9d4:	e018      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801b9da:	e015      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801b9e0:	e012      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b9e6:	e00f      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b9ec:	e00c      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b9f2:	e009      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b9f8:	e006      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9fa:	2320      	movs	r3, #32
 801b9fc:	e004      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801b9fe:	2320      	movs	r3, #32
 801ba00:	e002      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801ba02:	2320      	movs	r3, #32
 801ba04:	e000      	b.n	801ba08 <Uart_Clear_DMA_RX+0x11c>
 801ba06:	2320      	movs	r3, #32
 801ba08:	60d3      	str	r3, [r2, #12]
 801ba0a:	e1df      	b.n	801bdcc <Uart_Clear_DMA_RX+0x4e0>
 801ba0c:	4b46      	ldr	r3, [pc, #280]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	461a      	mov	r2, r3
 801ba16:	4b53      	ldr	r3, [pc, #332]	; (801bb64 <Uart_Clear_DMA_RX+0x278>)
 801ba18:	429a      	cmp	r2, r3
 801ba1a:	f240 80a5 	bls.w	801bb68 <Uart_Clear_DMA_RX+0x27c>
 801ba1e:	4a44      	ldr	r2, [pc, #272]	; (801bb30 <Uart_Clear_DMA_RX+0x244>)
 801ba20:	4b41      	ldr	r3, [pc, #260]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba26:	681b      	ldr	r3, [r3, #0]
 801ba28:	4619      	mov	r1, r3
 801ba2a:	4b42      	ldr	r3, [pc, #264]	; (801bb34 <Uart_Clear_DMA_RX+0x248>)
 801ba2c:	4299      	cmp	r1, r3
 801ba2e:	d078      	beq.n	801bb22 <Uart_Clear_DMA_RX+0x236>
 801ba30:	4b3d      	ldr	r3, [pc, #244]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba32:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba36:	681b      	ldr	r3, [r3, #0]
 801ba38:	4619      	mov	r1, r3
 801ba3a:	4b3f      	ldr	r3, [pc, #252]	; (801bb38 <Uart_Clear_DMA_RX+0x24c>)
 801ba3c:	4299      	cmp	r1, r3
 801ba3e:	d06e      	beq.n	801bb1e <Uart_Clear_DMA_RX+0x232>
 801ba40:	4b39      	ldr	r3, [pc, #228]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba42:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba46:	681b      	ldr	r3, [r3, #0]
 801ba48:	4619      	mov	r1, r3
 801ba4a:	4b3c      	ldr	r3, [pc, #240]	; (801bb3c <Uart_Clear_DMA_RX+0x250>)
 801ba4c:	4299      	cmp	r1, r3
 801ba4e:	d064      	beq.n	801bb1a <Uart_Clear_DMA_RX+0x22e>
 801ba50:	4b35      	ldr	r3, [pc, #212]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba52:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba56:	681b      	ldr	r3, [r3, #0]
 801ba58:	4619      	mov	r1, r3
 801ba5a:	4b39      	ldr	r3, [pc, #228]	; (801bb40 <Uart_Clear_DMA_RX+0x254>)
 801ba5c:	4299      	cmp	r1, r3
 801ba5e:	d05a      	beq.n	801bb16 <Uart_Clear_DMA_RX+0x22a>
 801ba60:	4b31      	ldr	r3, [pc, #196]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba62:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba66:	681b      	ldr	r3, [r3, #0]
 801ba68:	4619      	mov	r1, r3
 801ba6a:	4b36      	ldr	r3, [pc, #216]	; (801bb44 <Uart_Clear_DMA_RX+0x258>)
 801ba6c:	4299      	cmp	r1, r3
 801ba6e:	d04f      	beq.n	801bb10 <Uart_Clear_DMA_RX+0x224>
 801ba70:	4b2d      	ldr	r3, [pc, #180]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba72:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba76:	681b      	ldr	r3, [r3, #0]
 801ba78:	4619      	mov	r1, r3
 801ba7a:	4b33      	ldr	r3, [pc, #204]	; (801bb48 <Uart_Clear_DMA_RX+0x25c>)
 801ba7c:	4299      	cmp	r1, r3
 801ba7e:	d044      	beq.n	801bb0a <Uart_Clear_DMA_RX+0x21e>
 801ba80:	4b29      	ldr	r3, [pc, #164]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba82:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba86:	681b      	ldr	r3, [r3, #0]
 801ba88:	4619      	mov	r1, r3
 801ba8a:	4b30      	ldr	r3, [pc, #192]	; (801bb4c <Uart_Clear_DMA_RX+0x260>)
 801ba8c:	4299      	cmp	r1, r3
 801ba8e:	d039      	beq.n	801bb04 <Uart_Clear_DMA_RX+0x218>
 801ba90:	4b25      	ldr	r3, [pc, #148]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801ba92:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ba96:	681b      	ldr	r3, [r3, #0]
 801ba98:	4619      	mov	r1, r3
 801ba9a:	4b2d      	ldr	r3, [pc, #180]	; (801bb50 <Uart_Clear_DMA_RX+0x264>)
 801ba9c:	4299      	cmp	r1, r3
 801ba9e:	d02e      	beq.n	801bafe <Uart_Clear_DMA_RX+0x212>
 801baa0:	4b21      	ldr	r3, [pc, #132]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801baa2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801baa6:	681b      	ldr	r3, [r3, #0]
 801baa8:	4619      	mov	r1, r3
 801baaa:	4b2a      	ldr	r3, [pc, #168]	; (801bb54 <Uart_Clear_DMA_RX+0x268>)
 801baac:	4299      	cmp	r1, r3
 801baae:	d023      	beq.n	801baf8 <Uart_Clear_DMA_RX+0x20c>
 801bab0:	4b1d      	ldr	r3, [pc, #116]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801bab2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bab6:	681b      	ldr	r3, [r3, #0]
 801bab8:	4619      	mov	r1, r3
 801baba:	4b27      	ldr	r3, [pc, #156]	; (801bb58 <Uart_Clear_DMA_RX+0x26c>)
 801babc:	4299      	cmp	r1, r3
 801babe:	d018      	beq.n	801baf2 <Uart_Clear_DMA_RX+0x206>
 801bac0:	4b19      	ldr	r3, [pc, #100]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801bac2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bac6:	681b      	ldr	r3, [r3, #0]
 801bac8:	4619      	mov	r1, r3
 801baca:	4b24      	ldr	r3, [pc, #144]	; (801bb5c <Uart_Clear_DMA_RX+0x270>)
 801bacc:	4299      	cmp	r1, r3
 801bace:	d00d      	beq.n	801baec <Uart_Clear_DMA_RX+0x200>
 801bad0:	4b15      	ldr	r3, [pc, #84]	; (801bb28 <Uart_Clear_DMA_RX+0x23c>)
 801bad2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bad6:	681b      	ldr	r3, [r3, #0]
 801bad8:	4619      	mov	r1, r3
 801bada:	4b21      	ldr	r3, [pc, #132]	; (801bb60 <Uart_Clear_DMA_RX+0x274>)
 801badc:	4299      	cmp	r1, r3
 801bade:	d102      	bne.n	801bae6 <Uart_Clear_DMA_RX+0x1fa>
 801bae0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bae4:	e01e      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bae6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801baea:	e01b      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801baec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801baf0:	e018      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801baf2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801baf6:	e015      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801baf8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bafc:	e012      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bafe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bb02:	e00f      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bb08:	e00c      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bb0e:	e009      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bb14:	e006      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb16:	2320      	movs	r3, #32
 801bb18:	e004      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb1a:	2320      	movs	r3, #32
 801bb1c:	e002      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb1e:	2320      	movs	r3, #32
 801bb20:	e000      	b.n	801bb24 <Uart_Clear_DMA_RX+0x238>
 801bb22:	2320      	movs	r3, #32
 801bb24:	6093      	str	r3, [r2, #8]
 801bb26:	e151      	b.n	801bdcc <Uart_Clear_DMA_RX+0x4e0>
 801bb28:	20032184 	.word	0x20032184
 801bb2c:	40026458 	.word	0x40026458
 801bb30:	40026400 	.word	0x40026400
 801bb34:	40026010 	.word	0x40026010
 801bb38:	40026410 	.word	0x40026410
 801bb3c:	40026070 	.word	0x40026070
 801bb40:	40026470 	.word	0x40026470
 801bb44:	40026028 	.word	0x40026028
 801bb48:	40026428 	.word	0x40026428
 801bb4c:	40026088 	.word	0x40026088
 801bb50:	40026488 	.word	0x40026488
 801bb54:	40026040 	.word	0x40026040
 801bb58:	40026440 	.word	0x40026440
 801bb5c:	400260a0 	.word	0x400260a0
 801bb60:	400264a0 	.word	0x400264a0
 801bb64:	400260b8 	.word	0x400260b8
 801bb68:	4b88      	ldr	r3, [pc, #544]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bb6a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	461a      	mov	r2, r3
 801bb72:	4b87      	ldr	r3, [pc, #540]	; (801bd90 <Uart_Clear_DMA_RX+0x4a4>)
 801bb74:	429a      	cmp	r2, r3
 801bb76:	f240 8085 	bls.w	801bc84 <Uart_Clear_DMA_RX+0x398>
 801bb7a:	4a86      	ldr	r2, [pc, #536]	; (801bd94 <Uart_Clear_DMA_RX+0x4a8>)
 801bb7c:	4b83      	ldr	r3, [pc, #524]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bb7e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bb82:	681b      	ldr	r3, [r3, #0]
 801bb84:	4619      	mov	r1, r3
 801bb86:	4b84      	ldr	r3, [pc, #528]	; (801bd98 <Uart_Clear_DMA_RX+0x4ac>)
 801bb88:	4299      	cmp	r1, r3
 801bb8a:	d078      	beq.n	801bc7e <Uart_Clear_DMA_RX+0x392>
 801bb8c:	4b7f      	ldr	r3, [pc, #508]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bb8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bb92:	681b      	ldr	r3, [r3, #0]
 801bb94:	4619      	mov	r1, r3
 801bb96:	4b81      	ldr	r3, [pc, #516]	; (801bd9c <Uart_Clear_DMA_RX+0x4b0>)
 801bb98:	4299      	cmp	r1, r3
 801bb9a:	d06e      	beq.n	801bc7a <Uart_Clear_DMA_RX+0x38e>
 801bb9c:	4b7b      	ldr	r3, [pc, #492]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bb9e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bba2:	681b      	ldr	r3, [r3, #0]
 801bba4:	4619      	mov	r1, r3
 801bba6:	4b7e      	ldr	r3, [pc, #504]	; (801bda0 <Uart_Clear_DMA_RX+0x4b4>)
 801bba8:	4299      	cmp	r1, r3
 801bbaa:	d064      	beq.n	801bc76 <Uart_Clear_DMA_RX+0x38a>
 801bbac:	4b77      	ldr	r3, [pc, #476]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bbb2:	681b      	ldr	r3, [r3, #0]
 801bbb4:	4619      	mov	r1, r3
 801bbb6:	4b7b      	ldr	r3, [pc, #492]	; (801bda4 <Uart_Clear_DMA_RX+0x4b8>)
 801bbb8:	4299      	cmp	r1, r3
 801bbba:	d05a      	beq.n	801bc72 <Uart_Clear_DMA_RX+0x386>
 801bbbc:	4b73      	ldr	r3, [pc, #460]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbbe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bbc2:	681b      	ldr	r3, [r3, #0]
 801bbc4:	4619      	mov	r1, r3
 801bbc6:	4b78      	ldr	r3, [pc, #480]	; (801bda8 <Uart_Clear_DMA_RX+0x4bc>)
 801bbc8:	4299      	cmp	r1, r3
 801bbca:	d04f      	beq.n	801bc6c <Uart_Clear_DMA_RX+0x380>
 801bbcc:	4b6f      	ldr	r3, [pc, #444]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bbd2:	681b      	ldr	r3, [r3, #0]
 801bbd4:	4619      	mov	r1, r3
 801bbd6:	4b75      	ldr	r3, [pc, #468]	; (801bdac <Uart_Clear_DMA_RX+0x4c0>)
 801bbd8:	4299      	cmp	r1, r3
 801bbda:	d044      	beq.n	801bc66 <Uart_Clear_DMA_RX+0x37a>
 801bbdc:	4b6b      	ldr	r3, [pc, #428]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbde:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bbe2:	681b      	ldr	r3, [r3, #0]
 801bbe4:	4619      	mov	r1, r3
 801bbe6:	4b72      	ldr	r3, [pc, #456]	; (801bdb0 <Uart_Clear_DMA_RX+0x4c4>)
 801bbe8:	4299      	cmp	r1, r3
 801bbea:	d039      	beq.n	801bc60 <Uart_Clear_DMA_RX+0x374>
 801bbec:	4b67      	ldr	r3, [pc, #412]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bbf2:	681b      	ldr	r3, [r3, #0]
 801bbf4:	4619      	mov	r1, r3
 801bbf6:	4b6f      	ldr	r3, [pc, #444]	; (801bdb4 <Uart_Clear_DMA_RX+0x4c8>)
 801bbf8:	4299      	cmp	r1, r3
 801bbfa:	d02e      	beq.n	801bc5a <Uart_Clear_DMA_RX+0x36e>
 801bbfc:	4b63      	ldr	r3, [pc, #396]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bbfe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	4619      	mov	r1, r3
 801bc06:	4b6c      	ldr	r3, [pc, #432]	; (801bdb8 <Uart_Clear_DMA_RX+0x4cc>)
 801bc08:	4299      	cmp	r1, r3
 801bc0a:	d023      	beq.n	801bc54 <Uart_Clear_DMA_RX+0x368>
 801bc0c:	4b5f      	ldr	r3, [pc, #380]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bc0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc12:	681b      	ldr	r3, [r3, #0]
 801bc14:	4619      	mov	r1, r3
 801bc16:	4b69      	ldr	r3, [pc, #420]	; (801bdbc <Uart_Clear_DMA_RX+0x4d0>)
 801bc18:	4299      	cmp	r1, r3
 801bc1a:	d018      	beq.n	801bc4e <Uart_Clear_DMA_RX+0x362>
 801bc1c:	4b5b      	ldr	r3, [pc, #364]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bc1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc22:	681b      	ldr	r3, [r3, #0]
 801bc24:	4619      	mov	r1, r3
 801bc26:	4b66      	ldr	r3, [pc, #408]	; (801bdc0 <Uart_Clear_DMA_RX+0x4d4>)
 801bc28:	4299      	cmp	r1, r3
 801bc2a:	d00d      	beq.n	801bc48 <Uart_Clear_DMA_RX+0x35c>
 801bc2c:	4b57      	ldr	r3, [pc, #348]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bc2e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc32:	681b      	ldr	r3, [r3, #0]
 801bc34:	4619      	mov	r1, r3
 801bc36:	4b63      	ldr	r3, [pc, #396]	; (801bdc4 <Uart_Clear_DMA_RX+0x4d8>)
 801bc38:	4299      	cmp	r1, r3
 801bc3a:	d102      	bne.n	801bc42 <Uart_Clear_DMA_RX+0x356>
 801bc3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bc40:	e01e      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc42:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801bc46:	e01b      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc48:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bc4c:	e018      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bc52:	e015      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bc58:	e012      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bc5e:	e00f      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bc64:	e00c      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bc6a:	e009      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bc70:	e006      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc72:	2320      	movs	r3, #32
 801bc74:	e004      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc76:	2320      	movs	r3, #32
 801bc78:	e002      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc7a:	2320      	movs	r3, #32
 801bc7c:	e000      	b.n	801bc80 <Uart_Clear_DMA_RX+0x394>
 801bc7e:	2320      	movs	r3, #32
 801bc80:	60d3      	str	r3, [r2, #12]
 801bc82:	e0a3      	b.n	801bdcc <Uart_Clear_DMA_RX+0x4e0>
 801bc84:	4a43      	ldr	r2, [pc, #268]	; (801bd94 <Uart_Clear_DMA_RX+0x4a8>)
 801bc86:	4b41      	ldr	r3, [pc, #260]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bc88:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc8c:	681b      	ldr	r3, [r3, #0]
 801bc8e:	4619      	mov	r1, r3
 801bc90:	4b41      	ldr	r3, [pc, #260]	; (801bd98 <Uart_Clear_DMA_RX+0x4ac>)
 801bc92:	4299      	cmp	r1, r3
 801bc94:	f000 8098 	beq.w	801bdc8 <Uart_Clear_DMA_RX+0x4dc>
 801bc98:	4b3c      	ldr	r3, [pc, #240]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bc9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bc9e:	681b      	ldr	r3, [r3, #0]
 801bca0:	4619      	mov	r1, r3
 801bca2:	4b3e      	ldr	r3, [pc, #248]	; (801bd9c <Uart_Clear_DMA_RX+0x4b0>)
 801bca4:	4299      	cmp	r1, r3
 801bca6:	d06e      	beq.n	801bd86 <Uart_Clear_DMA_RX+0x49a>
 801bca8:	4b38      	ldr	r3, [pc, #224]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcaa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcae:	681b      	ldr	r3, [r3, #0]
 801bcb0:	4619      	mov	r1, r3
 801bcb2:	4b3b      	ldr	r3, [pc, #236]	; (801bda0 <Uart_Clear_DMA_RX+0x4b4>)
 801bcb4:	4299      	cmp	r1, r3
 801bcb6:	d064      	beq.n	801bd82 <Uart_Clear_DMA_RX+0x496>
 801bcb8:	4b34      	ldr	r3, [pc, #208]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcbe:	681b      	ldr	r3, [r3, #0]
 801bcc0:	4619      	mov	r1, r3
 801bcc2:	4b38      	ldr	r3, [pc, #224]	; (801bda4 <Uart_Clear_DMA_RX+0x4b8>)
 801bcc4:	4299      	cmp	r1, r3
 801bcc6:	d05a      	beq.n	801bd7e <Uart_Clear_DMA_RX+0x492>
 801bcc8:	4b30      	ldr	r3, [pc, #192]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcce:	681b      	ldr	r3, [r3, #0]
 801bcd0:	4619      	mov	r1, r3
 801bcd2:	4b35      	ldr	r3, [pc, #212]	; (801bda8 <Uart_Clear_DMA_RX+0x4bc>)
 801bcd4:	4299      	cmp	r1, r3
 801bcd6:	d04f      	beq.n	801bd78 <Uart_Clear_DMA_RX+0x48c>
 801bcd8:	4b2c      	ldr	r3, [pc, #176]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcda:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcde:	681b      	ldr	r3, [r3, #0]
 801bce0:	4619      	mov	r1, r3
 801bce2:	4b32      	ldr	r3, [pc, #200]	; (801bdac <Uart_Clear_DMA_RX+0x4c0>)
 801bce4:	4299      	cmp	r1, r3
 801bce6:	d044      	beq.n	801bd72 <Uart_Clear_DMA_RX+0x486>
 801bce8:	4b28      	ldr	r3, [pc, #160]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcee:	681b      	ldr	r3, [r3, #0]
 801bcf0:	4619      	mov	r1, r3
 801bcf2:	4b2f      	ldr	r3, [pc, #188]	; (801bdb0 <Uart_Clear_DMA_RX+0x4c4>)
 801bcf4:	4299      	cmp	r1, r3
 801bcf6:	d039      	beq.n	801bd6c <Uart_Clear_DMA_RX+0x480>
 801bcf8:	4b24      	ldr	r3, [pc, #144]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bcfa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bcfe:	681b      	ldr	r3, [r3, #0]
 801bd00:	4619      	mov	r1, r3
 801bd02:	4b2c      	ldr	r3, [pc, #176]	; (801bdb4 <Uart_Clear_DMA_RX+0x4c8>)
 801bd04:	4299      	cmp	r1, r3
 801bd06:	d02e      	beq.n	801bd66 <Uart_Clear_DMA_RX+0x47a>
 801bd08:	4b20      	ldr	r3, [pc, #128]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bd0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bd0e:	681b      	ldr	r3, [r3, #0]
 801bd10:	4619      	mov	r1, r3
 801bd12:	4b29      	ldr	r3, [pc, #164]	; (801bdb8 <Uart_Clear_DMA_RX+0x4cc>)
 801bd14:	4299      	cmp	r1, r3
 801bd16:	d023      	beq.n	801bd60 <Uart_Clear_DMA_RX+0x474>
 801bd18:	4b1c      	ldr	r3, [pc, #112]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bd1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bd1e:	681b      	ldr	r3, [r3, #0]
 801bd20:	4619      	mov	r1, r3
 801bd22:	4b26      	ldr	r3, [pc, #152]	; (801bdbc <Uart_Clear_DMA_RX+0x4d0>)
 801bd24:	4299      	cmp	r1, r3
 801bd26:	d018      	beq.n	801bd5a <Uart_Clear_DMA_RX+0x46e>
 801bd28:	4b18      	ldr	r3, [pc, #96]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bd2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bd2e:	681b      	ldr	r3, [r3, #0]
 801bd30:	4619      	mov	r1, r3
 801bd32:	4b23      	ldr	r3, [pc, #140]	; (801bdc0 <Uart_Clear_DMA_RX+0x4d4>)
 801bd34:	4299      	cmp	r1, r3
 801bd36:	d00d      	beq.n	801bd54 <Uart_Clear_DMA_RX+0x468>
 801bd38:	4b14      	ldr	r3, [pc, #80]	; (801bd8c <Uart_Clear_DMA_RX+0x4a0>)
 801bd3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bd3e:	681b      	ldr	r3, [r3, #0]
 801bd40:	4619      	mov	r1, r3
 801bd42:	4b20      	ldr	r3, [pc, #128]	; (801bdc4 <Uart_Clear_DMA_RX+0x4d8>)
 801bd44:	4299      	cmp	r1, r3
 801bd46:	d102      	bne.n	801bd4e <Uart_Clear_DMA_RX+0x462>
 801bd48:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bd4c:	e03d      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd4e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801bd52:	e03a      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bd58:	e037      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bd5e:	e034      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801bd64:	e031      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bd6a:	e02e      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bd70:	e02b      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bd76:	e028      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801bd7c:	e025      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd7e:	2320      	movs	r3, #32
 801bd80:	e023      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd82:	2320      	movs	r3, #32
 801bd84:	e021      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd86:	2320      	movs	r3, #32
 801bd88:	e01f      	b.n	801bdca <Uart_Clear_DMA_RX+0x4de>
 801bd8a:	bf00      	nop
 801bd8c:	20032184 	.word	0x20032184
 801bd90:	40026058 	.word	0x40026058
 801bd94:	40026000 	.word	0x40026000
 801bd98:	40026010 	.word	0x40026010
 801bd9c:	40026410 	.word	0x40026410
 801bda0:	40026070 	.word	0x40026070
 801bda4:	40026470 	.word	0x40026470
 801bda8:	40026028 	.word	0x40026028
 801bdac:	40026428 	.word	0x40026428
 801bdb0:	40026088 	.word	0x40026088
 801bdb4:	40026488 	.word	0x40026488
 801bdb8:	40026040 	.word	0x40026040
 801bdbc:	40026440 	.word	0x40026440
 801bdc0:	400260a0 	.word	0x400260a0
 801bdc4:	400264a0 	.word	0x400264a0
 801bdc8:	2320      	movs	r3, #32
 801bdca:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801bdcc:	4b8d      	ldr	r3, [pc, #564]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bdce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bdd2:	681b      	ldr	r3, [r3, #0]
 801bdd4:	461a      	mov	r2, r3
 801bdd6:	4b8c      	ldr	r3, [pc, #560]	; (801c008 <Uart_Clear_DMA_RX+0x71c>)
 801bdd8:	429a      	cmp	r2, r3
 801bdda:	f240 8085 	bls.w	801bee8 <Uart_Clear_DMA_RX+0x5fc>
 801bdde:	4a8b      	ldr	r2, [pc, #556]	; (801c00c <Uart_Clear_DMA_RX+0x720>)
 801bde0:	4b88      	ldr	r3, [pc, #544]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bde2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bde6:	681b      	ldr	r3, [r3, #0]
 801bde8:	4619      	mov	r1, r3
 801bdea:	4b89      	ldr	r3, [pc, #548]	; (801c010 <Uart_Clear_DMA_RX+0x724>)
 801bdec:	4299      	cmp	r1, r3
 801bdee:	d078      	beq.n	801bee2 <Uart_Clear_DMA_RX+0x5f6>
 801bdf0:	4b84      	ldr	r3, [pc, #528]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bdf2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bdf6:	681b      	ldr	r3, [r3, #0]
 801bdf8:	4619      	mov	r1, r3
 801bdfa:	4b86      	ldr	r3, [pc, #536]	; (801c014 <Uart_Clear_DMA_RX+0x728>)
 801bdfc:	4299      	cmp	r1, r3
 801bdfe:	d06e      	beq.n	801bede <Uart_Clear_DMA_RX+0x5f2>
 801be00:	4b80      	ldr	r3, [pc, #512]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be02:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be06:	681b      	ldr	r3, [r3, #0]
 801be08:	4619      	mov	r1, r3
 801be0a:	4b83      	ldr	r3, [pc, #524]	; (801c018 <Uart_Clear_DMA_RX+0x72c>)
 801be0c:	4299      	cmp	r1, r3
 801be0e:	d064      	beq.n	801beda <Uart_Clear_DMA_RX+0x5ee>
 801be10:	4b7c      	ldr	r3, [pc, #496]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be12:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be16:	681b      	ldr	r3, [r3, #0]
 801be18:	4619      	mov	r1, r3
 801be1a:	4b80      	ldr	r3, [pc, #512]	; (801c01c <Uart_Clear_DMA_RX+0x730>)
 801be1c:	4299      	cmp	r1, r3
 801be1e:	d05a      	beq.n	801bed6 <Uart_Clear_DMA_RX+0x5ea>
 801be20:	4b78      	ldr	r3, [pc, #480]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be26:	681b      	ldr	r3, [r3, #0]
 801be28:	4619      	mov	r1, r3
 801be2a:	4b7d      	ldr	r3, [pc, #500]	; (801c020 <Uart_Clear_DMA_RX+0x734>)
 801be2c:	4299      	cmp	r1, r3
 801be2e:	d04f      	beq.n	801bed0 <Uart_Clear_DMA_RX+0x5e4>
 801be30:	4b74      	ldr	r3, [pc, #464]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be32:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be36:	681b      	ldr	r3, [r3, #0]
 801be38:	4619      	mov	r1, r3
 801be3a:	4b7a      	ldr	r3, [pc, #488]	; (801c024 <Uart_Clear_DMA_RX+0x738>)
 801be3c:	4299      	cmp	r1, r3
 801be3e:	d044      	beq.n	801beca <Uart_Clear_DMA_RX+0x5de>
 801be40:	4b70      	ldr	r3, [pc, #448]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be42:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be46:	681b      	ldr	r3, [r3, #0]
 801be48:	4619      	mov	r1, r3
 801be4a:	4b77      	ldr	r3, [pc, #476]	; (801c028 <Uart_Clear_DMA_RX+0x73c>)
 801be4c:	4299      	cmp	r1, r3
 801be4e:	d039      	beq.n	801bec4 <Uart_Clear_DMA_RX+0x5d8>
 801be50:	4b6c      	ldr	r3, [pc, #432]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be52:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be56:	681b      	ldr	r3, [r3, #0]
 801be58:	4619      	mov	r1, r3
 801be5a:	4b74      	ldr	r3, [pc, #464]	; (801c02c <Uart_Clear_DMA_RX+0x740>)
 801be5c:	4299      	cmp	r1, r3
 801be5e:	d02e      	beq.n	801bebe <Uart_Clear_DMA_RX+0x5d2>
 801be60:	4b68      	ldr	r3, [pc, #416]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be62:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be66:	681b      	ldr	r3, [r3, #0]
 801be68:	4619      	mov	r1, r3
 801be6a:	4b71      	ldr	r3, [pc, #452]	; (801c030 <Uart_Clear_DMA_RX+0x744>)
 801be6c:	4299      	cmp	r1, r3
 801be6e:	d023      	beq.n	801beb8 <Uart_Clear_DMA_RX+0x5cc>
 801be70:	4b64      	ldr	r3, [pc, #400]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be72:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be76:	681b      	ldr	r3, [r3, #0]
 801be78:	4619      	mov	r1, r3
 801be7a:	4b6e      	ldr	r3, [pc, #440]	; (801c034 <Uart_Clear_DMA_RX+0x748>)
 801be7c:	4299      	cmp	r1, r3
 801be7e:	d018      	beq.n	801beb2 <Uart_Clear_DMA_RX+0x5c6>
 801be80:	4b60      	ldr	r3, [pc, #384]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be82:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be86:	681b      	ldr	r3, [r3, #0]
 801be88:	4619      	mov	r1, r3
 801be8a:	4b6b      	ldr	r3, [pc, #428]	; (801c038 <Uart_Clear_DMA_RX+0x74c>)
 801be8c:	4299      	cmp	r1, r3
 801be8e:	d00d      	beq.n	801beac <Uart_Clear_DMA_RX+0x5c0>
 801be90:	4b5c      	ldr	r3, [pc, #368]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801be92:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801be96:	681b      	ldr	r3, [r3, #0]
 801be98:	4619      	mov	r1, r3
 801be9a:	4b68      	ldr	r3, [pc, #416]	; (801c03c <Uart_Clear_DMA_RX+0x750>)
 801be9c:	4299      	cmp	r1, r3
 801be9e:	d102      	bne.n	801bea6 <Uart_Clear_DMA_RX+0x5ba>
 801bea0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bea4:	e01e      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bea6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801beaa:	e01b      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801beac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801beb0:	e018      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801beb2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801beb6:	e015      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801beb8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bebc:	e012      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bec2:	e00f      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bec8:	e00c      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801beca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bece:	e009      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bed4:	e006      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bed6:	2310      	movs	r3, #16
 801bed8:	e004      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801beda:	2310      	movs	r3, #16
 801bedc:	e002      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bede:	2310      	movs	r3, #16
 801bee0:	e000      	b.n	801bee4 <Uart_Clear_DMA_RX+0x5f8>
 801bee2:	2310      	movs	r3, #16
 801bee4:	60d3      	str	r3, [r2, #12]
 801bee6:	e1df      	b.n	801c2a8 <Uart_Clear_DMA_RX+0x9bc>
 801bee8:	4b46      	ldr	r3, [pc, #280]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801beea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801beee:	681b      	ldr	r3, [r3, #0]
 801bef0:	461a      	mov	r2, r3
 801bef2:	4b53      	ldr	r3, [pc, #332]	; (801c040 <Uart_Clear_DMA_RX+0x754>)
 801bef4:	429a      	cmp	r2, r3
 801bef6:	f240 80a5 	bls.w	801c044 <Uart_Clear_DMA_RX+0x758>
 801befa:	4a44      	ldr	r2, [pc, #272]	; (801c00c <Uart_Clear_DMA_RX+0x720>)
 801befc:	4b41      	ldr	r3, [pc, #260]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801befe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf02:	681b      	ldr	r3, [r3, #0]
 801bf04:	4619      	mov	r1, r3
 801bf06:	4b42      	ldr	r3, [pc, #264]	; (801c010 <Uart_Clear_DMA_RX+0x724>)
 801bf08:	4299      	cmp	r1, r3
 801bf0a:	d078      	beq.n	801bffe <Uart_Clear_DMA_RX+0x712>
 801bf0c:	4b3d      	ldr	r3, [pc, #244]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf12:	681b      	ldr	r3, [r3, #0]
 801bf14:	4619      	mov	r1, r3
 801bf16:	4b3f      	ldr	r3, [pc, #252]	; (801c014 <Uart_Clear_DMA_RX+0x728>)
 801bf18:	4299      	cmp	r1, r3
 801bf1a:	d06e      	beq.n	801bffa <Uart_Clear_DMA_RX+0x70e>
 801bf1c:	4b39      	ldr	r3, [pc, #228]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf22:	681b      	ldr	r3, [r3, #0]
 801bf24:	4619      	mov	r1, r3
 801bf26:	4b3c      	ldr	r3, [pc, #240]	; (801c018 <Uart_Clear_DMA_RX+0x72c>)
 801bf28:	4299      	cmp	r1, r3
 801bf2a:	d064      	beq.n	801bff6 <Uart_Clear_DMA_RX+0x70a>
 801bf2c:	4b35      	ldr	r3, [pc, #212]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf2e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf32:	681b      	ldr	r3, [r3, #0]
 801bf34:	4619      	mov	r1, r3
 801bf36:	4b39      	ldr	r3, [pc, #228]	; (801c01c <Uart_Clear_DMA_RX+0x730>)
 801bf38:	4299      	cmp	r1, r3
 801bf3a:	d05a      	beq.n	801bff2 <Uart_Clear_DMA_RX+0x706>
 801bf3c:	4b31      	ldr	r3, [pc, #196]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf3e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf42:	681b      	ldr	r3, [r3, #0]
 801bf44:	4619      	mov	r1, r3
 801bf46:	4b36      	ldr	r3, [pc, #216]	; (801c020 <Uart_Clear_DMA_RX+0x734>)
 801bf48:	4299      	cmp	r1, r3
 801bf4a:	d04f      	beq.n	801bfec <Uart_Clear_DMA_RX+0x700>
 801bf4c:	4b2d      	ldr	r3, [pc, #180]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf4e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf52:	681b      	ldr	r3, [r3, #0]
 801bf54:	4619      	mov	r1, r3
 801bf56:	4b33      	ldr	r3, [pc, #204]	; (801c024 <Uart_Clear_DMA_RX+0x738>)
 801bf58:	4299      	cmp	r1, r3
 801bf5a:	d044      	beq.n	801bfe6 <Uart_Clear_DMA_RX+0x6fa>
 801bf5c:	4b29      	ldr	r3, [pc, #164]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf5e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf62:	681b      	ldr	r3, [r3, #0]
 801bf64:	4619      	mov	r1, r3
 801bf66:	4b30      	ldr	r3, [pc, #192]	; (801c028 <Uart_Clear_DMA_RX+0x73c>)
 801bf68:	4299      	cmp	r1, r3
 801bf6a:	d039      	beq.n	801bfe0 <Uart_Clear_DMA_RX+0x6f4>
 801bf6c:	4b25      	ldr	r3, [pc, #148]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf6e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf72:	681b      	ldr	r3, [r3, #0]
 801bf74:	4619      	mov	r1, r3
 801bf76:	4b2d      	ldr	r3, [pc, #180]	; (801c02c <Uart_Clear_DMA_RX+0x740>)
 801bf78:	4299      	cmp	r1, r3
 801bf7a:	d02e      	beq.n	801bfda <Uart_Clear_DMA_RX+0x6ee>
 801bf7c:	4b21      	ldr	r3, [pc, #132]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf7e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf82:	681b      	ldr	r3, [r3, #0]
 801bf84:	4619      	mov	r1, r3
 801bf86:	4b2a      	ldr	r3, [pc, #168]	; (801c030 <Uart_Clear_DMA_RX+0x744>)
 801bf88:	4299      	cmp	r1, r3
 801bf8a:	d023      	beq.n	801bfd4 <Uart_Clear_DMA_RX+0x6e8>
 801bf8c:	4b1d      	ldr	r3, [pc, #116]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	4619      	mov	r1, r3
 801bf96:	4b27      	ldr	r3, [pc, #156]	; (801c034 <Uart_Clear_DMA_RX+0x748>)
 801bf98:	4299      	cmp	r1, r3
 801bf9a:	d018      	beq.n	801bfce <Uart_Clear_DMA_RX+0x6e2>
 801bf9c:	4b19      	ldr	r3, [pc, #100]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bf9e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bfa2:	681b      	ldr	r3, [r3, #0]
 801bfa4:	4619      	mov	r1, r3
 801bfa6:	4b24      	ldr	r3, [pc, #144]	; (801c038 <Uart_Clear_DMA_RX+0x74c>)
 801bfa8:	4299      	cmp	r1, r3
 801bfaa:	d00d      	beq.n	801bfc8 <Uart_Clear_DMA_RX+0x6dc>
 801bfac:	4b15      	ldr	r3, [pc, #84]	; (801c004 <Uart_Clear_DMA_RX+0x718>)
 801bfae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801bfb2:	681b      	ldr	r3, [r3, #0]
 801bfb4:	4619      	mov	r1, r3
 801bfb6:	4b21      	ldr	r3, [pc, #132]	; (801c03c <Uart_Clear_DMA_RX+0x750>)
 801bfb8:	4299      	cmp	r1, r3
 801bfba:	d102      	bne.n	801bfc2 <Uart_Clear_DMA_RX+0x6d6>
 801bfbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bfc0:	e01e      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfc2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801bfc6:	e01b      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfc8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bfcc:	e018      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bfd2:	e015      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801bfd8:	e012      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bfde:	e00f      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bfe4:	e00c      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bfea:	e009      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bfec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bff0:	e006      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bff2:	2310      	movs	r3, #16
 801bff4:	e004      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bff6:	2310      	movs	r3, #16
 801bff8:	e002      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bffa:	2310      	movs	r3, #16
 801bffc:	e000      	b.n	801c000 <Uart_Clear_DMA_RX+0x714>
 801bffe:	2310      	movs	r3, #16
 801c000:	6093      	str	r3, [r2, #8]
 801c002:	e151      	b.n	801c2a8 <Uart_Clear_DMA_RX+0x9bc>
 801c004:	20032184 	.word	0x20032184
 801c008:	40026458 	.word	0x40026458
 801c00c:	40026400 	.word	0x40026400
 801c010:	40026010 	.word	0x40026010
 801c014:	40026410 	.word	0x40026410
 801c018:	40026070 	.word	0x40026070
 801c01c:	40026470 	.word	0x40026470
 801c020:	40026028 	.word	0x40026028
 801c024:	40026428 	.word	0x40026428
 801c028:	40026088 	.word	0x40026088
 801c02c:	40026488 	.word	0x40026488
 801c030:	40026040 	.word	0x40026040
 801c034:	40026440 	.word	0x40026440
 801c038:	400260a0 	.word	0x400260a0
 801c03c:	400264a0 	.word	0x400264a0
 801c040:	400260b8 	.word	0x400260b8
 801c044:	4b88      	ldr	r3, [pc, #544]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c046:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c04a:	681b      	ldr	r3, [r3, #0]
 801c04c:	461a      	mov	r2, r3
 801c04e:	4b87      	ldr	r3, [pc, #540]	; (801c26c <Uart_Clear_DMA_RX+0x980>)
 801c050:	429a      	cmp	r2, r3
 801c052:	f240 8085 	bls.w	801c160 <Uart_Clear_DMA_RX+0x874>
 801c056:	4a86      	ldr	r2, [pc, #536]	; (801c270 <Uart_Clear_DMA_RX+0x984>)
 801c058:	4b83      	ldr	r3, [pc, #524]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c05a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c05e:	681b      	ldr	r3, [r3, #0]
 801c060:	4619      	mov	r1, r3
 801c062:	4b84      	ldr	r3, [pc, #528]	; (801c274 <Uart_Clear_DMA_RX+0x988>)
 801c064:	4299      	cmp	r1, r3
 801c066:	d078      	beq.n	801c15a <Uart_Clear_DMA_RX+0x86e>
 801c068:	4b7f      	ldr	r3, [pc, #508]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c06a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c06e:	681b      	ldr	r3, [r3, #0]
 801c070:	4619      	mov	r1, r3
 801c072:	4b81      	ldr	r3, [pc, #516]	; (801c278 <Uart_Clear_DMA_RX+0x98c>)
 801c074:	4299      	cmp	r1, r3
 801c076:	d06e      	beq.n	801c156 <Uart_Clear_DMA_RX+0x86a>
 801c078:	4b7b      	ldr	r3, [pc, #492]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c07a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c07e:	681b      	ldr	r3, [r3, #0]
 801c080:	4619      	mov	r1, r3
 801c082:	4b7e      	ldr	r3, [pc, #504]	; (801c27c <Uart_Clear_DMA_RX+0x990>)
 801c084:	4299      	cmp	r1, r3
 801c086:	d064      	beq.n	801c152 <Uart_Clear_DMA_RX+0x866>
 801c088:	4b77      	ldr	r3, [pc, #476]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c08a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c08e:	681b      	ldr	r3, [r3, #0]
 801c090:	4619      	mov	r1, r3
 801c092:	4b7b      	ldr	r3, [pc, #492]	; (801c280 <Uart_Clear_DMA_RX+0x994>)
 801c094:	4299      	cmp	r1, r3
 801c096:	d05a      	beq.n	801c14e <Uart_Clear_DMA_RX+0x862>
 801c098:	4b73      	ldr	r3, [pc, #460]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c09a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c09e:	681b      	ldr	r3, [r3, #0]
 801c0a0:	4619      	mov	r1, r3
 801c0a2:	4b78      	ldr	r3, [pc, #480]	; (801c284 <Uart_Clear_DMA_RX+0x998>)
 801c0a4:	4299      	cmp	r1, r3
 801c0a6:	d04f      	beq.n	801c148 <Uart_Clear_DMA_RX+0x85c>
 801c0a8:	4b6f      	ldr	r3, [pc, #444]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0ae:	681b      	ldr	r3, [r3, #0]
 801c0b0:	4619      	mov	r1, r3
 801c0b2:	4b75      	ldr	r3, [pc, #468]	; (801c288 <Uart_Clear_DMA_RX+0x99c>)
 801c0b4:	4299      	cmp	r1, r3
 801c0b6:	d044      	beq.n	801c142 <Uart_Clear_DMA_RX+0x856>
 801c0b8:	4b6b      	ldr	r3, [pc, #428]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0be:	681b      	ldr	r3, [r3, #0]
 801c0c0:	4619      	mov	r1, r3
 801c0c2:	4b72      	ldr	r3, [pc, #456]	; (801c28c <Uart_Clear_DMA_RX+0x9a0>)
 801c0c4:	4299      	cmp	r1, r3
 801c0c6:	d039      	beq.n	801c13c <Uart_Clear_DMA_RX+0x850>
 801c0c8:	4b67      	ldr	r3, [pc, #412]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0ca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0ce:	681b      	ldr	r3, [r3, #0]
 801c0d0:	4619      	mov	r1, r3
 801c0d2:	4b6f      	ldr	r3, [pc, #444]	; (801c290 <Uart_Clear_DMA_RX+0x9a4>)
 801c0d4:	4299      	cmp	r1, r3
 801c0d6:	d02e      	beq.n	801c136 <Uart_Clear_DMA_RX+0x84a>
 801c0d8:	4b63      	ldr	r3, [pc, #396]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0da:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0de:	681b      	ldr	r3, [r3, #0]
 801c0e0:	4619      	mov	r1, r3
 801c0e2:	4b6c      	ldr	r3, [pc, #432]	; (801c294 <Uart_Clear_DMA_RX+0x9a8>)
 801c0e4:	4299      	cmp	r1, r3
 801c0e6:	d023      	beq.n	801c130 <Uart_Clear_DMA_RX+0x844>
 801c0e8:	4b5f      	ldr	r3, [pc, #380]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0ee:	681b      	ldr	r3, [r3, #0]
 801c0f0:	4619      	mov	r1, r3
 801c0f2:	4b69      	ldr	r3, [pc, #420]	; (801c298 <Uart_Clear_DMA_RX+0x9ac>)
 801c0f4:	4299      	cmp	r1, r3
 801c0f6:	d018      	beq.n	801c12a <Uart_Clear_DMA_RX+0x83e>
 801c0f8:	4b5b      	ldr	r3, [pc, #364]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c0fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c0fe:	681b      	ldr	r3, [r3, #0]
 801c100:	4619      	mov	r1, r3
 801c102:	4b66      	ldr	r3, [pc, #408]	; (801c29c <Uart_Clear_DMA_RX+0x9b0>)
 801c104:	4299      	cmp	r1, r3
 801c106:	d00d      	beq.n	801c124 <Uart_Clear_DMA_RX+0x838>
 801c108:	4b57      	ldr	r3, [pc, #348]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c10a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c10e:	681b      	ldr	r3, [r3, #0]
 801c110:	4619      	mov	r1, r3
 801c112:	4b63      	ldr	r3, [pc, #396]	; (801c2a0 <Uart_Clear_DMA_RX+0x9b4>)
 801c114:	4299      	cmp	r1, r3
 801c116:	d102      	bne.n	801c11e <Uart_Clear_DMA_RX+0x832>
 801c118:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c11c:	e01e      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c11e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801c122:	e01b      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c124:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c128:	e018      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c12a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c12e:	e015      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c130:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c134:	e012      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c136:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c13a:	e00f      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c13c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c140:	e00c      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c146:	e009      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c148:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c14c:	e006      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c14e:	2310      	movs	r3, #16
 801c150:	e004      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c152:	2310      	movs	r3, #16
 801c154:	e002      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c156:	2310      	movs	r3, #16
 801c158:	e000      	b.n	801c15c <Uart_Clear_DMA_RX+0x870>
 801c15a:	2310      	movs	r3, #16
 801c15c:	60d3      	str	r3, [r2, #12]
 801c15e:	e0a3      	b.n	801c2a8 <Uart_Clear_DMA_RX+0x9bc>
 801c160:	4a43      	ldr	r2, [pc, #268]	; (801c270 <Uart_Clear_DMA_RX+0x984>)
 801c162:	4b41      	ldr	r3, [pc, #260]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c164:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c168:	681b      	ldr	r3, [r3, #0]
 801c16a:	4619      	mov	r1, r3
 801c16c:	4b41      	ldr	r3, [pc, #260]	; (801c274 <Uart_Clear_DMA_RX+0x988>)
 801c16e:	4299      	cmp	r1, r3
 801c170:	f000 8098 	beq.w	801c2a4 <Uart_Clear_DMA_RX+0x9b8>
 801c174:	4b3c      	ldr	r3, [pc, #240]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c176:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c17a:	681b      	ldr	r3, [r3, #0]
 801c17c:	4619      	mov	r1, r3
 801c17e:	4b3e      	ldr	r3, [pc, #248]	; (801c278 <Uart_Clear_DMA_RX+0x98c>)
 801c180:	4299      	cmp	r1, r3
 801c182:	d06e      	beq.n	801c262 <Uart_Clear_DMA_RX+0x976>
 801c184:	4b38      	ldr	r3, [pc, #224]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c186:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c18a:	681b      	ldr	r3, [r3, #0]
 801c18c:	4619      	mov	r1, r3
 801c18e:	4b3b      	ldr	r3, [pc, #236]	; (801c27c <Uart_Clear_DMA_RX+0x990>)
 801c190:	4299      	cmp	r1, r3
 801c192:	d064      	beq.n	801c25e <Uart_Clear_DMA_RX+0x972>
 801c194:	4b34      	ldr	r3, [pc, #208]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c196:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c19a:	681b      	ldr	r3, [r3, #0]
 801c19c:	4619      	mov	r1, r3
 801c19e:	4b38      	ldr	r3, [pc, #224]	; (801c280 <Uart_Clear_DMA_RX+0x994>)
 801c1a0:	4299      	cmp	r1, r3
 801c1a2:	d05a      	beq.n	801c25a <Uart_Clear_DMA_RX+0x96e>
 801c1a4:	4b30      	ldr	r3, [pc, #192]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1aa:	681b      	ldr	r3, [r3, #0]
 801c1ac:	4619      	mov	r1, r3
 801c1ae:	4b35      	ldr	r3, [pc, #212]	; (801c284 <Uart_Clear_DMA_RX+0x998>)
 801c1b0:	4299      	cmp	r1, r3
 801c1b2:	d04f      	beq.n	801c254 <Uart_Clear_DMA_RX+0x968>
 801c1b4:	4b2c      	ldr	r3, [pc, #176]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1ba:	681b      	ldr	r3, [r3, #0]
 801c1bc:	4619      	mov	r1, r3
 801c1be:	4b32      	ldr	r3, [pc, #200]	; (801c288 <Uart_Clear_DMA_RX+0x99c>)
 801c1c0:	4299      	cmp	r1, r3
 801c1c2:	d044      	beq.n	801c24e <Uart_Clear_DMA_RX+0x962>
 801c1c4:	4b28      	ldr	r3, [pc, #160]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1ca:	681b      	ldr	r3, [r3, #0]
 801c1cc:	4619      	mov	r1, r3
 801c1ce:	4b2f      	ldr	r3, [pc, #188]	; (801c28c <Uart_Clear_DMA_RX+0x9a0>)
 801c1d0:	4299      	cmp	r1, r3
 801c1d2:	d039      	beq.n	801c248 <Uart_Clear_DMA_RX+0x95c>
 801c1d4:	4b24      	ldr	r3, [pc, #144]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1da:	681b      	ldr	r3, [r3, #0]
 801c1dc:	4619      	mov	r1, r3
 801c1de:	4b2c      	ldr	r3, [pc, #176]	; (801c290 <Uart_Clear_DMA_RX+0x9a4>)
 801c1e0:	4299      	cmp	r1, r3
 801c1e2:	d02e      	beq.n	801c242 <Uart_Clear_DMA_RX+0x956>
 801c1e4:	4b20      	ldr	r3, [pc, #128]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1ea:	681b      	ldr	r3, [r3, #0]
 801c1ec:	4619      	mov	r1, r3
 801c1ee:	4b29      	ldr	r3, [pc, #164]	; (801c294 <Uart_Clear_DMA_RX+0x9a8>)
 801c1f0:	4299      	cmp	r1, r3
 801c1f2:	d023      	beq.n	801c23c <Uart_Clear_DMA_RX+0x950>
 801c1f4:	4b1c      	ldr	r3, [pc, #112]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c1f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c1fa:	681b      	ldr	r3, [r3, #0]
 801c1fc:	4619      	mov	r1, r3
 801c1fe:	4b26      	ldr	r3, [pc, #152]	; (801c298 <Uart_Clear_DMA_RX+0x9ac>)
 801c200:	4299      	cmp	r1, r3
 801c202:	d018      	beq.n	801c236 <Uart_Clear_DMA_RX+0x94a>
 801c204:	4b18      	ldr	r3, [pc, #96]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c206:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c20a:	681b      	ldr	r3, [r3, #0]
 801c20c:	4619      	mov	r1, r3
 801c20e:	4b23      	ldr	r3, [pc, #140]	; (801c29c <Uart_Clear_DMA_RX+0x9b0>)
 801c210:	4299      	cmp	r1, r3
 801c212:	d00d      	beq.n	801c230 <Uart_Clear_DMA_RX+0x944>
 801c214:	4b14      	ldr	r3, [pc, #80]	; (801c268 <Uart_Clear_DMA_RX+0x97c>)
 801c216:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c21a:	681b      	ldr	r3, [r3, #0]
 801c21c:	4619      	mov	r1, r3
 801c21e:	4b20      	ldr	r3, [pc, #128]	; (801c2a0 <Uart_Clear_DMA_RX+0x9b4>)
 801c220:	4299      	cmp	r1, r3
 801c222:	d102      	bne.n	801c22a <Uart_Clear_DMA_RX+0x93e>
 801c224:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c228:	e03d      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c22a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801c22e:	e03a      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c230:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c234:	e037      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c236:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c23a:	e034      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c23c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801c240:	e031      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c246:	e02e      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c248:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c24c:	e02b      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c24e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c252:	e028      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c258:	e025      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c25a:	2310      	movs	r3, #16
 801c25c:	e023      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c25e:	2310      	movs	r3, #16
 801c260:	e021      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c262:	2310      	movs	r3, #16
 801c264:	e01f      	b.n	801c2a6 <Uart_Clear_DMA_RX+0x9ba>
 801c266:	bf00      	nop
 801c268:	20032184 	.word	0x20032184
 801c26c:	40026058 	.word	0x40026058
 801c270:	40026000 	.word	0x40026000
 801c274:	40026010 	.word	0x40026010
 801c278:	40026410 	.word	0x40026410
 801c27c:	40026070 	.word	0x40026070
 801c280:	40026470 	.word	0x40026470
 801c284:	40026028 	.word	0x40026028
 801c288:	40026428 	.word	0x40026428
 801c28c:	40026088 	.word	0x40026088
 801c290:	40026488 	.word	0x40026488
 801c294:	40026040 	.word	0x40026040
 801c298:	40026440 	.word	0x40026440
 801c29c:	400260a0 	.word	0x400260a0
 801c2a0:	400264a0 	.word	0x400264a0
 801c2a4:	2310      	movs	r3, #16
 801c2a6:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801c2a8:	4b8d      	ldr	r3, [pc, #564]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c2ae:	681b      	ldr	r3, [r3, #0]
 801c2b0:	461a      	mov	r2, r3
 801c2b2:	4b8c      	ldr	r3, [pc, #560]	; (801c4e4 <Uart_Clear_DMA_RX+0xbf8>)
 801c2b4:	429a      	cmp	r2, r3
 801c2b6:	f240 8085 	bls.w	801c3c4 <Uart_Clear_DMA_RX+0xad8>
 801c2ba:	4a8b      	ldr	r2, [pc, #556]	; (801c4e8 <Uart_Clear_DMA_RX+0xbfc>)
 801c2bc:	4b88      	ldr	r3, [pc, #544]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c2c2:	681b      	ldr	r3, [r3, #0]
 801c2c4:	4619      	mov	r1, r3
 801c2c6:	4b89      	ldr	r3, [pc, #548]	; (801c4ec <Uart_Clear_DMA_RX+0xc00>)
 801c2c8:	4299      	cmp	r1, r3
 801c2ca:	d078      	beq.n	801c3be <Uart_Clear_DMA_RX+0xad2>
 801c2cc:	4b84      	ldr	r3, [pc, #528]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c2d2:	681b      	ldr	r3, [r3, #0]
 801c2d4:	4619      	mov	r1, r3
 801c2d6:	4b86      	ldr	r3, [pc, #536]	; (801c4f0 <Uart_Clear_DMA_RX+0xc04>)
 801c2d8:	4299      	cmp	r1, r3
 801c2da:	d06e      	beq.n	801c3ba <Uart_Clear_DMA_RX+0xace>
 801c2dc:	4b80      	ldr	r3, [pc, #512]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c2e2:	681b      	ldr	r3, [r3, #0]
 801c2e4:	4619      	mov	r1, r3
 801c2e6:	4b83      	ldr	r3, [pc, #524]	; (801c4f4 <Uart_Clear_DMA_RX+0xc08>)
 801c2e8:	4299      	cmp	r1, r3
 801c2ea:	d064      	beq.n	801c3b6 <Uart_Clear_DMA_RX+0xaca>
 801c2ec:	4b7c      	ldr	r3, [pc, #496]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c2f2:	681b      	ldr	r3, [r3, #0]
 801c2f4:	4619      	mov	r1, r3
 801c2f6:	4b80      	ldr	r3, [pc, #512]	; (801c4f8 <Uart_Clear_DMA_RX+0xc0c>)
 801c2f8:	4299      	cmp	r1, r3
 801c2fa:	d05a      	beq.n	801c3b2 <Uart_Clear_DMA_RX+0xac6>
 801c2fc:	4b78      	ldr	r3, [pc, #480]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c2fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c302:	681b      	ldr	r3, [r3, #0]
 801c304:	4619      	mov	r1, r3
 801c306:	4b7d      	ldr	r3, [pc, #500]	; (801c4fc <Uart_Clear_DMA_RX+0xc10>)
 801c308:	4299      	cmp	r1, r3
 801c30a:	d04f      	beq.n	801c3ac <Uart_Clear_DMA_RX+0xac0>
 801c30c:	4b74      	ldr	r3, [pc, #464]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c30e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c312:	681b      	ldr	r3, [r3, #0]
 801c314:	4619      	mov	r1, r3
 801c316:	4b7a      	ldr	r3, [pc, #488]	; (801c500 <Uart_Clear_DMA_RX+0xc14>)
 801c318:	4299      	cmp	r1, r3
 801c31a:	d044      	beq.n	801c3a6 <Uart_Clear_DMA_RX+0xaba>
 801c31c:	4b70      	ldr	r3, [pc, #448]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c31e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c322:	681b      	ldr	r3, [r3, #0]
 801c324:	4619      	mov	r1, r3
 801c326:	4b77      	ldr	r3, [pc, #476]	; (801c504 <Uart_Clear_DMA_RX+0xc18>)
 801c328:	4299      	cmp	r1, r3
 801c32a:	d039      	beq.n	801c3a0 <Uart_Clear_DMA_RX+0xab4>
 801c32c:	4b6c      	ldr	r3, [pc, #432]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c32e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c332:	681b      	ldr	r3, [r3, #0]
 801c334:	4619      	mov	r1, r3
 801c336:	4b74      	ldr	r3, [pc, #464]	; (801c508 <Uart_Clear_DMA_RX+0xc1c>)
 801c338:	4299      	cmp	r1, r3
 801c33a:	d02e      	beq.n	801c39a <Uart_Clear_DMA_RX+0xaae>
 801c33c:	4b68      	ldr	r3, [pc, #416]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c33e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c342:	681b      	ldr	r3, [r3, #0]
 801c344:	4619      	mov	r1, r3
 801c346:	4b71      	ldr	r3, [pc, #452]	; (801c50c <Uart_Clear_DMA_RX+0xc20>)
 801c348:	4299      	cmp	r1, r3
 801c34a:	d023      	beq.n	801c394 <Uart_Clear_DMA_RX+0xaa8>
 801c34c:	4b64      	ldr	r3, [pc, #400]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c34e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c352:	681b      	ldr	r3, [r3, #0]
 801c354:	4619      	mov	r1, r3
 801c356:	4b6e      	ldr	r3, [pc, #440]	; (801c510 <Uart_Clear_DMA_RX+0xc24>)
 801c358:	4299      	cmp	r1, r3
 801c35a:	d018      	beq.n	801c38e <Uart_Clear_DMA_RX+0xaa2>
 801c35c:	4b60      	ldr	r3, [pc, #384]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c35e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c362:	681b      	ldr	r3, [r3, #0]
 801c364:	4619      	mov	r1, r3
 801c366:	4b6b      	ldr	r3, [pc, #428]	; (801c514 <Uart_Clear_DMA_RX+0xc28>)
 801c368:	4299      	cmp	r1, r3
 801c36a:	d00d      	beq.n	801c388 <Uart_Clear_DMA_RX+0xa9c>
 801c36c:	4b5c      	ldr	r3, [pc, #368]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c36e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c372:	681b      	ldr	r3, [r3, #0]
 801c374:	4619      	mov	r1, r3
 801c376:	4b68      	ldr	r3, [pc, #416]	; (801c518 <Uart_Clear_DMA_RX+0xc2c>)
 801c378:	4299      	cmp	r1, r3
 801c37a:	d102      	bne.n	801c382 <Uart_Clear_DMA_RX+0xa96>
 801c37c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c380:	e01e      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c382:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801c386:	e01b      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c388:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c38c:	e018      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c38e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c392:	e015      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c394:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c398:	e012      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c39a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c39e:	e00f      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c3a4:	e00c      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c3aa:	e009      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c3b0:	e006      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3b2:	2308      	movs	r3, #8
 801c3b4:	e004      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3b6:	2308      	movs	r3, #8
 801c3b8:	e002      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3ba:	2308      	movs	r3, #8
 801c3bc:	e000      	b.n	801c3c0 <Uart_Clear_DMA_RX+0xad4>
 801c3be:	2308      	movs	r3, #8
 801c3c0:	60d3      	str	r3, [r2, #12]
 801c3c2:	e1bf      	b.n	801c744 <Uart_Clear_DMA_RX+0xe58>
 801c3c4:	4b46      	ldr	r3, [pc, #280]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c3c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c3ca:	681b      	ldr	r3, [r3, #0]
 801c3cc:	461a      	mov	r2, r3
 801c3ce:	4b53      	ldr	r3, [pc, #332]	; (801c51c <Uart_Clear_DMA_RX+0xc30>)
 801c3d0:	429a      	cmp	r2, r3
 801c3d2:	f240 80a5 	bls.w	801c520 <Uart_Clear_DMA_RX+0xc34>
 801c3d6:	4a44      	ldr	r2, [pc, #272]	; (801c4e8 <Uart_Clear_DMA_RX+0xbfc>)
 801c3d8:	4b41      	ldr	r3, [pc, #260]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c3da:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c3de:	681b      	ldr	r3, [r3, #0]
 801c3e0:	4619      	mov	r1, r3
 801c3e2:	4b42      	ldr	r3, [pc, #264]	; (801c4ec <Uart_Clear_DMA_RX+0xc00>)
 801c3e4:	4299      	cmp	r1, r3
 801c3e6:	d078      	beq.n	801c4da <Uart_Clear_DMA_RX+0xbee>
 801c3e8:	4b3d      	ldr	r3, [pc, #244]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c3ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c3ee:	681b      	ldr	r3, [r3, #0]
 801c3f0:	4619      	mov	r1, r3
 801c3f2:	4b3f      	ldr	r3, [pc, #252]	; (801c4f0 <Uart_Clear_DMA_RX+0xc04>)
 801c3f4:	4299      	cmp	r1, r3
 801c3f6:	d06e      	beq.n	801c4d6 <Uart_Clear_DMA_RX+0xbea>
 801c3f8:	4b39      	ldr	r3, [pc, #228]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c3fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c3fe:	681b      	ldr	r3, [r3, #0]
 801c400:	4619      	mov	r1, r3
 801c402:	4b3c      	ldr	r3, [pc, #240]	; (801c4f4 <Uart_Clear_DMA_RX+0xc08>)
 801c404:	4299      	cmp	r1, r3
 801c406:	d064      	beq.n	801c4d2 <Uart_Clear_DMA_RX+0xbe6>
 801c408:	4b35      	ldr	r3, [pc, #212]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c40a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c40e:	681b      	ldr	r3, [r3, #0]
 801c410:	4619      	mov	r1, r3
 801c412:	4b39      	ldr	r3, [pc, #228]	; (801c4f8 <Uart_Clear_DMA_RX+0xc0c>)
 801c414:	4299      	cmp	r1, r3
 801c416:	d05a      	beq.n	801c4ce <Uart_Clear_DMA_RX+0xbe2>
 801c418:	4b31      	ldr	r3, [pc, #196]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c41a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c41e:	681b      	ldr	r3, [r3, #0]
 801c420:	4619      	mov	r1, r3
 801c422:	4b36      	ldr	r3, [pc, #216]	; (801c4fc <Uart_Clear_DMA_RX+0xc10>)
 801c424:	4299      	cmp	r1, r3
 801c426:	d04f      	beq.n	801c4c8 <Uart_Clear_DMA_RX+0xbdc>
 801c428:	4b2d      	ldr	r3, [pc, #180]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c42a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c42e:	681b      	ldr	r3, [r3, #0]
 801c430:	4619      	mov	r1, r3
 801c432:	4b33      	ldr	r3, [pc, #204]	; (801c500 <Uart_Clear_DMA_RX+0xc14>)
 801c434:	4299      	cmp	r1, r3
 801c436:	d044      	beq.n	801c4c2 <Uart_Clear_DMA_RX+0xbd6>
 801c438:	4b29      	ldr	r3, [pc, #164]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c43a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c43e:	681b      	ldr	r3, [r3, #0]
 801c440:	4619      	mov	r1, r3
 801c442:	4b30      	ldr	r3, [pc, #192]	; (801c504 <Uart_Clear_DMA_RX+0xc18>)
 801c444:	4299      	cmp	r1, r3
 801c446:	d039      	beq.n	801c4bc <Uart_Clear_DMA_RX+0xbd0>
 801c448:	4b25      	ldr	r3, [pc, #148]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c44a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c44e:	681b      	ldr	r3, [r3, #0]
 801c450:	4619      	mov	r1, r3
 801c452:	4b2d      	ldr	r3, [pc, #180]	; (801c508 <Uart_Clear_DMA_RX+0xc1c>)
 801c454:	4299      	cmp	r1, r3
 801c456:	d02e      	beq.n	801c4b6 <Uart_Clear_DMA_RX+0xbca>
 801c458:	4b21      	ldr	r3, [pc, #132]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c45a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c45e:	681b      	ldr	r3, [r3, #0]
 801c460:	4619      	mov	r1, r3
 801c462:	4b2a      	ldr	r3, [pc, #168]	; (801c50c <Uart_Clear_DMA_RX+0xc20>)
 801c464:	4299      	cmp	r1, r3
 801c466:	d023      	beq.n	801c4b0 <Uart_Clear_DMA_RX+0xbc4>
 801c468:	4b1d      	ldr	r3, [pc, #116]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c46a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c46e:	681b      	ldr	r3, [r3, #0]
 801c470:	4619      	mov	r1, r3
 801c472:	4b27      	ldr	r3, [pc, #156]	; (801c510 <Uart_Clear_DMA_RX+0xc24>)
 801c474:	4299      	cmp	r1, r3
 801c476:	d018      	beq.n	801c4aa <Uart_Clear_DMA_RX+0xbbe>
 801c478:	4b19      	ldr	r3, [pc, #100]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c47a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c47e:	681b      	ldr	r3, [r3, #0]
 801c480:	4619      	mov	r1, r3
 801c482:	4b24      	ldr	r3, [pc, #144]	; (801c514 <Uart_Clear_DMA_RX+0xc28>)
 801c484:	4299      	cmp	r1, r3
 801c486:	d00d      	beq.n	801c4a4 <Uart_Clear_DMA_RX+0xbb8>
 801c488:	4b15      	ldr	r3, [pc, #84]	; (801c4e0 <Uart_Clear_DMA_RX+0xbf4>)
 801c48a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c48e:	681b      	ldr	r3, [r3, #0]
 801c490:	4619      	mov	r1, r3
 801c492:	4b21      	ldr	r3, [pc, #132]	; (801c518 <Uart_Clear_DMA_RX+0xc2c>)
 801c494:	4299      	cmp	r1, r3
 801c496:	d102      	bne.n	801c49e <Uart_Clear_DMA_RX+0xbb2>
 801c498:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c49c:	e01e      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c49e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801c4a2:	e01b      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c4a8:	e018      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4aa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c4ae:	e015      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4b0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c4b4:	e012      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c4ba:	e00f      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c4c0:	e00c      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c4c6:	e009      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c4cc:	e006      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4ce:	2308      	movs	r3, #8
 801c4d0:	e004      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4d2:	2308      	movs	r3, #8
 801c4d4:	e002      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4d6:	2308      	movs	r3, #8
 801c4d8:	e000      	b.n	801c4dc <Uart_Clear_DMA_RX+0xbf0>
 801c4da:	2308      	movs	r3, #8
 801c4dc:	6093      	str	r3, [r2, #8]
 801c4de:	e131      	b.n	801c744 <Uart_Clear_DMA_RX+0xe58>
 801c4e0:	20032184 	.word	0x20032184
 801c4e4:	40026458 	.word	0x40026458
 801c4e8:	40026400 	.word	0x40026400
 801c4ec:	40026010 	.word	0x40026010
 801c4f0:	40026410 	.word	0x40026410
 801c4f4:	40026070 	.word	0x40026070
 801c4f8:	40026470 	.word	0x40026470
 801c4fc:	40026028 	.word	0x40026028
 801c500:	40026428 	.word	0x40026428
 801c504:	40026088 	.word	0x40026088
 801c508:	40026488 	.word	0x40026488
 801c50c:	40026040 	.word	0x40026040
 801c510:	40026440 	.word	0x40026440
 801c514:	400260a0 	.word	0x400260a0
 801c518:	400264a0 	.word	0x400264a0
 801c51c:	400260b8 	.word	0x400260b8
 801c520:	4b96      	ldr	r3, [pc, #600]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c522:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c526:	681b      	ldr	r3, [r3, #0]
 801c528:	461a      	mov	r2, r3
 801c52a:	4b95      	ldr	r3, [pc, #596]	; (801c780 <Uart_Clear_DMA_RX+0xe94>)
 801c52c:	429a      	cmp	r2, r3
 801c52e:	f240 8085 	bls.w	801c63c <Uart_Clear_DMA_RX+0xd50>
 801c532:	4a94      	ldr	r2, [pc, #592]	; (801c784 <Uart_Clear_DMA_RX+0xe98>)
 801c534:	4b91      	ldr	r3, [pc, #580]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c536:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c53a:	681b      	ldr	r3, [r3, #0]
 801c53c:	4619      	mov	r1, r3
 801c53e:	4b92      	ldr	r3, [pc, #584]	; (801c788 <Uart_Clear_DMA_RX+0xe9c>)
 801c540:	4299      	cmp	r1, r3
 801c542:	d078      	beq.n	801c636 <Uart_Clear_DMA_RX+0xd4a>
 801c544:	4b8d      	ldr	r3, [pc, #564]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c546:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c54a:	681b      	ldr	r3, [r3, #0]
 801c54c:	4619      	mov	r1, r3
 801c54e:	4b8f      	ldr	r3, [pc, #572]	; (801c78c <Uart_Clear_DMA_RX+0xea0>)
 801c550:	4299      	cmp	r1, r3
 801c552:	d06e      	beq.n	801c632 <Uart_Clear_DMA_RX+0xd46>
 801c554:	4b89      	ldr	r3, [pc, #548]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c556:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c55a:	681b      	ldr	r3, [r3, #0]
 801c55c:	4619      	mov	r1, r3
 801c55e:	4b8c      	ldr	r3, [pc, #560]	; (801c790 <Uart_Clear_DMA_RX+0xea4>)
 801c560:	4299      	cmp	r1, r3
 801c562:	d064      	beq.n	801c62e <Uart_Clear_DMA_RX+0xd42>
 801c564:	4b85      	ldr	r3, [pc, #532]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c566:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c56a:	681b      	ldr	r3, [r3, #0]
 801c56c:	4619      	mov	r1, r3
 801c56e:	4b89      	ldr	r3, [pc, #548]	; (801c794 <Uart_Clear_DMA_RX+0xea8>)
 801c570:	4299      	cmp	r1, r3
 801c572:	d05a      	beq.n	801c62a <Uart_Clear_DMA_RX+0xd3e>
 801c574:	4b81      	ldr	r3, [pc, #516]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c576:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c57a:	681b      	ldr	r3, [r3, #0]
 801c57c:	4619      	mov	r1, r3
 801c57e:	4b86      	ldr	r3, [pc, #536]	; (801c798 <Uart_Clear_DMA_RX+0xeac>)
 801c580:	4299      	cmp	r1, r3
 801c582:	d04f      	beq.n	801c624 <Uart_Clear_DMA_RX+0xd38>
 801c584:	4b7d      	ldr	r3, [pc, #500]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c586:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c58a:	681b      	ldr	r3, [r3, #0]
 801c58c:	4619      	mov	r1, r3
 801c58e:	4b83      	ldr	r3, [pc, #524]	; (801c79c <Uart_Clear_DMA_RX+0xeb0>)
 801c590:	4299      	cmp	r1, r3
 801c592:	d044      	beq.n	801c61e <Uart_Clear_DMA_RX+0xd32>
 801c594:	4b79      	ldr	r3, [pc, #484]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c596:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c59a:	681b      	ldr	r3, [r3, #0]
 801c59c:	4619      	mov	r1, r3
 801c59e:	4b80      	ldr	r3, [pc, #512]	; (801c7a0 <Uart_Clear_DMA_RX+0xeb4>)
 801c5a0:	4299      	cmp	r1, r3
 801c5a2:	d039      	beq.n	801c618 <Uart_Clear_DMA_RX+0xd2c>
 801c5a4:	4b75      	ldr	r3, [pc, #468]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c5a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c5aa:	681b      	ldr	r3, [r3, #0]
 801c5ac:	4619      	mov	r1, r3
 801c5ae:	4b7d      	ldr	r3, [pc, #500]	; (801c7a4 <Uart_Clear_DMA_RX+0xeb8>)
 801c5b0:	4299      	cmp	r1, r3
 801c5b2:	d02e      	beq.n	801c612 <Uart_Clear_DMA_RX+0xd26>
 801c5b4:	4b71      	ldr	r3, [pc, #452]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c5b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c5ba:	681b      	ldr	r3, [r3, #0]
 801c5bc:	4619      	mov	r1, r3
 801c5be:	4b7a      	ldr	r3, [pc, #488]	; (801c7a8 <Uart_Clear_DMA_RX+0xebc>)
 801c5c0:	4299      	cmp	r1, r3
 801c5c2:	d023      	beq.n	801c60c <Uart_Clear_DMA_RX+0xd20>
 801c5c4:	4b6d      	ldr	r3, [pc, #436]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c5c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c5ca:	681b      	ldr	r3, [r3, #0]
 801c5cc:	4619      	mov	r1, r3
 801c5ce:	4b77      	ldr	r3, [pc, #476]	; (801c7ac <Uart_Clear_DMA_RX+0xec0>)
 801c5d0:	4299      	cmp	r1, r3
 801c5d2:	d018      	beq.n	801c606 <Uart_Clear_DMA_RX+0xd1a>
 801c5d4:	4b69      	ldr	r3, [pc, #420]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c5d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c5da:	681b      	ldr	r3, [r3, #0]
 801c5dc:	4619      	mov	r1, r3
 801c5de:	4b74      	ldr	r3, [pc, #464]	; (801c7b0 <Uart_Clear_DMA_RX+0xec4>)
 801c5e0:	4299      	cmp	r1, r3
 801c5e2:	d00d      	beq.n	801c600 <Uart_Clear_DMA_RX+0xd14>
 801c5e4:	4b65      	ldr	r3, [pc, #404]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c5e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c5ea:	681b      	ldr	r3, [r3, #0]
 801c5ec:	4619      	mov	r1, r3
 801c5ee:	4b71      	ldr	r3, [pc, #452]	; (801c7b4 <Uart_Clear_DMA_RX+0xec8>)
 801c5f0:	4299      	cmp	r1, r3
 801c5f2:	d102      	bne.n	801c5fa <Uart_Clear_DMA_RX+0xd0e>
 801c5f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c5f8:	e01e      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c5fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801c5fe:	e01b      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c600:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c604:	e018      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c606:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c60a:	e015      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c60c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c610:	e012      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c612:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c616:	e00f      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c618:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c61c:	e00c      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c61e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c622:	e009      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c624:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c628:	e006      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c62a:	2308      	movs	r3, #8
 801c62c:	e004      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c62e:	2308      	movs	r3, #8
 801c630:	e002      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c632:	2308      	movs	r3, #8
 801c634:	e000      	b.n	801c638 <Uart_Clear_DMA_RX+0xd4c>
 801c636:	2308      	movs	r3, #8
 801c638:	60d3      	str	r3, [r2, #12]
 801c63a:	e083      	b.n	801c744 <Uart_Clear_DMA_RX+0xe58>
 801c63c:	4a51      	ldr	r2, [pc, #324]	; (801c784 <Uart_Clear_DMA_RX+0xe98>)
 801c63e:	4b4f      	ldr	r3, [pc, #316]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c640:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c644:	681b      	ldr	r3, [r3, #0]
 801c646:	4619      	mov	r1, r3
 801c648:	4b4f      	ldr	r3, [pc, #316]	; (801c788 <Uart_Clear_DMA_RX+0xe9c>)
 801c64a:	4299      	cmp	r1, r3
 801c64c:	d078      	beq.n	801c740 <Uart_Clear_DMA_RX+0xe54>
 801c64e:	4b4b      	ldr	r3, [pc, #300]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c650:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c654:	681b      	ldr	r3, [r3, #0]
 801c656:	4619      	mov	r1, r3
 801c658:	4b4c      	ldr	r3, [pc, #304]	; (801c78c <Uart_Clear_DMA_RX+0xea0>)
 801c65a:	4299      	cmp	r1, r3
 801c65c:	d06e      	beq.n	801c73c <Uart_Clear_DMA_RX+0xe50>
 801c65e:	4b47      	ldr	r3, [pc, #284]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c660:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c664:	681b      	ldr	r3, [r3, #0]
 801c666:	4619      	mov	r1, r3
 801c668:	4b49      	ldr	r3, [pc, #292]	; (801c790 <Uart_Clear_DMA_RX+0xea4>)
 801c66a:	4299      	cmp	r1, r3
 801c66c:	d064      	beq.n	801c738 <Uart_Clear_DMA_RX+0xe4c>
 801c66e:	4b43      	ldr	r3, [pc, #268]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c670:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c674:	681b      	ldr	r3, [r3, #0]
 801c676:	4619      	mov	r1, r3
 801c678:	4b46      	ldr	r3, [pc, #280]	; (801c794 <Uart_Clear_DMA_RX+0xea8>)
 801c67a:	4299      	cmp	r1, r3
 801c67c:	d05a      	beq.n	801c734 <Uart_Clear_DMA_RX+0xe48>
 801c67e:	4b3f      	ldr	r3, [pc, #252]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c680:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c684:	681b      	ldr	r3, [r3, #0]
 801c686:	4619      	mov	r1, r3
 801c688:	4b43      	ldr	r3, [pc, #268]	; (801c798 <Uart_Clear_DMA_RX+0xeac>)
 801c68a:	4299      	cmp	r1, r3
 801c68c:	d04f      	beq.n	801c72e <Uart_Clear_DMA_RX+0xe42>
 801c68e:	4b3b      	ldr	r3, [pc, #236]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c690:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c694:	681b      	ldr	r3, [r3, #0]
 801c696:	4619      	mov	r1, r3
 801c698:	4b40      	ldr	r3, [pc, #256]	; (801c79c <Uart_Clear_DMA_RX+0xeb0>)
 801c69a:	4299      	cmp	r1, r3
 801c69c:	d044      	beq.n	801c728 <Uart_Clear_DMA_RX+0xe3c>
 801c69e:	4b37      	ldr	r3, [pc, #220]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6a0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6a4:	681b      	ldr	r3, [r3, #0]
 801c6a6:	4619      	mov	r1, r3
 801c6a8:	4b3d      	ldr	r3, [pc, #244]	; (801c7a0 <Uart_Clear_DMA_RX+0xeb4>)
 801c6aa:	4299      	cmp	r1, r3
 801c6ac:	d039      	beq.n	801c722 <Uart_Clear_DMA_RX+0xe36>
 801c6ae:	4b33      	ldr	r3, [pc, #204]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6b0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6b4:	681b      	ldr	r3, [r3, #0]
 801c6b6:	4619      	mov	r1, r3
 801c6b8:	4b3a      	ldr	r3, [pc, #232]	; (801c7a4 <Uart_Clear_DMA_RX+0xeb8>)
 801c6ba:	4299      	cmp	r1, r3
 801c6bc:	d02e      	beq.n	801c71c <Uart_Clear_DMA_RX+0xe30>
 801c6be:	4b2f      	ldr	r3, [pc, #188]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6c0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6c4:	681b      	ldr	r3, [r3, #0]
 801c6c6:	4619      	mov	r1, r3
 801c6c8:	4b37      	ldr	r3, [pc, #220]	; (801c7a8 <Uart_Clear_DMA_RX+0xebc>)
 801c6ca:	4299      	cmp	r1, r3
 801c6cc:	d023      	beq.n	801c716 <Uart_Clear_DMA_RX+0xe2a>
 801c6ce:	4b2b      	ldr	r3, [pc, #172]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6d0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6d4:	681b      	ldr	r3, [r3, #0]
 801c6d6:	4619      	mov	r1, r3
 801c6d8:	4b34      	ldr	r3, [pc, #208]	; (801c7ac <Uart_Clear_DMA_RX+0xec0>)
 801c6da:	4299      	cmp	r1, r3
 801c6dc:	d018      	beq.n	801c710 <Uart_Clear_DMA_RX+0xe24>
 801c6de:	4b27      	ldr	r3, [pc, #156]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6e0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6e4:	681b      	ldr	r3, [r3, #0]
 801c6e6:	4619      	mov	r1, r3
 801c6e8:	4b31      	ldr	r3, [pc, #196]	; (801c7b0 <Uart_Clear_DMA_RX+0xec4>)
 801c6ea:	4299      	cmp	r1, r3
 801c6ec:	d00d      	beq.n	801c70a <Uart_Clear_DMA_RX+0xe1e>
 801c6ee:	4b23      	ldr	r3, [pc, #140]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c6f0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c6f4:	681b      	ldr	r3, [r3, #0]
 801c6f6:	4619      	mov	r1, r3
 801c6f8:	4b2e      	ldr	r3, [pc, #184]	; (801c7b4 <Uart_Clear_DMA_RX+0xec8>)
 801c6fa:	4299      	cmp	r1, r3
 801c6fc:	d102      	bne.n	801c704 <Uart_Clear_DMA_RX+0xe18>
 801c6fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c702:	e01e      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c704:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801c708:	e01b      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c70a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c70e:	e018      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c710:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c714:	e015      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c716:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801c71a:	e012      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c71c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c720:	e00f      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c722:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c726:	e00c      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c728:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c72c:	e009      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c72e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801c732:	e006      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c734:	2308      	movs	r3, #8
 801c736:	e004      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c738:	2308      	movs	r3, #8
 801c73a:	e002      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c73c:	2308      	movs	r3, #8
 801c73e:	e000      	b.n	801c742 <Uart_Clear_DMA_RX+0xe56>
 801c740:	2308      	movs	r3, #8
 801c742:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmarx);
 801c744:	4b0d      	ldr	r3, [pc, #52]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c746:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801c74a:	4618      	mov	r0, r3
 801c74c:	f7ed ff06 	bl	800a55c <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 801c750:	4b0a      	ldr	r3, [pc, #40]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c752:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801c756:	4a09      	ldr	r2, [pc, #36]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c758:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801c75c:	6992      	ldr	r2, [r2, #24]
 801c75e:	f042 0208 	orr.w	r2, r2, #8
 801c762:	619a      	str	r2, [r3, #24]
 801c764:	4b05      	ldr	r3, [pc, #20]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c766:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801c76a:	4a04      	ldr	r2, [pc, #16]	; (801c77c <Uart_Clear_DMA_RX+0xe90>)
 801c76c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801c770:	6992      	ldr	r2, [r2, #24]
 801c772:	f042 0210 	orr.w	r2, r2, #16
 801c776:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 801c778:	bf00      	nop
 801c77a:	bd80      	pop	{r7, pc}
 801c77c:	20032184 	.word	0x20032184
 801c780:	40026058 	.word	0x40026058
 801c784:	40026000 	.word	0x40026000
 801c788:	40026010 	.word	0x40026010
 801c78c:	40026410 	.word	0x40026410
 801c790:	40026070 	.word	0x40026070
 801c794:	40026470 	.word	0x40026470
 801c798:	40026028 	.word	0x40026028
 801c79c:	40026428 	.word	0x40026428
 801c7a0:	40026088 	.word	0x40026088
 801c7a4:	40026488 	.word	0x40026488
 801c7a8:	40026040 	.word	0x40026040
 801c7ac:	40026440 	.word	0x40026440
 801c7b0:	400260a0 	.word	0x400260a0
 801c7b4:	400264a0 	.word	0x400264a0

0801c7b8 <Bin2BCD>:
 * @param3 amount of digits to convert, will convert lower bytes
 * @retval None
 */
/****************************************************************/
void Bin2BCD(uint16_t bin_inp, char *buffer, uint8_t digits)
{
 801c7b8:	b480      	push	{r7}
 801c7ba:	b087      	sub	sp, #28
 801c7bc:	af00      	add	r7, sp, #0
 801c7be:	4603      	mov	r3, r0
 801c7c0:	6039      	str	r1, [r7, #0]
 801c7c2:	80fb      	strh	r3, [r7, #6]
 801c7c4:	4613      	mov	r3, r2
 801c7c6:	717b      	strb	r3, [r7, #5]
	uint16_t Dig_1, Dig_2, Dig_3, Dig_4;
	uint16_t temp;

	temp  = bin_inp;
 801c7c8:	88fb      	ldrh	r3, [r7, #6]
 801c7ca:	82fb      	strh	r3, [r7, #22]
	if(digits >= 5)
 801c7cc:	797b      	ldrb	r3, [r7, #5]
 801c7ce:	2b04      	cmp	r3, #4
 801c7d0:	d90c      	bls.n	801c7ec <Bin2BCD+0x34>
	{
		*buffer++ = temp/10000 + 0x30;
 801c7d2:	683b      	ldr	r3, [r7, #0]
 801c7d4:	1c5a      	adds	r2, r3, #1
 801c7d6:	603a      	str	r2, [r7, #0]
 801c7d8:	8afa      	ldrh	r2, [r7, #22]
 801c7da:	494a      	ldr	r1, [pc, #296]	; (801c904 <Bin2BCD+0x14c>)
 801c7dc:	fba1 1202 	umull	r1, r2, r1, r2
 801c7e0:	0b52      	lsrs	r2, r2, #13
 801c7e2:	b292      	uxth	r2, r2
 801c7e4:	b2d2      	uxtb	r2, r2
 801c7e6:	3230      	adds	r2, #48	; 0x30
 801c7e8:	b2d2      	uxtb	r2, r2
 801c7ea:	701a      	strb	r2, [r3, #0]
	}

	Dig_4 = temp/10000;
 801c7ec:	8afb      	ldrh	r3, [r7, #22]
 801c7ee:	4a45      	ldr	r2, [pc, #276]	; (801c904 <Bin2BCD+0x14c>)
 801c7f0:	fba2 2303 	umull	r2, r3, r2, r3
 801c7f4:	0b5b      	lsrs	r3, r3, #13
 801c7f6:	82bb      	strh	r3, [r7, #20]
	temp  = temp - (Dig_4 * 10000);
 801c7f8:	8abb      	ldrh	r3, [r7, #20]
 801c7fa:	461a      	mov	r2, r3
 801c7fc:	00d2      	lsls	r2, r2, #3
 801c7fe:	1ad2      	subs	r2, r2, r3
 801c800:	4611      	mov	r1, r2
 801c802:	0149      	lsls	r1, r1, #5
 801c804:	1a8a      	subs	r2, r1, r2
 801c806:	0112      	lsls	r2, r2, #4
 801c808:	1ad3      	subs	r3, r2, r3
 801c80a:	011b      	lsls	r3, r3, #4
 801c80c:	b29a      	uxth	r2, r3
 801c80e:	8afb      	ldrh	r3, [r7, #22]
 801c810:	4413      	add	r3, r2
 801c812:	82fb      	strh	r3, [r7, #22]
	if(digits >= 4)
 801c814:	797b      	ldrb	r3, [r7, #5]
 801c816:	2b03      	cmp	r3, #3
 801c818:	d90c      	bls.n	801c834 <Bin2BCD+0x7c>
	{
		*buffer++ = temp/1000 + 0x30;
 801c81a:	683b      	ldr	r3, [r7, #0]
 801c81c:	1c5a      	adds	r2, r3, #1
 801c81e:	603a      	str	r2, [r7, #0]
 801c820:	8afa      	ldrh	r2, [r7, #22]
 801c822:	4939      	ldr	r1, [pc, #228]	; (801c908 <Bin2BCD+0x150>)
 801c824:	fba1 1202 	umull	r1, r2, r1, r2
 801c828:	0992      	lsrs	r2, r2, #6
 801c82a:	b292      	uxth	r2, r2
 801c82c:	b2d2      	uxtb	r2, r2
 801c82e:	3230      	adds	r2, #48	; 0x30
 801c830:	b2d2      	uxtb	r2, r2
 801c832:	701a      	strb	r2, [r3, #0]
	}

	Dig_3 = temp/1000;
 801c834:	8afb      	ldrh	r3, [r7, #22]
 801c836:	4a34      	ldr	r2, [pc, #208]	; (801c908 <Bin2BCD+0x150>)
 801c838:	fba2 2303 	umull	r2, r3, r2, r3
 801c83c:	099b      	lsrs	r3, r3, #6
 801c83e:	827b      	strh	r3, [r7, #18]
	temp  = temp - (Dig_3 * 1000);
 801c840:	8a7b      	ldrh	r3, [r7, #18]
 801c842:	461a      	mov	r2, r3
 801c844:	0192      	lsls	r2, r2, #6
 801c846:	1ad2      	subs	r2, r2, r3
 801c848:	0192      	lsls	r2, r2, #6
 801c84a:	441a      	add	r2, r3
 801c84c:	0052      	lsls	r2, r2, #1
 801c84e:	4413      	add	r3, r2
 801c850:	00db      	lsls	r3, r3, #3
 801c852:	b29a      	uxth	r2, r3
 801c854:	8afb      	ldrh	r3, [r7, #22]
 801c856:	4413      	add	r3, r2
 801c858:	82fb      	strh	r3, [r7, #22]
	if(digits >= 3)
 801c85a:	797b      	ldrb	r3, [r7, #5]
 801c85c:	2b02      	cmp	r3, #2
 801c85e:	d90c      	bls.n	801c87a <Bin2BCD+0xc2>
	{
		*buffer++ = temp/100 + 0x30;
 801c860:	683b      	ldr	r3, [r7, #0]
 801c862:	1c5a      	adds	r2, r3, #1
 801c864:	603a      	str	r2, [r7, #0]
 801c866:	8afa      	ldrh	r2, [r7, #22]
 801c868:	4928      	ldr	r1, [pc, #160]	; (801c90c <Bin2BCD+0x154>)
 801c86a:	fba1 1202 	umull	r1, r2, r1, r2
 801c86e:	0952      	lsrs	r2, r2, #5
 801c870:	b292      	uxth	r2, r2
 801c872:	b2d2      	uxtb	r2, r2
 801c874:	3230      	adds	r2, #48	; 0x30
 801c876:	b2d2      	uxtb	r2, r2
 801c878:	701a      	strb	r2, [r3, #0]
	}

	Dig_2 = temp/100;
 801c87a:	8afb      	ldrh	r3, [r7, #22]
 801c87c:	4a23      	ldr	r2, [pc, #140]	; (801c90c <Bin2BCD+0x154>)
 801c87e:	fba2 2303 	umull	r2, r3, r2, r3
 801c882:	095b      	lsrs	r3, r3, #5
 801c884:	823b      	strh	r3, [r7, #16]
	temp  = temp - (Dig_2 * 100);
 801c886:	8a3b      	ldrh	r3, [r7, #16]
 801c888:	461a      	mov	r2, r3
 801c88a:	0252      	lsls	r2, r2, #9
 801c88c:	1ad2      	subs	r2, r2, r3
 801c88e:	0092      	lsls	r2, r2, #2
 801c890:	441a      	add	r2, r3
 801c892:	00d2      	lsls	r2, r2, #3
 801c894:	1ad3      	subs	r3, r2, r3
 801c896:	009b      	lsls	r3, r3, #2
 801c898:	b29a      	uxth	r2, r3
 801c89a:	8afb      	ldrh	r3, [r7, #22]
 801c89c:	4413      	add	r3, r2
 801c89e:	82fb      	strh	r3, [r7, #22]
	if(digits >= 2)
 801c8a0:	797b      	ldrb	r3, [r7, #5]
 801c8a2:	2b01      	cmp	r3, #1
 801c8a4:	d90c      	bls.n	801c8c0 <Bin2BCD+0x108>
	{
		*buffer++ = temp/10 + 0x30;
 801c8a6:	683b      	ldr	r3, [r7, #0]
 801c8a8:	1c5a      	adds	r2, r3, #1
 801c8aa:	603a      	str	r2, [r7, #0]
 801c8ac:	8afa      	ldrh	r2, [r7, #22]
 801c8ae:	4918      	ldr	r1, [pc, #96]	; (801c910 <Bin2BCD+0x158>)
 801c8b0:	fba1 1202 	umull	r1, r2, r1, r2
 801c8b4:	08d2      	lsrs	r2, r2, #3
 801c8b6:	b292      	uxth	r2, r2
 801c8b8:	b2d2      	uxtb	r2, r2
 801c8ba:	3230      	adds	r2, #48	; 0x30
 801c8bc:	b2d2      	uxtb	r2, r2
 801c8be:	701a      	strb	r2, [r3, #0]
	}

	Dig_1 = temp/10;
 801c8c0:	8afb      	ldrh	r3, [r7, #22]
 801c8c2:	4a13      	ldr	r2, [pc, #76]	; (801c910 <Bin2BCD+0x158>)
 801c8c4:	fba2 2303 	umull	r2, r3, r2, r3
 801c8c8:	08db      	lsrs	r3, r3, #3
 801c8ca:	81fb      	strh	r3, [r7, #14]
	temp  = temp - (Dig_1 * 10);
 801c8cc:	89fb      	ldrh	r3, [r7, #14]
 801c8ce:	461a      	mov	r2, r3
 801c8d0:	0352      	lsls	r2, r2, #13
 801c8d2:	1ad2      	subs	r2, r2, r3
 801c8d4:	0092      	lsls	r2, r2, #2
 801c8d6:	1ad3      	subs	r3, r2, r3
 801c8d8:	005b      	lsls	r3, r3, #1
 801c8da:	b29a      	uxth	r2, r3
 801c8dc:	8afb      	ldrh	r3, [r7, #22]
 801c8de:	4413      	add	r3, r2
 801c8e0:	82fb      	strh	r3, [r7, #22]
	if(digits >=1)
 801c8e2:	797b      	ldrb	r3, [r7, #5]
 801c8e4:	2b00      	cmp	r3, #0
 801c8e6:	d007      	beq.n	801c8f8 <Bin2BCD+0x140>
	{
		*buffer++ = temp + 0x30;
 801c8e8:	683b      	ldr	r3, [r7, #0]
 801c8ea:	1c5a      	adds	r2, r3, #1
 801c8ec:	603a      	str	r2, [r7, #0]
 801c8ee:	8afa      	ldrh	r2, [r7, #22]
 801c8f0:	b2d2      	uxtb	r2, r2
 801c8f2:	3230      	adds	r2, #48	; 0x30
 801c8f4:	b2d2      	uxtb	r2, r2
 801c8f6:	701a      	strb	r2, [r3, #0]
	}
	//	Dig_0 = temp;
}
 801c8f8:	bf00      	nop
 801c8fa:	371c      	adds	r7, #28
 801c8fc:	46bd      	mov	sp, r7
 801c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c902:	4770      	bx	lr
 801c904:	d1b71759 	.word	0xd1b71759
 801c908:	10624dd3 	.word	0x10624dd3
 801c90c:	51eb851f 	.word	0x51eb851f
 801c910:	cccccccd 	.word	0xcccccccd

0801c914 <Byte2Int>:
/*Function takes 2 bytes and creates a INT
 *
 */
/****************************************************************/
uint16_t Byte2Int(uint8_t high_byte, uint8_t low_byte)
{
 801c914:	b480      	push	{r7}
 801c916:	b085      	sub	sp, #20
 801c918:	af00      	add	r7, sp, #0
 801c91a:	4603      	mov	r3, r0
 801c91c:	460a      	mov	r2, r1
 801c91e:	71fb      	strb	r3, [r7, #7]
 801c920:	4613      	mov	r3, r2
 801c922:	71bb      	strb	r3, [r7, #6]
	//method 1
	uint16_t k = 0;
 801c924:	2300      	movs	r3, #0
 801c926:	81fb      	strh	r3, [r7, #14]
	k = (high_byte) * (256);
 801c928:	79fb      	ldrb	r3, [r7, #7]
 801c92a:	b29b      	uxth	r3, r3
 801c92c:	021b      	lsls	r3, r3, #8
 801c92e:	81fb      	strh	r3, [r7, #14]
	uint16_t i = 0;
 801c930:	2300      	movs	r3, #0
 801c932:	81bb      	strh	r3, [r7, #12]
	i = k + low_byte;
 801c934:	79bb      	ldrb	r3, [r7, #6]
 801c936:	b29a      	uxth	r2, r3
 801c938:	89fb      	ldrh	r3, [r7, #14]
 801c93a:	4413      	add	r3, r2
 801c93c:	81bb      	strh	r3, [r7, #12]

	//method 2
	//uint16_t i = 0;
	//i = ((high_byte) << 8) | low_byte;

	return i;
 801c93e:	89bb      	ldrh	r3, [r7, #12]
}
 801c940:	4618      	mov	r0, r3
 801c942:	3714      	adds	r7, #20
 801c944:	46bd      	mov	sp, r7
 801c946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c94a:	4770      	bx	lr

0801c94c <check_bit>:
/****************************************************************/
//This function will check if a specific bit is set or not
//bit order: 7,6,5,4,3,2,1,0
/****************************************************************/
bool check_bit(uint8_t byte_to_check, uint8_t bit_to_check)
{
 801c94c:	b480      	push	{r7}
 801c94e:	b083      	sub	sp, #12
 801c950:	af00      	add	r7, sp, #0
 801c952:	4603      	mov	r3, r0
 801c954:	460a      	mov	r2, r1
 801c956:	71fb      	strb	r3, [r7, #7]
 801c958:	4613      	mov	r3, r2
 801c95a:	71bb      	strb	r3, [r7, #6]
	//check which bit to check
	switch(bit_to_check)
 801c95c:	79bb      	ldrb	r3, [r7, #6]
 801c95e:	2b07      	cmp	r3, #7
 801c960:	d859      	bhi.n	801ca16 <check_bit+0xca>
 801c962:	a201      	add	r2, pc, #4	; (adr r2, 801c968 <check_bit+0x1c>)
 801c964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c968:	0801c989 	.word	0x0801c989
 801c96c:	0801c99b 	.word	0x0801c99b
 801c970:	0801c9ad 	.word	0x0801c9ad
 801c974:	0801c9bf 	.word	0x0801c9bf
 801c978:	0801c9d1 	.word	0x0801c9d1
 801c97c:	0801c9e3 	.word	0x0801c9e3
 801c980:	0801c9f5 	.word	0x0801c9f5
 801c984:	0801ca07 	.word	0x0801ca07
	{

	//bit 0
	case 0:
		if(((byte_to_check & 0b00000001) & (0b00000001)) == 0b00000001)
 801c988:	79fb      	ldrb	r3, [r7, #7]
 801c98a:	f003 0301 	and.w	r3, r3, #1
 801c98e:	2b00      	cmp	r3, #0
 801c990:	d001      	beq.n	801c996 <check_bit+0x4a>
			return true;
 801c992:	2301      	movs	r3, #1
 801c994:	e040      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c996:	2300      	movs	r3, #0
 801c998:	e03e      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 1
	case 1:
		if(((byte_to_check & 0b00000010) & (0b00000010)) == 0b00000010)
 801c99a:	79fb      	ldrb	r3, [r7, #7]
 801c99c:	f003 0302 	and.w	r3, r3, #2
 801c9a0:	2b00      	cmp	r3, #0
 801c9a2:	d001      	beq.n	801c9a8 <check_bit+0x5c>
			return true;
 801c9a4:	2301      	movs	r3, #1
 801c9a6:	e037      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c9a8:	2300      	movs	r3, #0
 801c9aa:	e035      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 2
	case 2:
		if(((byte_to_check & 0b00000100) & (0b00000100)) == 0b00000100)
 801c9ac:	79fb      	ldrb	r3, [r7, #7]
 801c9ae:	f003 0304 	and.w	r3, r3, #4
 801c9b2:	2b00      	cmp	r3, #0
 801c9b4:	d001      	beq.n	801c9ba <check_bit+0x6e>
			return true;
 801c9b6:	2301      	movs	r3, #1
 801c9b8:	e02e      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c9ba:	2300      	movs	r3, #0
 801c9bc:	e02c      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 3
	case 3:
		if(((byte_to_check & 0b00001000) & (0b00001000)) == 0b00001000)
 801c9be:	79fb      	ldrb	r3, [r7, #7]
 801c9c0:	f003 0308 	and.w	r3, r3, #8
 801c9c4:	2b00      	cmp	r3, #0
 801c9c6:	d001      	beq.n	801c9cc <check_bit+0x80>
			return true;
 801c9c8:	2301      	movs	r3, #1
 801c9ca:	e025      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c9cc:	2300      	movs	r3, #0
 801c9ce:	e023      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 4
	case 4:
		if(((byte_to_check & 0b00010000) & (0b00010000)) == 0b00010000)
 801c9d0:	79fb      	ldrb	r3, [r7, #7]
 801c9d2:	f003 0310 	and.w	r3, r3, #16
 801c9d6:	2b00      	cmp	r3, #0
 801c9d8:	d001      	beq.n	801c9de <check_bit+0x92>
			return true;
 801c9da:	2301      	movs	r3, #1
 801c9dc:	e01c      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c9de:	2300      	movs	r3, #0
 801c9e0:	e01a      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 5
	case 5:
		if(((byte_to_check & 0b00100000) & (0b00100000)) == 0b00100000)
 801c9e2:	79fb      	ldrb	r3, [r7, #7]
 801c9e4:	f003 0320 	and.w	r3, r3, #32
 801c9e8:	2b00      	cmp	r3, #0
 801c9ea:	d001      	beq.n	801c9f0 <check_bit+0xa4>
			return true;
 801c9ec:	2301      	movs	r3, #1
 801c9ee:	e013      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801c9f0:	2300      	movs	r3, #0
 801c9f2:	e011      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 6
	case 6:
		if(((byte_to_check & 0b01000000) & (0b01000000)) == 0b01000000)
 801c9f4:	79fb      	ldrb	r3, [r7, #7]
 801c9f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c9fa:	2b00      	cmp	r3, #0
 801c9fc:	d001      	beq.n	801ca02 <check_bit+0xb6>
			return true;
 801c9fe:	2301      	movs	r3, #1
 801ca00:	e00a      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801ca02:	2300      	movs	r3, #0
 801ca04:	e008      	b.n	801ca18 <check_bit+0xcc>
		break;

		//bit 7
	case 7:
		if(((byte_to_check & 0b10000000) & (0b10000000)) == 0b10000000)
 801ca06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801ca0a:	2b00      	cmp	r3, #0
 801ca0c:	da01      	bge.n	801ca12 <check_bit+0xc6>
			return true;
 801ca0e:	2301      	movs	r3, #1
 801ca10:	e002      	b.n	801ca18 <check_bit+0xcc>
		else
			return false;
 801ca12:	2300      	movs	r3, #0
 801ca14:	e000      	b.n	801ca18 <check_bit+0xcc>
		break;

	default:
		return false;
 801ca16:	2300      	movs	r3, #0
		break;
	}
}
 801ca18:	4618      	mov	r0, r3
 801ca1a:	370c      	adds	r7, #12
 801ca1c:	46bd      	mov	sp, r7
 801ca1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca22:	4770      	bx	lr

0801ca24 <main>:
}



int main(void)
{
 801ca24:	b580      	push	{r7, lr}
 801ca26:	f6ad 0d28 	subw	sp, sp, #2088	; 0x828
 801ca2a:	af02      	add	r7, sp, #8
	Init_769();
 801ca2c:	f7fc faa8 	bl	8018f80 <Init_769>
	Application_Init();
 801ca30:	f7f5 fe22 	bl	8012678 <Application_Init>
	//
	//	//S29GL01GS_WriteBuffer_32bit(&S29GL01GS, &image_data_049[0], IMG_03_Addr			+      	 IMG_03_Size, 6400);
	//	//S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_0, 6400);

	//Power CAN bus //Note State is swapped, true = off and false = on
	IO_Output_control(PWR_CAN2, false);
 801ca34:	2100      	movs	r1, #0
 801ca36:	201a      	movs	r0, #26
 801ca38:	f7fc fa68 	bl	8018f0c <IO_Output_control>

	//Init dummy DMA setup
	uint8_t Buffer[10] = {0};
 801ca3c:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 801ca40:	2200      	movs	r2, #0
 801ca42:	601a      	str	r2, [r3, #0]
 801ca44:	605a      	str	r2, [r3, #4]
 801ca46:	811a      	strh	r2, [r3, #8]
	uint8_t Buffertx[6] = {'1','2','3','4','5','6'};
 801ca48:	4a4e      	ldr	r2, [pc, #312]	; (801cb84 <main+0x160>)
 801ca4a:	f607 0308 	addw	r3, r7, #2056	; 0x808
 801ca4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ca52:	6018      	str	r0, [r3, #0]
 801ca54:	3304      	adds	r3, #4
 801ca56:	8019      	strh	r1, [r3, #0]

	DMA_UART_RF_RX(Buffer, 10);
 801ca58:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 801ca5c:	210a      	movs	r1, #10
 801ca5e:	4618      	mov	r0, r3
 801ca60:	f7fd fed8 	bl	801a814 <DMA_UART_RF_RX>
	DMA_UART_RF_TX(Buffertx, 6);
 801ca64:	f607 0308 	addw	r3, r7, #2056	; 0x808
 801ca68:	2106      	movs	r1, #6
 801ca6a:	4618      	mov	r0, r3
 801ca6c:	f7fd ff52 	bl	801a914 <DMA_UART_RF_TX>
	extern uint8_t RF_RX_OK;
	extern UART_HandleTypeDef huartx[COMn];
	uint8_t QSPI_BUFFER[1024] = {0};
 801ca70:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 801ca74:	4618      	mov	r0, r3
 801ca76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ca7a:	461a      	mov	r2, r3
 801ca7c:	2100      	movs	r1, #0
 801ca7e:	f001 fbe8 	bl	801e252 <memset>
	uint8_t QSPI_READBUFFER[1024] = {0};
 801ca82:	f107 0308 	add.w	r3, r7, #8
 801ca86:	4618      	mov	r0, r3
 801ca88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ca8c:	461a      	mov	r2, r3
 801ca8e:	2100      	movs	r1, #0
 801ca90:	f001 fbdf 	bl	801e252 <memset>

	for(int i =0; i < 1024 ; i++)
 801ca94:	2300      	movs	r3, #0
 801ca96:	f8c7 381c 	str.w	r3, [r7, #2076]	; 0x81c
 801ca9a:	e00e      	b.n	801caba <main+0x96>
	{
		QSPI_BUFFER[i] = i;
 801ca9c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 801caa0:	b2d9      	uxtb	r1, r3
 801caa2:	f507 6281 	add.w	r2, r7, #1032	; 0x408
 801caa6:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 801caaa:	4413      	add	r3, r2
 801caac:	460a      	mov	r2, r1
 801caae:	701a      	strb	r2, [r3, #0]
	for(int i =0; i < 1024 ; i++)
 801cab0:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 801cab4:	3301      	adds	r3, #1
 801cab6:	f8c7 381c 	str.w	r3, [r7, #2076]	; 0x81c
 801caba:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 801cabe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801cac2:	dbeb      	blt.n	801ca9c <main+0x78>
	}
	BSP_QSPI_Write(QSPI_BUFFER,0x077FFFF ,1024);
 801cac4:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 801cac8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801cacc:	492e      	ldr	r1, [pc, #184]	; (801cb88 <main+0x164>)
 801cace:	4618      	mov	r0, r3
 801cad0:	f7fc fd26 	bl	8019520 <BSP_QSPI_Write>
	BSP_QSPI_Read(QSPI_READBUFFER,0x077FFFF ,1024);
 801cad4:	f107 0308 	add.w	r3, r7, #8
 801cad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801cadc:	492a      	ldr	r1, [pc, #168]	; (801cb88 <main+0x164>)
 801cade:	4618      	mov	r0, r3
 801cae0:	f7fc fcca 	bl	8019478 <BSP_QSPI_Read>
	BSP_QSPI_Erase_Block(0x0780000);
 801cae4:	f44f 00f0 	mov.w	r0, #7864320	; 0x780000
 801cae8:	f7fc fd98 	bl	801961c <BSP_QSPI_Erase_Block>

	BSP_QSPI_Read(QSPI_READBUFFER,0x077FFFF ,1024);
 801caec:	f107 0308 	add.w	r3, r7, #8
 801caf0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801caf4:	4924      	ldr	r1, [pc, #144]	; (801cb88 <main+0x164>)
 801caf6:	4618      	mov	r0, r3
 801caf8:	f7fc fcbe 	bl	8019478 <BSP_QSPI_Read>
	uint8_t text_buffer[5] = {0};
 801cafc:	463b      	mov	r3, r7
 801cafe:	2200      	movs	r2, #0
 801cb00:	601a      	str	r2, [r3, #0]
 801cb02:	711a      	strb	r2, [r3, #4]
	uint8_t feedback = BSP_QSPI_GetStatus();
 801cb04:	f7fc fdce 	bl	80196a4 <BSP_QSPI_GetStatus>
 801cb08:	4603      	mov	r3, r0
 801cb0a:	f887 381b 	strb.w	r3, [r7, #2075]	; 0x81b
//
//		/*=================================
//		 *
//		 *================================*/
//		Ethernet_Handler();
App_printImg(0,0, IMG_BUTTON_UP);
 801cb0e:	2201      	movs	r2, #1
 801cb10:	2100      	movs	r1, #0
 801cb12:	2000      	movs	r0, #0
 801cb14:	f7f9 fee0 	bl	80168d8 <App_printImg>
BSP_LCD_Clear(LCD_COLOR_BLUE);
 801cb18:	481c      	ldr	r0, [pc, #112]	; (801cb8c <main+0x168>)
 801cb1a:	f7f9 fd3b 	bl	8016594 <BSP_LCD_Clear>
TextToScreen_SML(10,0,"Startup", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 801cb1e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801cb22:	9300      	str	r3, [sp, #0]
 801cb24:	f04f 33ff 	mov.w	r3, #4294967295
 801cb28:	4a19      	ldr	r2, [pc, #100]	; (801cb90 <main+0x16c>)
 801cb2a:	2100      	movs	r1, #0
 801cb2c:	200a      	movs	r0, #10
 801cb2e:	f7f5 ffbf 	bl	8012ab0 <TextToScreen_SML>
USB_Flags.Image_Update_Requested = true;
 801cb32:	4b18      	ldr	r3, [pc, #96]	; (801cb94 <main+0x170>)
 801cb34:	2201      	movs	r2, #1
 801cb36:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		/*=================================
		 * Read all Inputs
		 *================================*/
		IO_App_Read_Inputs();
 801cb38:	f7f5 fdf2 	bl	8012720 <IO_App_Read_Inputs>

		/*=================================
		 * Handle User Inputs
		 *================================*/
		App_ACK_Handler();
 801cb3c:	f7f6 f810 	bl	8012b60 <App_ACK_Handler>

		/*--------------------------------
		 * Process Vision Module Messages
		 *------------------------------*/
		App_VisionModules_Process();
 801cb40:	f7f6 f8dc 	bl	8012cfc <App_VisionModules_Process>

		/*--------------------------------
		 * Manage and Control Events
		 *------------------------------*/
		App_EventControl();
 801cb44:	f7f6 f918 	bl	8012d78 <App_EventControl>


		/*===============================
		 * USB Host Process
		 *==============================*/
		MX_USB_HOST_Process();
 801cb48:	f7f8 fef8 	bl	801593c <MX_USB_HOST_Process>


		/*--------------------------------
		 * Filter all tags seen over RF
		 *------------------------------*/
		System_Filter_Control();
 801cb4c:	f7f6 f8ed 	bl	8012d2a <System_Filter_Control>
		//	}

		/*=================================
		 * Update Display Time
		 *===============================*/
		Display_Time();
 801cb50:	f7fa fad2 	bl	80170f8 <Display_Time>

		/*=================================
		 * Adjust Brightness
		 *===============================*/
		LCD_Brightness_Control();
 801cb54:	f7f5 fd82 	bl	801265c <LCD_Brightness_Control>


		// Process ICON3 CAN Messages
		Process_ICON3_messages();
 801cb58:	f7f6 fff2 	bl	8013b40 <Process_ICON3_messages>

		HUB_2XX_Handler();
 801cb5c:	f7f6 ff26 	bl	80139ac <HUB_2XX_Handler>
		//	Operational_Debug(300);

		/*=================================
		 * Button Press example
		 *================================*/
		if(App_ACK_CheckFlag(ACK_Down))
 801cb60:	2001      	movs	r0, #1
 801cb62:	f7f5 ffe1 	bl	8012b28 <App_ACK_CheckFlag>
 801cb66:	4603      	mov	r3, r0
 801cb68:	2b00      	cmp	r3, #0
 801cb6a:	d004      	beq.n	801cb76 <main+0x152>
		{

			// === use App_ACK_ButtonReleased to process button press ===
			//App_ACK_ButtonReleased (ACK_Up);
			IO_Output_control(Led_Key_B, true);
 801cb6c:	2101      	movs	r1, #1
 801cb6e:	2027      	movs	r0, #39	; 0x27
 801cb70:	f7fc f9cc 	bl	8018f0c <IO_Output_control>
 801cb74:	e003      	b.n	801cb7e <main+0x15a>
		}
		else
		{
			IO_Output_control(Led_Key_B, false);
 801cb76:	2100      	movs	r1, #0
 801cb78:	2027      	movs	r0, #39	; 0x27
 801cb7a:	f7fc f9c7 	bl	8018f0c <IO_Output_control>
		}

		/*================================
		 * USB Application Handler
		 *==============================*/
		App_USB_SM();
 801cb7e:	f7f7 f8a1 	bl	8013cc4 <App_USB_SM>
	{
 801cb82:	e7d9      	b.n	801cb38 <main+0x114>
 801cb84:	08021298 	.word	0x08021298
 801cb88:	0077ffff 	.word	0x0077ffff
 801cb8c:	ff0000ff 	.word	0xff0000ff
 801cb90:	08021290 	.word	0x08021290
 801cb94:	20021430 	.word	0x20021430

0801cb98 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 801cb98:	b480      	push	{r7}
 801cb9a:	b083      	sub	sp, #12
 801cb9c:	af00      	add	r7, sp, #0
 801cb9e:	6078      	str	r0, [r7, #4]
 801cba0:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 801cba2:	e7fe      	b.n	801cba2 <_Error_Handler+0xa>

0801cba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801cba4:	b580      	push	{r7, lr}
 801cba6:	b082      	sub	sp, #8
 801cba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 801cbaa:	4a24      	ldr	r2, [pc, #144]	; (801cc3c <HAL_MspInit+0x98>)
 801cbac:	4b23      	ldr	r3, [pc, #140]	; (801cc3c <HAL_MspInit+0x98>)
 801cbae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cbb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801cbb4:	6413      	str	r3, [r2, #64]	; 0x40
 801cbb6:	4b21      	ldr	r3, [pc, #132]	; (801cc3c <HAL_MspInit+0x98>)
 801cbb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801cbba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801cbbe:	607b      	str	r3, [r7, #4]
 801cbc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801cbc2:	4a1e      	ldr	r2, [pc, #120]	; (801cc3c <HAL_MspInit+0x98>)
 801cbc4:	4b1d      	ldr	r3, [pc, #116]	; (801cc3c <HAL_MspInit+0x98>)
 801cbc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cbc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801cbcc:	6453      	str	r3, [r2, #68]	; 0x44
 801cbce:	4b1b      	ldr	r3, [pc, #108]	; (801cc3c <HAL_MspInit+0x98>)
 801cbd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801cbd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801cbd6:	603b      	str	r3, [r7, #0]
 801cbd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801cbda:	2003      	movs	r0, #3
 801cbdc:	f7e5 f818 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 801cbe0:	2200      	movs	r2, #0
 801cbe2:	2100      	movs	r1, #0
 801cbe4:	f06f 000b 	mvn.w	r0, #11
 801cbe8:	f7e5 f81d 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 801cbec:	2200      	movs	r2, #0
 801cbee:	2100      	movs	r1, #0
 801cbf0:	f06f 000a 	mvn.w	r0, #10
 801cbf4:	f7e5 f817 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 801cbf8:	2200      	movs	r2, #0
 801cbfa:	2100      	movs	r1, #0
 801cbfc:	f06f 0009 	mvn.w	r0, #9
 801cc00:	f7e5 f811 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 801cc04:	2200      	movs	r2, #0
 801cc06:	2100      	movs	r1, #0
 801cc08:	f06f 0004 	mvn.w	r0, #4
 801cc0c:	f7e5 f80b 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 801cc10:	2200      	movs	r2, #0
 801cc12:	2100      	movs	r1, #0
 801cc14:	f06f 0003 	mvn.w	r0, #3
 801cc18:	f7e5 f805 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 801cc1c:	2200      	movs	r2, #0
 801cc1e:	2100      	movs	r1, #0
 801cc20:	f06f 0001 	mvn.w	r0, #1
 801cc24:	f7e4 ffff 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 801cc28:	2200      	movs	r2, #0
 801cc2a:	2100      	movs	r1, #0
 801cc2c:	f04f 30ff 	mov.w	r0, #4294967295
 801cc30:	f7e4 fff9 	bl	8001c26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801cc34:	bf00      	nop
 801cc36:	3708      	adds	r7, #8
 801cc38:	46bd      	mov	sp, r7
 801cc3a:	bd80      	pop	{r7, pc}
 801cc3c:	40023800 	.word	0x40023800

0801cc40 <LTDC_IRQHandler>:
  * @brief  This function handles LTDC interrupt request.
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
 801cc40:	b580      	push	{r7, lr}
 801cc42:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hltdc_discovery);
 801cc44:	4802      	ldr	r0, [pc, #8]	; (801cc50 <LTDC_IRQHandler+0x10>)
 801cc46:	f7e9 f9d7 	bl	8005ff8 <HAL_LTDC_IRQHandler>
}
 801cc4a:	bf00      	nop
 801cc4c:	bd80      	pop	{r7, pc}
 801cc4e:	bf00      	nop
 801cc50:	20031cb8 	.word	0x20031cb8

0801cc54 <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 801cc54:	b480      	push	{r7}
 801cc56:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 801cc58:	bf00      	nop
 801cc5a:	46bd      	mov	sp, r7
 801cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc60:	4770      	bx	lr

0801cc62 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 801cc62:	b480      	push	{r7}
 801cc64:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 801cc66:	e7fe      	b.n	801cc66 <HardFault_Handler+0x4>

0801cc68 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 801cc68:	b480      	push	{r7}
 801cc6a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 801cc6c:	e7fe      	b.n	801cc6c <MemManage_Handler+0x4>

0801cc6e <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 801cc6e:	b480      	push	{r7}
 801cc70:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 801cc72:	e7fe      	b.n	801cc72 <BusFault_Handler+0x4>

0801cc74 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 801cc74:	b480      	push	{r7}
 801cc76:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 801cc78:	e7fe      	b.n	801cc78 <UsageFault_Handler+0x4>

0801cc7a <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 801cc7a:	b480      	push	{r7}
 801cc7c:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 801cc7e:	bf00      	nop
 801cc80:	46bd      	mov	sp, r7
 801cc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc86:	4770      	bx	lr

0801cc88 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 801cc88:	b480      	push	{r7}
 801cc8a:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 801cc8c:	bf00      	nop
 801cc8e:	46bd      	mov	sp, r7
 801cc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cc94:	4770      	bx	lr

0801cc96 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 801cc96:	b480      	push	{r7}
 801cc98:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 801cc9a:	bf00      	nop
 801cc9c:	46bd      	mov	sp, r7
 801cc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cca2:	4770      	bx	lr

0801cca4 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 801cca4:	b580      	push	{r7, lr}
 801cca6:	af00      	add	r7, sp, #0

	HAL_IncTick();
 801cca8:	f7e4 f978 	bl	8000f9c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 801ccac:	f7e5 f82a 	bl	8001d04 <HAL_SYSTICK_IRQHandler>

	//Systic function required for vision libs
	TimingDelay_Decrement();
 801ccb0:	f000 f95e 	bl	801cf70 <TimingDelay_Decrement>

}
 801ccb4:	bf00      	nop
 801ccb6:	bd80      	pop	{r7, pc}

0801ccb8 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 801ccb8:	b580      	push	{r7, lr}
 801ccba:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 801ccbc:	4802      	ldr	r0, [pc, #8]	; (801ccc8 <OTG_FS_IRQHandler+0x10>)
 801ccbe:	f7e7 f85b 	bl	8003d78 <HAL_HCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 801ccc2:	bf00      	nop
 801ccc4:	bd80      	pop	{r7, pc}
 801ccc6:	bf00      	nop
 801ccc8:	200319a0 	.word	0x200319a0

0801cccc <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 801cccc:	b580      	push	{r7, lr}
 801ccce:	b082      	sub	sp, #8
 801ccd0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_EXP1], UART_FLAG_RXNE) == true)
 801ccd2:	4b11      	ldr	r3, [pc, #68]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801ccd4:	681b      	ldr	r3, [r3, #0]
 801ccd6:	69db      	ldr	r3, [r3, #28]
 801ccd8:	f003 0320 	and.w	r3, r3, #32
 801ccdc:	2b20      	cmp	r3, #32
 801ccde:	d113      	bne.n	801cd08 <USART1_IRQHandler+0x3c>
	{
		uint8_t rx_byte = huartx[COM_EXP1].Instance->RDR;		//Load received byte into temporary buffer
 801cce0:	4b0d      	ldr	r3, [pc, #52]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801cce2:	681b      	ldr	r3, [r3, #0]
 801cce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cce6:	71fb      	strb	r3, [r7, #7]

 		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP1]); 		// Clear the buffer to prevent overrun
 801cce8:	4b0b      	ldr	r3, [pc, #44]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801ccea:	681b      	ldr	r3, [r3, #0]
 801ccec:	4a0a      	ldr	r2, [pc, #40]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801ccee:	6812      	ldr	r2, [r2, #0]
 801ccf0:	6992      	ldr	r2, [r2, #24]
 801ccf2:	f042 0208 	orr.w	r2, r2, #8
 801ccf6:	619a      	str	r2, [r3, #24]
 801ccf8:	4b07      	ldr	r3, [pc, #28]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801ccfa:	681b      	ldr	r3, [r3, #0]
 801ccfc:	4a06      	ldr	r2, [pc, #24]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801ccfe:	6812      	ldr	r2, [r2, #0]
 801cd00:	6992      	ldr	r2, [r2, #24]
 801cd02:	f042 0210 	orr.w	r2, r2, #16
 801cd06:	619a      	str	r2, [r3, #24]
	}

	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801cd08:	4803      	ldr	r0, [pc, #12]	; (801cd18 <USART1_IRQHandler+0x4c>)
 801cd0a:	f7ed fc73 	bl	800a5f4 <HAL_UART_IRQHandler>
	/* USER CODE END USART3_IRQn 0 */

	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801cd0e:	bf00      	nop
 801cd10:	3708      	adds	r7, #8
 801cd12:	46bd      	mov	sp, r7
 801cd14:	bd80      	pop	{r7, pc}
 801cd16:	bf00      	nop
 801cd18:	20032184 	.word	0x20032184

0801cd1c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 801cd1c:	b580      	push	{r7, lr}
 801cd1e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801cd20:	4802      	ldr	r0, [pc, #8]	; (801cd2c <USART3_IRQHandler+0x10>)
 801cd22:	f7ed fc67 	bl	800a5f4 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801cd26:	bf00      	nop
 801cd28:	bd80      	pop	{r7, pc}
 801cd2a:	bf00      	nop
 801cd2c:	20032184 	.word	0x20032184

0801cd30 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 801cd30:	b580      	push	{r7, lr}
 801cd32:	b082      	sub	sp, #8
 801cd34:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
 801cd36:	2035      	movs	r0, #53	; 0x35
 801cd38:	f7e4 ffb9 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_External], UART_FLAG_RXNE) == true)
 801cd3c:	4b13      	ldr	r3, [pc, #76]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd3e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801cd42:	69db      	ldr	r3, [r3, #28]
 801cd44:	f003 0320 	and.w	r3, r3, #32
 801cd48:	2b20      	cmp	r3, #32
 801cd4a:	d118      	bne.n	801cd7e <UART5_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[COM_External].Instance->RDR;		//Load received byte into temporary buffer
 801cd4c:	4b0f      	ldr	r3, [pc, #60]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd4e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801cd52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cd54:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]); // Clear the buffer to prevent overrun
 801cd56:	4b0d      	ldr	r3, [pc, #52]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd58:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801cd5c:	4a0b      	ldr	r2, [pc, #44]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd5e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801cd62:	6992      	ldr	r2, [r2, #24]
 801cd64:	f042 0208 	orr.w	r2, r2, #8
 801cd68:	619a      	str	r2, [r3, #24]
 801cd6a:	4b08      	ldr	r3, [pc, #32]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd6c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801cd70:	4a06      	ldr	r2, [pc, #24]	; (801cd8c <UART5_IRQHandler+0x5c>)
 801cd72:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801cd76:	6992      	ldr	r2, [r2, #24]
 801cd78:	f042 0210 	orr.w	r2, r2, #16
 801cd7c:	619a      	str	r2, [r3, #24]

	}

	//Handle UART service
	HAL_UART_IRQHandler(&huartx[COM_External]);
 801cd7e:	4804      	ldr	r0, [pc, #16]	; (801cd90 <UART5_IRQHandler+0x60>)
 801cd80:	f7ed fc38 	bl	800a5f4 <HAL_UART_IRQHandler>
}
 801cd84:	bf00      	nop
 801cd86:	3708      	adds	r7, #8
 801cd88:	46bd      	mov	sp, r7
 801cd8a:	bd80      	pop	{r7, pc}
 801cd8c:	20032184 	.word	0x20032184
 801cd90:	200322d4 	.word	0x200322d4

0801cd94 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 801cd94:	b580      	push	{r7, lr}
 801cd96:	af00      	add	r7, sp, #0
	//Check if DMA got expected bytes, if not then assume no card
//	if(__HAL_DMA_GET_FLAG(&hdma_uart5_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart5_rx)) != RESET)
//	{
//		HAL_NVIC_ClearPendingIRQ(DMA1_Stream0_IRQn);
		HAL_DMA_IRQHandler(&hdma_uart5_rx);
 801cd98:	4802      	ldr	r0, [pc, #8]	; (801cda4 <DMA1_Stream0_IRQHandler+0x10>)
 801cd9a:	f7e5 f9bf 	bl	800211c <HAL_DMA_IRQHandler>
//	}
}
 801cd9e:	bf00      	nop
 801cda0:	bd80      	pop	{r7, pc}
 801cda2:	bf00      	nop
 801cda4:	2003208c 	.word	0x2003208c

0801cda8 <CAN1_RX0_IRQHandler>:

/*
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 801cda8:	b580      	push	{r7, lr}
 801cdaa:	af00      	add	r7, sp, #0
	//Receive CAN message from CAN1 and process
	HAL_CAN_IRQHandler(&hcan1);
 801cdac:	4802      	ldr	r0, [pc, #8]	; (801cdb8 <CAN1_RX0_IRQHandler+0x10>)
 801cdae:	f7e4 fbfe 	bl	80015ae <HAL_CAN_IRQHandler>
}
 801cdb2:	bf00      	nop
 801cdb4:	bd80      	pop	{r7, pc}
 801cdb6:	bf00      	nop
 801cdb8:	2002158c 	.word	0x2002158c

0801cdbc <CAN2_RX0_IRQHandler>:

/*
* @brief This function handles CAN2 RX0 interrupt.
*/
void CAN2_RX0_IRQHandler(void)
{
 801cdbc:	b580      	push	{r7, lr}
 801cdbe:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan2);
 801cdc0:	4802      	ldr	r0, [pc, #8]	; (801cdcc <CAN2_RX0_IRQHandler+0x10>)
 801cdc2:	f7e4 fbf4 	bl	80015ae <HAL_CAN_IRQHandler>
}
 801cdc6:	bf00      	nop
 801cdc8:	bd80      	pop	{r7, pc}
 801cdca:	bf00      	nop
 801cdcc:	200213dc 	.word	0x200213dc

0801cdd0 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 801cdd0:	b580      	push	{r7, lr}
 801cdd2:	b082      	sub	sp, #8
 801cdd4:	af00      	add	r7, sp, #0

	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 801cdd6:	2047      	movs	r0, #71	; 0x47
 801cdd8:	f7e4 ff69 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>
	if(__HAL_UART_GET_FLAG(&huartx[4], UART_FLAG_RXNE) == 1)
 801cddc:	4b13      	ldr	r3, [pc, #76]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801cdde:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801cde2:	69db      	ldr	r3, [r3, #28]
 801cde4:	f003 0320 	and.w	r3, r3, #32
 801cde8:	2b20      	cmp	r3, #32
 801cdea:	d118      	bne.n	801ce1e <USART6_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[4].Instance->RDR;		//Load received byte into temporary buffer
 801cdec:	4b0f      	ldr	r3, [pc, #60]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801cdee:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801cdf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cdf4:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[4]); // Clear the buffer to prevent overrun
 801cdf6:	4b0d      	ldr	r3, [pc, #52]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801cdf8:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801cdfc:	4a0b      	ldr	r2, [pc, #44]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801cdfe:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801ce02:	6992      	ldr	r2, [r2, #24]
 801ce04:	f042 0208 	orr.w	r2, r2, #8
 801ce08:	619a      	str	r2, [r3, #24]
 801ce0a:	4b08      	ldr	r3, [pc, #32]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801ce0c:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801ce10:	4a06      	ldr	r2, [pc, #24]	; (801ce2c <USART6_IRQHandler+0x5c>)
 801ce12:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801ce16:	6992      	ldr	r2, [r2, #24]
 801ce18:	f042 0210 	orr.w	r2, r2, #16
 801ce1c:	619a      	str	r2, [r3, #24]

	}
	HAL_UART_IRQHandler(&huartx[4]);
 801ce1e:	4804      	ldr	r0, [pc, #16]	; (801ce30 <USART6_IRQHandler+0x60>)
 801ce20:	f7ed fbe8 	bl	800a5f4 <HAL_UART_IRQHandler>
}
 801ce24:	bf00      	nop
 801ce26:	3708      	adds	r7, #8
 801ce28:	46bd      	mov	sp, r7
 801ce2a:	bd80      	pop	{r7, pc}
 801ce2c:	20032184 	.word	0x20032184
 801ce30:	20032344 	.word	0x20032344

0801ce34 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 801ce34:	b580      	push	{r7, lr}
 801ce36:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_tx);
 801ce38:	4802      	ldr	r0, [pc, #8]	; (801ce44 <DMA2_Stream6_IRQHandler+0x10>)
 801ce3a:	f7e5 f96f 	bl	800211c <HAL_DMA_IRQHandler>
}
 801ce3e:	bf00      	nop
 801ce40:	bd80      	pop	{r7, pc}
 801ce42:	bf00      	nop
 801ce44:	20031eac 	.word	0x20031eac

0801ce48 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 801ce48:	b580      	push	{r7, lr}
 801ce4a:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_rx);
 801ce4c:	4802      	ldr	r0, [pc, #8]	; (801ce58 <DMA2_Stream2_IRQHandler+0x10>)
 801ce4e:	f7e5 f965 	bl	800211c <HAL_DMA_IRQHandler>
}
 801ce52:	bf00      	nop
 801ce54:	bd80      	pop	{r7, pc}
 801ce56:	bf00      	nop
 801ce58:	20031fcc 	.word	0x20031fcc

0801ce5c <TIM3_IRQHandler>:

/**
 * @brief This function handles Timer 3 global interrupt.
 */
void TIM3_IRQHandler (void)
{
 801ce5c:	b580      	push	{r7, lr}
 801ce5e:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 801ce60:	4805      	ldr	r0, [pc, #20]	; (801ce78 <TIM3_IRQHandler+0x1c>)
 801ce62:	f7ec fa61 	bl	8009328 <HAL_TIM_IRQHandler>
	TIM3_Stop();
 801ce66:	f7fd f92b 	bl	801a0c0 <TIM3_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 801ce6a:	4b04      	ldr	r3, [pc, #16]	; (801ce7c <TIM3_IRQHandler+0x20>)
 801ce6c:	2201      	movs	r2, #1
 801ce6e:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM3_Start();
 801ce70:	f7fd f930 	bl	801a0d4 <TIM3_Start>
}
 801ce74:	bf00      	nop
 801ce76:	bd80      	pop	{r7, pc}
 801ce78:	20031554 	.word	0x20031554
 801ce7c:	200212f8 	.word	0x200212f8

0801ce80 <TIM4_IRQHandler>:

/**
 * @brief This function handles Timer 4 global interrupt.
 */
void TIM4_IRQHandler (void)
{
 801ce80:	b580      	push	{r7, lr}
 801ce82:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 801ce84:	4805      	ldr	r0, [pc, #20]	; (801ce9c <TIM4_IRQHandler+0x1c>)
 801ce86:	f7ec fa4f 	bl	8009328 <HAL_TIM_IRQHandler>
	TIM4_Stop();
 801ce8a:	f7fd f92d 	bl	801a0e8 <TIM4_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 801ce8e:	4b04      	ldr	r3, [pc, #16]	; (801cea0 <TIM4_IRQHandler+0x20>)
 801ce90:	2201      	movs	r2, #1
 801ce92:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM4_Start();
 801ce94:	f7fd f932 	bl	801a0fc <TIM4_Start>
}
 801ce98:	bf00      	nop
 801ce9a:	bd80      	pop	{r7, pc}
 801ce9c:	20031554 	.word	0x20031554
 801cea0:	200212f8 	.word	0x200212f8

0801cea4 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801cea4:	b480      	push	{r7}
 801cea6:	b083      	sub	sp, #12
 801cea8:	af00      	add	r7, sp, #0
 801ceaa:	6078      	str	r0, [r7, #4]
	{
		//debug = Config_RX_Buffer[0];

	}

	__HAL_UART_FLUSH_DRREGISTER(huart); // Clear the buffer to prevent overrun
 801ceac:	687b      	ldr	r3, [r7, #4]
 801ceae:	681b      	ldr	r3, [r3, #0]
 801ceb0:	687a      	ldr	r2, [r7, #4]
 801ceb2:	6812      	ldr	r2, [r2, #0]
 801ceb4:	6992      	ldr	r2, [r2, #24]
 801ceb6:	f042 0208 	orr.w	r2, r2, #8
 801ceba:	619a      	str	r2, [r3, #24]
 801cebc:	687b      	ldr	r3, [r7, #4]
 801cebe:	681b      	ldr	r3, [r3, #0]
 801cec0:	687a      	ldr	r2, [r7, #4]
 801cec2:	6812      	ldr	r2, [r2, #0]
 801cec4:	6992      	ldr	r2, [r2, #24]
 801cec6:	f042 0210 	orr.w	r2, r2, #16
 801ceca:	619a      	str	r2, [r3, #24]
}
 801cecc:	bf00      	nop
 801cece:	370c      	adds	r7, #12
 801ced0:	46bd      	mov	sp, r7
 801ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ced6:	4770      	bx	lr

0801ced8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 801ced8:	b480      	push	{r7}
 801ceda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 801cedc:	4a15      	ldr	r2, [pc, #84]	; (801cf34 <SystemInit+0x5c>)
 801cede:	4b15      	ldr	r3, [pc, #84]	; (801cf34 <SystemInit+0x5c>)
 801cee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801cee4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801cee8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 801ceec:	4a12      	ldr	r2, [pc, #72]	; (801cf38 <SystemInit+0x60>)
 801ceee:	4b12      	ldr	r3, [pc, #72]	; (801cf38 <SystemInit+0x60>)
 801cef0:	681b      	ldr	r3, [r3, #0]
 801cef2:	f043 0301 	orr.w	r3, r3, #1
 801cef6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 801cef8:	4b0f      	ldr	r3, [pc, #60]	; (801cf38 <SystemInit+0x60>)
 801cefa:	2200      	movs	r2, #0
 801cefc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801cefe:	490e      	ldr	r1, [pc, #56]	; (801cf38 <SystemInit+0x60>)
 801cf00:	4b0d      	ldr	r3, [pc, #52]	; (801cf38 <SystemInit+0x60>)
 801cf02:	681a      	ldr	r2, [r3, #0]
 801cf04:	4b0d      	ldr	r3, [pc, #52]	; (801cf3c <SystemInit+0x64>)
 801cf06:	4013      	ands	r3, r2
 801cf08:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 801cf0a:	4b0b      	ldr	r3, [pc, #44]	; (801cf38 <SystemInit+0x60>)
 801cf0c:	4a0c      	ldr	r2, [pc, #48]	; (801cf40 <SystemInit+0x68>)
 801cf0e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801cf10:	4a09      	ldr	r2, [pc, #36]	; (801cf38 <SystemInit+0x60>)
 801cf12:	4b09      	ldr	r3, [pc, #36]	; (801cf38 <SystemInit+0x60>)
 801cf14:	681b      	ldr	r3, [r3, #0]
 801cf16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801cf1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 801cf1c:	4b06      	ldr	r3, [pc, #24]	; (801cf38 <SystemInit+0x60>)
 801cf1e:	2200      	movs	r2, #0
 801cf20:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801cf22:	4b04      	ldr	r3, [pc, #16]	; (801cf34 <SystemInit+0x5c>)
 801cf24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801cf28:	609a      	str	r2, [r3, #8]
#endif
}
 801cf2a:	bf00      	nop
 801cf2c:	46bd      	mov	sp, r7
 801cf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf32:	4770      	bx	lr
 801cf34:	e000ed00 	.word	0xe000ed00
 801cf38:	40023800 	.word	0x40023800
 801cf3c:	fef6ffff 	.word	0xfef6ffff
 801cf40:	24003010 	.word	0x24003010

0801cf44 <Delay>:

int status_timout = 0;
uint32_t systic = 0;

void Delay(uint32_t nTime)
{
 801cf44:	b580      	push	{r7, lr}
 801cf46:	b084      	sub	sp, #16
 801cf48:	af00      	add	r7, sp, #0
 801cf4a:	6078      	str	r0, [r7, #4]
	uint32_t TimingDelay = time_now() + nTime;
 801cf4c:	f000 f81e 	bl	801cf8c <time_now>
 801cf50:	4602      	mov	r2, r0
 801cf52:	687b      	ldr	r3, [r7, #4]
 801cf54:	4413      	add	r3, r2
 801cf56:	60fb      	str	r3, [r7, #12]
	while(time_now() < TimingDelay)
 801cf58:	bf00      	nop
 801cf5a:	f000 f817 	bl	801cf8c <time_now>
 801cf5e:	4602      	mov	r2, r0
 801cf60:	68fb      	ldr	r3, [r7, #12]
 801cf62:	429a      	cmp	r2, r3
 801cf64:	d3f9      	bcc.n	801cf5a <Delay+0x16>
	{	
//		__WFI();
	}
}
 801cf66:	bf00      	nop
 801cf68:	3710      	adds	r7, #16
 801cf6a:	46bd      	mov	sp, r7
 801cf6c:	bd80      	pop	{r7, pc}
	...

0801cf70 <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{	
 801cf70:	b480      	push	{r7}
 801cf72:	af00      	add	r7, sp, #0
	systic++;		// systic for the state machines.
 801cf74:	4b04      	ldr	r3, [pc, #16]	; (801cf88 <TimingDelay_Decrement+0x18>)
 801cf76:	681b      	ldr	r3, [r3, #0]
 801cf78:	3301      	adds	r3, #1
 801cf7a:	4a03      	ldr	r2, [pc, #12]	; (801cf88 <TimingDelay_Decrement+0x18>)
 801cf7c:	6013      	str	r3, [r2, #0]
#ifdef LF_TX_Capable
	LF_send_bits();
#endif
}
 801cf7e:	bf00      	nop
 801cf80:	46bd      	mov	sp, r7
 801cf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf86:	4770      	bx	lr
 801cf88:	20020b74 	.word	0x20020b74

0801cf8c <time_now>:
		j = 0;
	}
}

uint32_t time_now(void)
{
 801cf8c:	b480      	push	{r7}
 801cf8e:	af00      	add	r7, sp, #0
	return systic;
 801cf90:	4b03      	ldr	r3, [pc, #12]	; (801cfa0 <time_now+0x14>)
 801cf92:	681b      	ldr	r3, [r3, #0]
}
 801cf94:	4618      	mov	r0, r3
 801cf96:	46bd      	mov	sp, r7
 801cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf9c:	4770      	bx	lr
 801cf9e:	bf00      	nop
 801cfa0:	20020b74 	.word	0x20020b74

0801cfa4 <time_since>:

uint32_t time_since(uint32_t time)
{
 801cfa4:	b480      	push	{r7}
 801cfa6:	b083      	sub	sp, #12
 801cfa8:	af00      	add	r7, sp, #0
 801cfaa:	6078      	str	r0, [r7, #4]
	return (uint32_t) MAX((int32_t)systic - (int32_t)time, 0);	
 801cfac:	4b06      	ldr	r3, [pc, #24]	; (801cfc8 <time_since+0x24>)
 801cfae:	681b      	ldr	r3, [r3, #0]
 801cfb0:	461a      	mov	r2, r3
 801cfb2:	687b      	ldr	r3, [r7, #4]
 801cfb4:	1ad3      	subs	r3, r2, r3
 801cfb6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
}
 801cfba:	4618      	mov	r0, r3
 801cfbc:	370c      	adds	r7, #12
 801cfbe:	46bd      	mov	sp, r7
 801cfc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfc4:	4770      	bx	lr
 801cfc6:	bf00      	nop
 801cfc8:	20020b74 	.word	0x20020b74

0801cfcc <parse_message_UID>:
 */

#include "MasterTagReader.h"

inline uint32_t parse_message_UID(uint8_t* data)
{
 801cfcc:	b480      	push	{r7}
 801cfce:	b083      	sub	sp, #12
 801cfd0:	af00      	add	r7, sp, #0
 801cfd2:	6078      	str	r0, [r7, #4]
	return *(uint32_t*) (data + 1 );
 801cfd4:	687b      	ldr	r3, [r7, #4]
 801cfd6:	f8d3 3001 	ldr.w	r3, [r3, #1]
}
 801cfda:	4618      	mov	r0, r3
 801cfdc:	370c      	adds	r7, #12
 801cfde:	46bd      	mov	sp, r7
 801cfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfe4:	4770      	bx	lr
	...

0801cfe8 <parse_message_into_TAG>:

void parse_message_into_TAG(_Transpondert* T, uint8_t* data, int len)
{
 801cfe8:	b580      	push	{r7, lr}
 801cfea:	b084      	sub	sp, #16
 801cfec:	af00      	add	r7, sp, #0
 801cfee:	60f8      	str	r0, [r7, #12]
 801cff0:	60b9      	str	r1, [r7, #8]
 801cff2:	607a      	str	r2, [r7, #4]
	T->UID = parse_message_UID(data);
 801cff4:	68b8      	ldr	r0, [r7, #8]
 801cff6:	f7ff ffe9 	bl	801cfcc <parse_message_UID>
 801cffa:	4602      	mov	r2, r0
 801cffc:	68fb      	ldr	r3, [r7, #12]
 801cffe:	601a      	str	r2, [r3, #0]

	if (len == 8)
 801d000:	687b      	ldr	r3, [r7, #4]
 801d002:	2b08      	cmp	r3, #8
 801d004:	d166      	bne.n	801d0d4 <parse_message_into_TAG+0xec>
	{
		if (data[0] == 'p') // shortened tag poll response
 801d006:	68bb      	ldr	r3, [r7, #8]
 801d008:	781b      	ldrb	r3, [r3, #0]
 801d00a:	2b70      	cmp	r3, #112	; 0x70
 801d00c:	d11f      	bne.n	801d04e <parse_message_into_TAG+0x66>
		{
			T->type = data[5];
 801d00e:	68bb      	ldr	r3, [r7, #8]
 801d010:	795a      	ldrb	r2, [r3, #5]
 801d012:	68fb      	ldr	r3, [r7, #12]
 801d014:	711a      	strb	r2, [r3, #4]
			T->last_seen = time_now() + data[6] * 1000;
 801d016:	f7ff ffb9 	bl	801cf8c <time_now>
 801d01a:	4602      	mov	r2, r0
 801d01c:	68bb      	ldr	r3, [r7, #8]
 801d01e:	3306      	adds	r3, #6
 801d020:	781b      	ldrb	r3, [r3, #0]
 801d022:	4619      	mov	r1, r3
 801d024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801d028:	fb03 f301 	mul.w	r3, r3, r1
 801d02c:	441a      	add	r2, r3
 801d02e:	68fb      	ldr	r3, [r7, #12]
 801d030:	60da      	str	r2, [r3, #12]
			T->kind = data[7];
 801d032:	68bb      	ldr	r3, [r7, #8]
 801d034:	3307      	adds	r3, #7
 801d036:	781a      	ldrb	r2, [r3, #0]
 801d038:	68fb      	ldr	r3, [r7, #12]
 801d03a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			T->LF.RSSI = -1;
 801d03e:	68fb      	ldr	r3, [r7, #12]
 801d040:	22ff      	movs	r2, #255	; 0xff
 801d042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->Dist = 0;
 801d046:	68fb      	ldr	r3, [r7, #12]
 801d048:	2200      	movs	r2, #0
 801d04a:	83da      	strh	r2, [r3, #30]
				strncpy(T->name, (char*)&data[58], MIN(STR_MAX, len-58));
			}
#endif
		}
	}
}
 801d04c:	e179      	b.n	801d342 <parse_message_into_TAG+0x35a>
		else if (data[0] == 1) // shortened auto-forward rf ping
 801d04e:	68bb      	ldr	r3, [r7, #8]
 801d050:	781b      	ldrb	r3, [r3, #0]
 801d052:	2b01      	cmp	r3, #1
 801d054:	d11a      	bne.n	801d08c <parse_message_into_TAG+0xa4>
			T->type = data[5];
 801d056:	68bb      	ldr	r3, [r7, #8]
 801d058:	795a      	ldrb	r2, [r3, #5]
 801d05a:	68fb      	ldr	r3, [r7, #12]
 801d05c:	711a      	strb	r2, [r3, #4]
			T->rssi = data[6];
 801d05e:	68bb      	ldr	r3, [r7, #8]
 801d060:	799a      	ldrb	r2, [r3, #6]
 801d062:	68fb      	ldr	r3, [r7, #12]
 801d064:	71da      	strb	r2, [r3, #7]
			T->last_seen = time_now();
 801d066:	f7ff ff91 	bl	801cf8c <time_now>
 801d06a:	4602      	mov	r2, r0
 801d06c:	68fb      	ldr	r3, [r7, #12]
 801d06e:	60da      	str	r2, [r3, #12]
			T->kind = data[7];
 801d070:	68bb      	ldr	r3, [r7, #8]
 801d072:	3307      	adds	r3, #7
 801d074:	781a      	ldrb	r2, [r3, #0]
 801d076:	68fb      	ldr	r3, [r7, #12]
 801d078:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			T->LF.RSSI = -1;
 801d07c:	68fb      	ldr	r3, [r7, #12]
 801d07e:	22ff      	movs	r2, #255	; 0xff
 801d080:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->Dist = 0;
 801d084:	68fb      	ldr	r3, [r7, #12]
 801d086:	2200      	movs	r2, #0
 801d088:	83da      	strh	r2, [r3, #30]
}
 801d08a:	e15a      	b.n	801d342 <parse_message_into_TAG+0x35a>
		else if (data[0] == 2) // shortened auto-forward lf response
 801d08c:	68bb      	ldr	r3, [r7, #8]
 801d08e:	781b      	ldrb	r3, [r3, #0]
 801d090:	2b02      	cmp	r3, #2
 801d092:	f040 8156 	bne.w	801d342 <parse_message_into_TAG+0x35a>
			T->type = data[5];
 801d096:	68bb      	ldr	r3, [r7, #8]
 801d098:	795a      	ldrb	r2, [r3, #5]
 801d09a:	68fb      	ldr	r3, [r7, #12]
 801d09c:	711a      	strb	r2, [r3, #4]
			T->LF.RSSI = data[6];
 801d09e:	68bb      	ldr	r3, [r7, #8]
 801d0a0:	3306      	adds	r3, #6
 801d0a2:	781b      	ldrb	r3, [r3, #0]
 801d0a4:	b25a      	sxtb	r2, r3
 801d0a6:	68fb      	ldr	r3, [r7, #12]
 801d0a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->LF.last_LF = time_now();
 801d0ac:	f7ff ff6e 	bl	801cf8c <time_now>
 801d0b0:	4602      	mov	r2, r0
 801d0b2:	68fb      	ldr	r3, [r7, #12]
 801d0b4:	62da      	str	r2, [r3, #44]	; 0x2c
			T->LF.SlaveID = (data[7] & 0x0F);
 801d0b6:	68bb      	ldr	r3, [r7, #8]
 801d0b8:	3307      	adds	r3, #7
 801d0ba:	781b      	ldrb	r3, [r3, #0]
 801d0bc:	f003 030f 	and.w	r3, r3, #15
 801d0c0:	b2da      	uxtb	r2, r3
 801d0c2:	68fb      	ldr	r3, [r7, #12]
 801d0c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			T->last_seen = time_now();
 801d0c8:	f7ff ff60 	bl	801cf8c <time_now>
 801d0cc:	4602      	mov	r2, r0
 801d0ce:	68fb      	ldr	r3, [r7, #12]
 801d0d0:	60da      	str	r2, [r3, #12]
}
 801d0d2:	e136      	b.n	801d342 <parse_message_into_TAG+0x35a>
	else if (len >= 20)
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	2b13      	cmp	r3, #19
 801d0d8:	f340 8133 	ble.w	801d342 <parse_message_into_TAG+0x35a>
		T->type = data[5];
 801d0dc:	68bb      	ldr	r3, [r7, #8]
 801d0de:	795a      	ldrb	r2, [r3, #5]
 801d0e0:	68fb      	ldr	r3, [r7, #12]
 801d0e2:	711a      	strb	r2, [r3, #4]
		T->volts = data[6];
 801d0e4:	68bb      	ldr	r3, [r7, #8]
 801d0e6:	799a      	ldrb	r2, [r3, #6]
 801d0e8:	68fb      	ldr	r3, [r7, #12]
 801d0ea:	721a      	strb	r2, [r3, #8]
		T->last_seen = MAX((long )time_now() - data[7] * 1000, 0);
 801d0ec:	f7ff ff4e 	bl	801cf8c <time_now>
 801d0f0:	4603      	mov	r3, r0
 801d0f2:	461a      	mov	r2, r3
 801d0f4:	68bb      	ldr	r3, [r7, #8]
 801d0f6:	3307      	adds	r3, #7
 801d0f8:	781b      	ldrb	r3, [r3, #0]
 801d0fa:	4619      	mov	r1, r3
 801d0fc:	4b93      	ldr	r3, [pc, #588]	; (801d34c <parse_message_into_TAG+0x364>)
 801d0fe:	fb03 f301 	mul.w	r3, r3, r1
 801d102:	4413      	add	r3, r2
 801d104:	2b00      	cmp	r3, #0
 801d106:	dd0d      	ble.n	801d124 <parse_message_into_TAG+0x13c>
 801d108:	f7ff ff40 	bl	801cf8c <time_now>
 801d10c:	4603      	mov	r3, r0
 801d10e:	461a      	mov	r2, r3
 801d110:	68bb      	ldr	r3, [r7, #8]
 801d112:	3307      	adds	r3, #7
 801d114:	781b      	ldrb	r3, [r3, #0]
 801d116:	4619      	mov	r1, r3
 801d118:	4b8c      	ldr	r3, [pc, #560]	; (801d34c <parse_message_into_TAG+0x364>)
 801d11a:	fb03 f301 	mul.w	r3, r3, r1
 801d11e:	4413      	add	r3, r2
 801d120:	461a      	mov	r2, r3
 801d122:	e000      	b.n	801d126 <parse_message_into_TAG+0x13e>
 801d124:	2200      	movs	r2, #0
 801d126:	68fb      	ldr	r3, [r7, #12]
 801d128:	60da      	str	r2, [r3, #12]
		T->kind = data[8];
 801d12a:	68bb      	ldr	r3, [r7, #8]
 801d12c:	3308      	adds	r3, #8
 801d12e:	781a      	ldrb	r2, [r3, #0]
 801d130:	68fb      	ldr	r3, [r7, #12]
 801d132:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		T->status = data[9];
 801d136:	68bb      	ldr	r3, [r7, #8]
 801d138:	7a5a      	ldrb	r2, [r3, #9]
 801d13a:	68fb      	ldr	r3, [r7, #12]
 801d13c:	719a      	strb	r2, [r3, #6]
		T->VehicleID = *(uint32_t*) (data + 10);
 801d13e:	68bb      	ldr	r3, [r7, #8]
 801d140:	f8d3 200a 	ldr.w	r2, [r3, #10]
 801d144:	68fb      	ldr	r3, [r7, #12]
 801d146:	611a      	str	r2, [r3, #16]
		T->SlaveID = data[14];
 801d148:	68bb      	ldr	r3, [r7, #8]
 801d14a:	7b9a      	ldrb	r2, [r3, #14]
 801d14c:	68fb      	ldr	r3, [r7, #12]
 801d14e:	725a      	strb	r2, [r3, #9]
		T->LF.VehicleID = *(uint16_t*) (data + 15);
 801d150:	68bb      	ldr	r3, [r7, #8]
 801d152:	330f      	adds	r3, #15
 801d154:	881b      	ldrh	r3, [r3, #0]
 801d156:	461a      	mov	r2, r3
 801d158:	68fb      	ldr	r3, [r7, #12]
 801d15a:	629a      	str	r2, [r3, #40]	; 0x28
		T->LF.SlaveID = data[17];
 801d15c:	68bb      	ldr	r3, [r7, #8]
 801d15e:	7c5a      	ldrb	r2, [r3, #17]
 801d160:	68fb      	ldr	r3, [r7, #12]
 801d162:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		T->rssi = data[18];
 801d166:	68bb      	ldr	r3, [r7, #8]
 801d168:	7c9a      	ldrb	r2, [r3, #18]
 801d16a:	68fb      	ldr	r3, [r7, #12]
 801d16c:	71da      	strb	r2, [r3, #7]
		T->LF.RSSI = data[19];
 801d16e:	68bb      	ldr	r3, [r7, #8]
 801d170:	3313      	adds	r3, #19
 801d172:	781b      	ldrb	r3, [r3, #0]
 801d174:	b25a      	sxtb	r2, r3
 801d176:	68fb      	ldr	r3, [r7, #12]
 801d178:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		T->group = data[20];
 801d17c:	68bb      	ldr	r3, [r7, #8]
 801d17e:	7d1a      	ldrb	r2, [r3, #20]
 801d180:	68fb      	ldr	r3, [r7, #12]
 801d182:	715a      	strb	r2, [r3, #5]
		if (T->kind == Ranging)
 801d184:	68fb      	ldr	r3, [r7, #12]
 801d186:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d18a:	2b02      	cmp	r3, #2
 801d18c:	d127      	bne.n	801d1de <parse_message_into_TAG+0x1f6>
			T->Dist = *(uint16_t*) (data + 21);
 801d18e:	68bb      	ldr	r3, [r7, #8]
 801d190:	3315      	adds	r3, #21
 801d192:	881b      	ldrh	r3, [r3, #0]
 801d194:	b21a      	sxth	r2, r3
 801d196:	68fb      	ldr	r3, [r7, #12]
 801d198:	83da      	strh	r2, [r3, #30]
			T->last_ranged = MAX((long )time_now() - data[21] * 1000, 0);
 801d19a:	f7ff fef7 	bl	801cf8c <time_now>
 801d19e:	4603      	mov	r3, r0
 801d1a0:	461a      	mov	r2, r3
 801d1a2:	68bb      	ldr	r3, [r7, #8]
 801d1a4:	3315      	adds	r3, #21
 801d1a6:	781b      	ldrb	r3, [r3, #0]
 801d1a8:	4619      	mov	r1, r3
 801d1aa:	4b68      	ldr	r3, [pc, #416]	; (801d34c <parse_message_into_TAG+0x364>)
 801d1ac:	fb03 f301 	mul.w	r3, r3, r1
 801d1b0:	4413      	add	r3, r2
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	dd0d      	ble.n	801d1d2 <parse_message_into_TAG+0x1ea>
 801d1b6:	f7ff fee9 	bl	801cf8c <time_now>
 801d1ba:	4603      	mov	r3, r0
 801d1bc:	461a      	mov	r2, r3
 801d1be:	68bb      	ldr	r3, [r7, #8]
 801d1c0:	3315      	adds	r3, #21
 801d1c2:	781b      	ldrb	r3, [r3, #0]
 801d1c4:	4619      	mov	r1, r3
 801d1c6:	4b61      	ldr	r3, [pc, #388]	; (801d34c <parse_message_into_TAG+0x364>)
 801d1c8:	fb03 f301 	mul.w	r3, r3, r1
 801d1cc:	4413      	add	r3, r2
 801d1ce:	461a      	mov	r2, r3
 801d1d0:	e000      	b.n	801d1d4 <parse_message_into_TAG+0x1ec>
 801d1d2:	2200      	movs	r2, #0
 801d1d4:	68fb      	ldr	r3, [r7, #12]
 801d1d6:	619a      	str	r2, [r3, #24]
			T->rssi = 0;
 801d1d8:	68fb      	ldr	r3, [r7, #12]
 801d1da:	2200      	movs	r2, #0
 801d1dc:	71da      	strb	r2, [r3, #7]
		T->LF.last_LF = MAX((long )time_now() - data[21] * 1000, 0);
 801d1de:	f7ff fed5 	bl	801cf8c <time_now>
 801d1e2:	4603      	mov	r3, r0
 801d1e4:	461a      	mov	r2, r3
 801d1e6:	68bb      	ldr	r3, [r7, #8]
 801d1e8:	3315      	adds	r3, #21
 801d1ea:	781b      	ldrb	r3, [r3, #0]
 801d1ec:	4619      	mov	r1, r3
 801d1ee:	4b57      	ldr	r3, [pc, #348]	; (801d34c <parse_message_into_TAG+0x364>)
 801d1f0:	fb03 f301 	mul.w	r3, r3, r1
 801d1f4:	4413      	add	r3, r2
 801d1f6:	2b00      	cmp	r3, #0
 801d1f8:	dd0d      	ble.n	801d216 <parse_message_into_TAG+0x22e>
 801d1fa:	f7ff fec7 	bl	801cf8c <time_now>
 801d1fe:	4603      	mov	r3, r0
 801d200:	461a      	mov	r2, r3
 801d202:	68bb      	ldr	r3, [r7, #8]
 801d204:	3315      	adds	r3, #21
 801d206:	781b      	ldrb	r3, [r3, #0]
 801d208:	4619      	mov	r1, r3
 801d20a:	4b50      	ldr	r3, [pc, #320]	; (801d34c <parse_message_into_TAG+0x364>)
 801d20c:	fb03 f301 	mul.w	r3, r3, r1
 801d210:	4413      	add	r3, r2
 801d212:	461a      	mov	r2, r3
 801d214:	e000      	b.n	801d218 <parse_message_into_TAG+0x230>
 801d216:	2200      	movs	r2, #0
 801d218:	68fb      	ldr	r3, [r7, #12]
 801d21a:	62da      	str	r2, [r3, #44]	; 0x2c
		T->FirmwareRev = 0x7F & data[22];
 801d21c:	68bb      	ldr	r3, [r7, #8]
 801d21e:	3316      	adds	r3, #22
 801d220:	781b      	ldrb	r3, [r3, #0]
 801d222:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d226:	b2da      	uxtb	r2, r3
 801d228:	68fb      	ldr	r3, [r7, #12]
 801d22a:	f883 2020 	strb.w	r2, [r3, #32]
		T->ManTagAck = data[23];
 801d22e:	68bb      	ldr	r3, [r7, #8]
 801d230:	7dda      	ldrb	r2, [r3, #23]
 801d232:	68fb      	ldr	r3, [r7, #12]
 801d234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		T->Reverse = data[24];
 801d238:	68bb      	ldr	r3, [r7, #8]
 801d23a:	7e1a      	ldrb	r2, [r3, #24]
 801d23c:	68fb      	ldr	r3, [r7, #12]
 801d23e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		T->V_lenght = data[25];
 801d242:	68bb      	ldr	r3, [r7, #8]
 801d244:	7e5a      	ldrb	r2, [r3, #25]
 801d246:	68fb      	ldr	r3, [r7, #12]
 801d248:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
		T->V_Width = data[26];
 801d24c:	68bb      	ldr	r3, [r7, #8]
 801d24e:	7e9a      	ldrb	r2, [r3, #26]
 801d250:	68fb      	ldr	r3, [r7, #12]
 801d252:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		T->Stopping_dist = data[27];
 801d256:	68bb      	ldr	r3, [r7, #8]
 801d258:	7eda      	ldrb	r2, [r3, #27]
 801d25a:	68fb      	ldr	r3, [r7, #12]
 801d25c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (T->kind == Pulse)
 801d260:	68fb      	ldr	r3, [r7, #12]
 801d262:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d266:	2b03      	cmp	r3, #3
 801d268:	d11f      	bne.n	801d2aa <parse_message_into_TAG+0x2c2>
			if (data[21] != 0xFF)
 801d26a:	68bb      	ldr	r3, [r7, #8]
 801d26c:	3315      	adds	r3, #21
 801d26e:	781b      	ldrb	r3, [r3, #0]
 801d270:	2bff      	cmp	r3, #255	; 0xff
 801d272:	d009      	beq.n	801d288 <parse_message_into_TAG+0x2a0>
				T->LF.RSSI++;
 801d274:	68fb      	ldr	r3, [r7, #12]
 801d276:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 801d27a:	b2db      	uxtb	r3, r3
 801d27c:	3301      	adds	r3, #1
 801d27e:	b2db      	uxtb	r3, r3
 801d280:	b25a      	sxtb	r2, r3
 801d282:	68fb      	ldr	r3, [r7, #12]
 801d284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			if(len > 28)
 801d288:	687b      	ldr	r3, [r7, #4]
 801d28a:	2b1c      	cmp	r3, #28
 801d28c:	dd0d      	ble.n	801d2aa <parse_message_into_TAG+0x2c2>
				strncpy(T->name, (char*)&data[28], MIN(STR_MAX, len-28));
 801d28e:	68fb      	ldr	r3, [r7, #12]
 801d290:	f103 0055 	add.w	r0, r3, #85	; 0x55
 801d294:	68bb      	ldr	r3, [r7, #8]
 801d296:	f103 011c 	add.w	r1, r3, #28
 801d29a:	687b      	ldr	r3, [r7, #4]
 801d29c:	3b1c      	subs	r3, #28
 801d29e:	2b0f      	cmp	r3, #15
 801d2a0:	bfa8      	it	ge
 801d2a2:	230f      	movge	r3, #15
 801d2a4:	461a      	mov	r2, r3
 801d2a6:	f001 f834 	bl	801e312 <strncpy>
		if (T->kind == Pulse_GPS)
 801d2aa:	68fb      	ldr	r3, [r7, #12]
 801d2ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d2b0:	2b05      	cmp	r3, #5
 801d2b2:	d146      	bne.n	801d342 <parse_message_into_TAG+0x35a>
			memcpy(&T->GPS_Data.Longitude, data + 28, 4);
 801d2b4:	68fb      	ldr	r3, [r7, #12]
 801d2b6:	3330      	adds	r3, #48	; 0x30
 801d2b8:	68ba      	ldr	r2, [r7, #8]
 801d2ba:	321c      	adds	r2, #28
 801d2bc:	6812      	ldr	r2, [r2, #0]
 801d2be:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.Latitude, data + 32, 4);
 801d2c0:	68fb      	ldr	r3, [r7, #12]
 801d2c2:	3334      	adds	r3, #52	; 0x34
 801d2c4:	68ba      	ldr	r2, [r7, #8]
 801d2c6:	3220      	adds	r2, #32
 801d2c8:	6812      	ldr	r2, [r2, #0]
 801d2ca:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.VerticalAccuracy, data + 36, 4);
 801d2cc:	68fb      	ldr	r3, [r7, #12]
 801d2ce:	3340      	adds	r3, #64	; 0x40
 801d2d0:	68ba      	ldr	r2, [r7, #8]
 801d2d2:	3224      	adds	r2, #36	; 0x24
 801d2d4:	6812      	ldr	r2, [r2, #0]
 801d2d6:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.HorizontalAccuracy, data + 40, 4);
 801d2d8:	68fb      	ldr	r3, [r7, #12]
 801d2da:	333c      	adds	r3, #60	; 0x3c
 801d2dc:	68ba      	ldr	r2, [r7, #8]
 801d2de:	3228      	adds	r2, #40	; 0x28
 801d2e0:	6812      	ldr	r2, [r2, #0]
 801d2e2:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.Speed, data + 44, 4);
 801d2e4:	68fb      	ldr	r3, [r7, #12]
 801d2e6:	3344      	adds	r3, #68	; 0x44
 801d2e8:	68ba      	ldr	r2, [r7, #8]
 801d2ea:	322c      	adds	r2, #44	; 0x2c
 801d2ec:	6812      	ldr	r2, [r2, #0]
 801d2ee:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.HeadingVehicle, data + 48, 4);
 801d2f0:	68fb      	ldr	r3, [r7, #12]
 801d2f2:	3348      	adds	r3, #72	; 0x48
 801d2f4:	68ba      	ldr	r2, [r7, #8]
 801d2f6:	3230      	adds	r2, #48	; 0x30
 801d2f8:	6812      	ldr	r2, [r2, #0]
 801d2fa:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.FixType, data + 52, 1);
 801d2fc:	68fb      	ldr	r3, [r7, #12]
 801d2fe:	334c      	adds	r3, #76	; 0x4c
 801d300:	68ba      	ldr	r2, [r7, #8]
 801d302:	3234      	adds	r2, #52	; 0x34
 801d304:	7812      	ldrb	r2, [r2, #0]
 801d306:	701a      	strb	r2, [r3, #0]
			memcpy(&T->GPS_Data.FixAge, data + 53, 1);
 801d308:	68fb      	ldr	r3, [r7, #12]
 801d30a:	334d      	adds	r3, #77	; 0x4d
 801d30c:	68ba      	ldr	r2, [r7, #8]
 801d30e:	3235      	adds	r2, #53	; 0x35
 801d310:	7812      	ldrb	r2, [r2, #0]
 801d312:	701a      	strb	r2, [r3, #0]
			memcpy(&T->GPS_Data.SeaLevel, data + 54, 4);
 801d314:	68fb      	ldr	r3, [r7, #12]
 801d316:	3338      	adds	r3, #56	; 0x38
 801d318:	68ba      	ldr	r2, [r7, #8]
 801d31a:	3236      	adds	r2, #54	; 0x36
 801d31c:	6812      	ldr	r2, [r2, #0]
 801d31e:	601a      	str	r2, [r3, #0]
			if(len > 58)
 801d320:	687b      	ldr	r3, [r7, #4]
 801d322:	2b3a      	cmp	r3, #58	; 0x3a
 801d324:	dd0d      	ble.n	801d342 <parse_message_into_TAG+0x35a>
				strncpy(T->name, (char*)&data[58], MIN(STR_MAX, len-58));
 801d326:	68fb      	ldr	r3, [r7, #12]
 801d328:	f103 0055 	add.w	r0, r3, #85	; 0x55
 801d32c:	68bb      	ldr	r3, [r7, #8]
 801d32e:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 801d332:	687b      	ldr	r3, [r7, #4]
 801d334:	3b3a      	subs	r3, #58	; 0x3a
 801d336:	2b0f      	cmp	r3, #15
 801d338:	bfa8      	it	ge
 801d33a:	230f      	movge	r3, #15
 801d33c:	461a      	mov	r2, r3
 801d33e:	f000 ffe8 	bl	801e312 <strncpy>
}
 801d342:	bf00      	nop
 801d344:	3710      	adds	r7, #16
 801d346:	46bd      	mov	sp, r7
 801d348:	bd80      	pop	{r7, pc}
 801d34a:	bf00      	nop
 801d34c:	fffffc18 	.word	0xfffffc18

0801d350 <bytes_available>:
uint8_t remote_message[60];					// inbound data from a remote tag via data forwarding. introduced V11.

vision_device Readers[Reader_input_buffer_size];	//Added CANTag

static int bytes_available(vision_device* reader)
{
 801d350:	b580      	push	{r7, lr}
 801d352:	b084      	sub	sp, #16
 801d354:	af00      	add	r7, sp, #0
 801d356:	6078      	str	r0, [r7, #4]
	int bytes_available;
	int vision_WRptr = Vision_GetWRptr(reader);
 801d358:	6878      	ldr	r0, [r7, #4]
 801d35a:	f7f5 fcd9 	bl	8012d10 <Vision_GetWRptr>
 801d35e:	60f8      	str	r0, [r7, #12]
	bytes_available = VISION_BUF_MASK & (vision_WRptr - reader->vision_RDptr);
 801d360:	687b      	ldr	r3, [r7, #4]
 801d362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d364:	68fa      	ldr	r2, [r7, #12]
 801d366:	1ad3      	subs	r3, r2, r3
 801d368:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d36c:	60bb      	str	r3, [r7, #8]
	return bytes_available;
 801d36e:	68bb      	ldr	r3, [r7, #8]
}
 801d370:	4618      	mov	r0, r3
 801d372:	3710      	adds	r7, #16
 801d374:	46bd      	mov	sp, r7
 801d376:	bd80      	pop	{r7, pc}

0801d378 <consume_bytes>:

static void consume_bytes(int count, vision_device* reader)
{
 801d378:	b480      	push	{r7}
 801d37a:	b083      	sub	sp, #12
 801d37c:	af00      	add	r7, sp, #0
 801d37e:	6078      	str	r0, [r7, #4]
 801d380:	6039      	str	r1, [r7, #0]
	reader->vision_RDptr = (VISION_BUF_MASK) & (reader->vision_RDptr+count);				////**** check how many byts need to be consumed....
 801d382:	683b      	ldr	r3, [r7, #0]
 801d384:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d386:	687b      	ldr	r3, [r7, #4]
 801d388:	4413      	add	r3, r2
 801d38a:	f3c3 020c 	ubfx	r2, r3, #0, #13
 801d38e:	683b      	ldr	r3, [r7, #0]
 801d390:	63da      	str	r2, [r3, #60]	; 0x3c
}
 801d392:	bf00      	nop
 801d394:	370c      	adds	r7, #12
 801d396:	46bd      	mov	sp, r7
 801d398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d39c:	4770      	bx	lr

0801d39e <getbyte>:

static uint8_t getbyte(int offset, vision_device* reader)
{
 801d39e:	b480      	push	{r7}
 801d3a0:	b083      	sub	sp, #12
 801d3a2:	af00      	add	r7, sp, #0
 801d3a4:	6078      	str	r0, [r7, #4]
 801d3a6:	6039      	str	r1, [r7, #0]
	return reader->vision_inbuf[(VISION_BUF_MASK) & (reader->vision_RDptr + offset)];\
 801d3a8:	683b      	ldr	r3, [r7, #0]
 801d3aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801d3ac:	683b      	ldr	r3, [r7, #0]
 801d3ae:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 801d3b0:	687b      	ldr	r3, [r7, #4]
 801d3b2:	440b      	add	r3, r1
 801d3b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d3b8:	4413      	add	r3, r2
 801d3ba:	781b      	ldrb	r3, [r3, #0]
 801d3bc:	4618      	mov	r0, r3
 801d3be:	370c      	adds	r7, #12
 801d3c0:	46bd      	mov	sp, r7
 801d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3c6:	4770      	bx	lr

0801d3c8 <vision_get_message>:
}

uint8_t* vision_get_message(int len, vision_device* reader)
{
 801d3c8:	b580      	push	{r7, lr}
 801d3ca:	b084      	sub	sp, #16
 801d3cc:	af00      	add	r7, sp, #0
 801d3ce:	6078      	str	r0, [r7, #4]
 801d3d0:	6039      	str	r1, [r7, #0]
	int i;

	if (Vision_GetWRptr(reader) > reader->vision_RDptr)	// we're in the middle of the buffer, no overflow.
 801d3d2:	6838      	ldr	r0, [r7, #0]
 801d3d4:	f7f5 fc9c 	bl	8012d10 <Vision_GetWRptr>
 801d3d8:	4602      	mov	r2, r0
 801d3da:	683b      	ldr	r3, [r7, #0]
 801d3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d3de:	429a      	cmp	r2, r3
 801d3e0:	dd07      	ble.n	801d3f2 <vision_get_message+0x2a>
		return &reader->vision_inbuf[(VISION_BUF_MASK) & (reader->vision_RDptr)];	// just return the pointer
 801d3e2:	683b      	ldr	r3, [r7, #0]
 801d3e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801d3e6:	683b      	ldr	r3, [r7, #0]
 801d3e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801d3ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d3ee:	4413      	add	r3, r2
 801d3f0:	e016      	b.n	801d420 <vision_get_message+0x58>
	else									// the message overflows the buffer. 
	{
		for(i=0; i<len+6; i++)
 801d3f2:	2300      	movs	r3, #0
 801d3f4:	60fb      	str	r3, [r7, #12]
 801d3f6:	e00d      	b.n	801d414 <vision_get_message+0x4c>
			message[i] = getbyte(i, reader);
 801d3f8:	6839      	ldr	r1, [r7, #0]
 801d3fa:	68f8      	ldr	r0, [r7, #12]
 801d3fc:	f7ff ffcf 	bl	801d39e <getbyte>
 801d400:	4603      	mov	r3, r0
 801d402:	4619      	mov	r1, r3
 801d404:	4a08      	ldr	r2, [pc, #32]	; (801d428 <vision_get_message+0x60>)
 801d406:	68fb      	ldr	r3, [r7, #12]
 801d408:	4413      	add	r3, r2
 801d40a:	460a      	mov	r2, r1
 801d40c:	701a      	strb	r2, [r3, #0]
		for(i=0; i<len+6; i++)
 801d40e:	68fb      	ldr	r3, [r7, #12]
 801d410:	3301      	adds	r3, #1
 801d412:	60fb      	str	r3, [r7, #12]
 801d414:	687b      	ldr	r3, [r7, #4]
 801d416:	1d9a      	adds	r2, r3, #6
 801d418:	68fb      	ldr	r3, [r7, #12]
 801d41a:	429a      	cmp	r2, r3
 801d41c:	dcec      	bgt.n	801d3f8 <vision_get_message+0x30>
		return message;
 801d41e:	4b02      	ldr	r3, [pc, #8]	; (801d428 <vision_get_message+0x60>)
	}
}
 801d420:	4618      	mov	r0, r3
 801d422:	3710      	adds	r7, #16
 801d424:	46bd      	mov	sp, r7
 801d426:	bd80      	pop	{r7, pc}
 801d428:	20034c60 	.word	0x20034c60

0801d42c <vision_process>:
	}
}

// this should be run continually to grab the data from the vision device. //added CANTag
int vision_process(vision_device* reader)
{
 801d42c:	b580      	push	{r7, lr}
 801d42e:	b084      	sub	sp, #16
 801d430:	af00      	add	r7, sp, #0
 801d432:	6078      	str	r0, [r7, #4]
	uint8_t len;
	uint8_t* data;
	static int messages = 0;

	// make sure we have a buffer before we continue.
	if(reader->vision_inbuf == NULL)
 801d434:	687b      	ldr	r3, [r7, #4]
 801d436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801d438:	2b00      	cmp	r3, #0
 801d43a:	d148      	bne.n	801d4ce <vision_process+0xa2>
		return messages;
 801d43c:	4b2b      	ldr	r3, [pc, #172]	; (801d4ec <vision_process+0xc0>)
 801d43e:	681b      	ldr	r3, [r3, #0]
 801d440:	e04f      	b.n	801d4e2 <vision_process+0xb6>

	while (bytes_available(reader) > 7)				// 7 bytes is minimum command = 6 packet bytes with 1 byte instruction
	{
		if ((getbyte(0, reader) == SOF1) && (getbyte(1, reader) == SOF2))
 801d442:	6879      	ldr	r1, [r7, #4]
 801d444:	2000      	movs	r0, #0
 801d446:	f7ff ffaa 	bl	801d39e <getbyte>
 801d44a:	4603      	mov	r3, r0
 801d44c:	2b7e      	cmp	r3, #126	; 0x7e
 801d44e:	d13a      	bne.n	801d4c6 <vision_process+0x9a>
 801d450:	6879      	ldr	r1, [r7, #4]
 801d452:	2001      	movs	r0, #1
 801d454:	f7ff ffa3 	bl	801d39e <getbyte>
 801d458:	4603      	mov	r3, r0
 801d45a:	2be7      	cmp	r3, #231	; 0xe7
 801d45c:	d133      	bne.n	801d4c6 <vision_process+0x9a>
		{
			len = getbyte(2, reader);					// read the message length;
 801d45e:	6879      	ldr	r1, [r7, #4]
 801d460:	2002      	movs	r0, #2
 801d462:	f7ff ff9c 	bl	801d39e <getbyte>
 801d466:	4603      	mov	r3, r0
 801d468:	73fb      	strb	r3, [r7, #15]
			if (bytes_available(reader) < len + 6)	// check if the full message has arrived yet.
 801d46a:	6878      	ldr	r0, [r7, #4]
 801d46c:	f7ff ff70 	bl	801d350 <bytes_available>
 801d470:	4602      	mov	r2, r0
 801d472:	7bfb      	ldrb	r3, [r7, #15]
 801d474:	3306      	adds	r3, #6
 801d476:	429a      	cmp	r2, r3
 801d478:	db30      	blt.n	801d4dc <vision_process+0xb0>
				break;
			else
			{
				// now we know that full a message has arrived.
				data = vision_get_message(len, reader);
 801d47a:	7bfb      	ldrb	r3, [r7, #15]
 801d47c:	6879      	ldr	r1, [r7, #4]
 801d47e:	4618      	mov	r0, r3
 801d480:	f7ff ffa2 	bl	801d3c8 <vision_get_message>
 801d484:	60b8      	str	r0, [r7, #8]
				if (check_frame_crc(data, len))
 801d486:	7bfb      	ldrb	r3, [r7, #15]
 801d488:	4619      	mov	r1, r3
 801d48a:	68b8      	ldr	r0, [r7, #8]
 801d48c:	f000 fba9 	bl	801dbe2 <check_frame_crc>
 801d490:	4603      	mov	r3, r0
 801d492:	2b00      	cmp	r3, #0
 801d494:	d012      	beq.n	801d4bc <vision_process+0x90>
				{
					// now we have a confirmed CRC checked message. just process it.  
					vision_parse_message(reader, data + 3, len);
 801d496:	68bb      	ldr	r3, [r7, #8]
 801d498:	3303      	adds	r3, #3
 801d49a:	7bfa      	ldrb	r2, [r7, #15]
 801d49c:	4619      	mov	r1, r3
 801d49e:	6878      	ldr	r0, [r7, #4]
 801d4a0:	f000 f826 	bl	801d4f0 <vision_parse_message>
					consume_bytes(len + 6, reader);			// move the read pointer along.
 801d4a4:	7bfb      	ldrb	r3, [r7, #15]
 801d4a6:	3306      	adds	r3, #6
 801d4a8:	6879      	ldr	r1, [r7, #4]
 801d4aa:	4618      	mov	r0, r3
 801d4ac:	f7ff ff64 	bl	801d378 <consume_bytes>
					messages++;
 801d4b0:	4b0e      	ldr	r3, [pc, #56]	; (801d4ec <vision_process+0xc0>)
 801d4b2:	681b      	ldr	r3, [r3, #0]
 801d4b4:	3301      	adds	r3, #1
 801d4b6:	4a0d      	ldr	r2, [pc, #52]	; (801d4ec <vision_process+0xc0>)
 801d4b8:	6013      	str	r3, [r2, #0]
 801d4ba:	e008      	b.n	801d4ce <vision_process+0xa2>
				}
				else
					consume_bytes(2, reader);				// something went wrong, just carry on checking for a new message
 801d4bc:	6879      	ldr	r1, [r7, #4]
 801d4be:	2002      	movs	r0, #2
 801d4c0:	f7ff ff5a 	bl	801d378 <consume_bytes>
			if (bytes_available(reader) < len + 6)	// check if the full message has arrived yet.
 801d4c4:	e003      	b.n	801d4ce <vision_process+0xa2>
			}
		}
		else
			consume_bytes(1, reader);					// consume a byte and move the pointers
 801d4c6:	6879      	ldr	r1, [r7, #4]
 801d4c8:	2001      	movs	r0, #1
 801d4ca:	f7ff ff55 	bl	801d378 <consume_bytes>
	while (bytes_available(reader) > 7)				// 7 bytes is minimum command = 6 packet bytes with 1 byte instruction
 801d4ce:	6878      	ldr	r0, [r7, #4]
 801d4d0:	f7ff ff3e 	bl	801d350 <bytes_available>
 801d4d4:	4603      	mov	r3, r0
 801d4d6:	2b07      	cmp	r3, #7
 801d4d8:	dcb3      	bgt.n	801d442 <vision_process+0x16>
 801d4da:	e000      	b.n	801d4de <vision_process+0xb2>
				break;
 801d4dc:	bf00      	nop
	}
	return messages;
 801d4de:	4b03      	ldr	r3, [pc, #12]	; (801d4ec <vision_process+0xc0>)
 801d4e0:	681b      	ldr	r3, [r3, #0]
}
 801d4e2:	4618      	mov	r0, r3
 801d4e4:	3710      	adds	r7, #16
 801d4e6:	46bd      	mov	sp, r7
 801d4e8:	bd80      	pop	{r7, pc}
 801d4ea:	bf00      	nop
 801d4ec:	20020b78 	.word	0x20020b78

0801d4f0 <vision_parse_message>:
 * @param data
 * @param len
 * @return
 */
int vision_parse_message(vision_device* reader, uint8_t* data, int len)
{
 801d4f0:	b580      	push	{r7, lr}
 801d4f2:	b08a      	sub	sp, #40	; 0x28
 801d4f4:	af00      	add	r7, sp, #0
 801d4f6:	60f8      	str	r0, [r7, #12]
 801d4f8:	60b9      	str	r1, [r7, #8]
 801d4fa:	607a      	str	r2, [r7, #4]
	uint32_t UID = 0;
 801d4fc:	2300      	movs	r3, #0
 801d4fe:	623b      	str	r3, [r7, #32]
	uint8_t message = data[0];				// grab the message identifier
 801d500:	68bb      	ldr	r3, [r7, #8]
 801d502:	781b      	ldrb	r3, [r3, #0]
 801d504:	77fb      	strb	r3, [r7, #31]
	int list_item = 0;
 801d506:	2300      	movs	r3, #0
 801d508:	61bb      	str	r3, [r7, #24]
	_Transpondert* T;
	static vision_device remote;			// capture remote tag info in this device... for now.
	static int first = 0;

	// the tag log needs to be initialised at startup. 
	if (first == 0)
 801d50a:	4b9d      	ldr	r3, [pc, #628]	; (801d780 <vision_parse_message+0x290>)
 801d50c:	681b      	ldr	r3, [r3, #0]
 801d50e:	2b00      	cmp	r3, #0
 801d510:	d106      	bne.n	801d520 <vision_parse_message+0x30>
	{
		clear_transp_log();
 801d512:	f000 fa9b 	bl	801da4c <clear_transp_log>
		first++;
 801d516:	4b9a      	ldr	r3, [pc, #616]	; (801d780 <vision_parse_message+0x290>)
 801d518:	681b      	ldr	r3, [r3, #0]
 801d51a:	3301      	adds	r3, #1
 801d51c:	4a98      	ldr	r2, [pc, #608]	; (801d780 <vision_parse_message+0x290>)
 801d51e:	6013      	str	r3, [r2, #0]
	}

	// starts with R, so this is a remote response. discard the R and remote UID.  
	if (message == 'R')
 801d520:	7ffb      	ldrb	r3, [r7, #31]
 801d522:	2b52      	cmp	r3, #82	; 0x52
 801d524:	d10d      	bne.n	801d542 <vision_parse_message+0x52>
	{
		// TODO: use the UID in some way to indicate which remote device this is. Possibly create a new vision_device to handle the remote data...
		reader = &remote;	// point the interpreter to the remote tag struct so it doesnt save remote tag data in our reader's struct
 801d526:	4b97      	ldr	r3, [pc, #604]	; (801d784 <vision_parse_message+0x294>)
 801d528:	60fb      	str	r3, [r7, #12]
		remote.UID = parse_message_UID(data);
 801d52a:	68b8      	ldr	r0, [r7, #8]
 801d52c:	f7ff fd4e 	bl	801cfcc <parse_message_UID>
 801d530:	4602      	mov	r2, r0
 801d532:	4b94      	ldr	r3, [pc, #592]	; (801d784 <vision_parse_message+0x294>)
 801d534:	601a      	str	r2, [r3, #0]
		data += 5;			// grab the message in the remove message
 801d536:	68bb      	ldr	r3, [r7, #8]
 801d538:	3305      	adds	r3, #5
 801d53a:	60bb      	str	r3, [r7, #8]
		len -= 5;
 801d53c:	687b      	ldr	r3, [r7, #4]
 801d53e:	3b05      	subs	r3, #5
 801d540:	607b      	str	r3, [r7, #4]
	}

	message = data[0];
 801d542:	68bb      	ldr	r3, [r7, #8]
 801d544:	781b      	ldrb	r3, [r3, #0]
 801d546:	77fb      	strb	r3, [r7, #31]


	if ((message == 'P') || (message == 'p') || (message == 'A') || (message == 1) || (message == 2)) // ---- Process TAG packets
 801d548:	7ffb      	ldrb	r3, [r7, #31]
 801d54a:	2b50      	cmp	r3, #80	; 0x50
 801d54c:	d00b      	beq.n	801d566 <vision_parse_message+0x76>
 801d54e:	7ffb      	ldrb	r3, [r7, #31]
 801d550:	2b70      	cmp	r3, #112	; 0x70
 801d552:	d008      	beq.n	801d566 <vision_parse_message+0x76>
 801d554:	7ffb      	ldrb	r3, [r7, #31]
 801d556:	2b41      	cmp	r3, #65	; 0x41
 801d558:	d005      	beq.n	801d566 <vision_parse_message+0x76>
 801d55a:	7ffb      	ldrb	r3, [r7, #31]
 801d55c:	2b01      	cmp	r3, #1
 801d55e:	d002      	beq.n	801d566 <vision_parse_message+0x76>
 801d560:	7ffb      	ldrb	r3, [r7, #31]
 801d562:	2b02      	cmp	r3, #2
 801d564:	d122      	bne.n	801d5ac <vision_parse_message+0xbc>
	{
		if (len >= 8)
 801d566:	687b      	ldr	r3, [r7, #4]
 801d568:	2b07      	cmp	r3, #7
 801d56a:	f340 81c4 	ble.w	801d8f6 <vision_parse_message+0x406>
		{
			UID = parse_message_UID(data);
 801d56e:	68b8      	ldr	r0, [r7, #8]
 801d570:	f7ff fd2c 	bl	801cfcc <parse_message_UID>
 801d574:	6238      	str	r0, [r7, #32]

			if (UID != 0)
 801d576:	6a3b      	ldr	r3, [r7, #32]
 801d578:	2b00      	cmp	r3, #0
 801d57a:	f000 81bc 	beq.w	801d8f6 <vision_parse_message+0x406>
			{
				list_item = get_slot(UID);
 801d57e:	6a38      	ldr	r0, [r7, #32]
 801d580:	f000 f9c2 	bl	801d908 <get_slot>
 801d584:	61b8      	str	r0, [r7, #24]
				T = &transp_log[list_item];
 801d586:	69ba      	ldr	r2, [r7, #24]
 801d588:	4613      	mov	r3, r2
 801d58a:	011b      	lsls	r3, r3, #4
 801d58c:	1a9b      	subs	r3, r3, r2
 801d58e:	00db      	lsls	r3, r3, #3
 801d590:	4a7d      	ldr	r2, [pc, #500]	; (801d788 <vision_parse_message+0x298>)
 801d592:	4413      	add	r3, r2
 801d594:	617b      	str	r3, [r7, #20]
				parse_message_into_TAG(T, data, len);
 801d596:	687a      	ldr	r2, [r7, #4]
 801d598:	68b9      	ldr	r1, [r7, #8]
 801d59a:	6978      	ldr	r0, [r7, #20]
 801d59c:	f7ff fd24 	bl	801cfe8 <parse_message_into_TAG>
				if(len == 8)
				{
					T->SlaveID = reader->SlaveID;
				}
#endif
				reader->last_seen = time_now();
 801d5a0:	f7ff fcf4 	bl	801cf8c <time_now>
 801d5a4:	4602      	mov	r2, r0
 801d5a6:	68fb      	ldr	r3, [r7, #12]
 801d5a8:	619a      	str	r2, [r3, #24]
		if (len >= 8)
 801d5aa:	e1a4      	b.n	801d8f6 <vision_parse_message+0x406>
			}
		}
	}
	else if (message == 'h' && len >= 8)		//  ---- Heart-beat message ----
 801d5ac:	7ffb      	ldrb	r3, [r7, #31]
 801d5ae:	2b68      	cmp	r3, #104	; 0x68
 801d5b0:	d10f      	bne.n	801d5d2 <vision_parse_message+0xe2>
 801d5b2:	687b      	ldr	r3, [r7, #4]
 801d5b4:	2b07      	cmp	r3, #7
 801d5b6:	dd0c      	ble.n	801d5d2 <vision_parse_message+0xe2>
	{
		UID = parse_message_UID(data);
 801d5b8:	68b8      	ldr	r0, [r7, #8]
 801d5ba:	f7ff fd07 	bl	801cfcc <parse_message_UID>
 801d5be:	6238      	str	r0, [r7, #32]
		reader->UID = UID;
 801d5c0:	68fb      	ldr	r3, [r7, #12]
 801d5c2:	6a3a      	ldr	r2, [r7, #32]
 801d5c4:	601a      	str	r2, [r3, #0]

		reader->last_seen = time_now();
 801d5c6:	f7ff fce1 	bl	801cf8c <time_now>
 801d5ca:	4602      	mov	r2, r0
 801d5cc:	68fb      	ldr	r3, [r7, #12]
 801d5ce:	619a      	str	r2, [r3, #24]
 801d5d0:	e192      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'u' && len >= 6)		// ---- Device's UID message ----
 801d5d2:	7ffb      	ldrb	r3, [r7, #31]
 801d5d4:	2b75      	cmp	r3, #117	; 0x75
 801d5d6:	d115      	bne.n	801d604 <vision_parse_message+0x114>
 801d5d8:	687b      	ldr	r3, [r7, #4]
 801d5da:	2b05      	cmp	r3, #5
 801d5dc:	dd12      	ble.n	801d604 <vision_parse_message+0x114>
	{
		reader->kind = data[1];
 801d5de:	68bb      	ldr	r3, [r7, #8]
 801d5e0:	3301      	adds	r3, #1
 801d5e2:	781a      	ldrb	r2, [r3, #0]
 801d5e4:	68fb      	ldr	r3, [r7, #12]
 801d5e6:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
		UID = parse_message_UID(data);
 801d5ea:	68b8      	ldr	r0, [r7, #8]
 801d5ec:	f7ff fcee 	bl	801cfcc <parse_message_UID>
 801d5f0:	6238      	str	r0, [r7, #32]
		reader->UID = UID;
 801d5f2:	68fb      	ldr	r3, [r7, #12]
 801d5f4:	6a3a      	ldr	r2, [r7, #32]
 801d5f6:	601a      	str	r2, [r3, #0]

		reader->last_seen = time_now();
 801d5f8:	f7ff fcc8 	bl	801cf8c <time_now>
 801d5fc:	4602      	mov	r2, r0
 801d5fe:	68fb      	ldr	r3, [r7, #12]
 801d600:	619a      	str	r2, [r3, #24]
 801d602:	e179      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'v' && len == 3)		// ---- Firmware revision message ----
 801d604:	7ffb      	ldrb	r3, [r7, #31]
 801d606:	2b76      	cmp	r3, #118	; 0x76
 801d608:	d112      	bne.n	801d630 <vision_parse_message+0x140>
 801d60a:	687b      	ldr	r3, [r7, #4]
 801d60c:	2b03      	cmp	r3, #3
 801d60e:	d10f      	bne.n	801d630 <vision_parse_message+0x140>
	{
		reader->fw_rev = data[1];
 801d610:	68bb      	ldr	r3, [r7, #8]
 801d612:	785a      	ldrb	r2, [r3, #1]
 801d614:	68fb      	ldr	r3, [r7, #12]
 801d616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		reader->fw_subrev = data[2];
 801d61a:	68bb      	ldr	r3, [r7, #8]
 801d61c:	789a      	ldrb	r2, [r3, #2]
 801d61e:	68fb      	ldr	r3, [r7, #12]
 801d620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		reader->last_seen = time_now();
 801d624:	f7ff fcb2 	bl	801cf8c <time_now>
 801d628:	4602      	mov	r2, r0
 801d62a:	68fb      	ldr	r3, [r7, #12]
 801d62c:	619a      	str	r2, [r3, #24]
 801d62e:	e163      	b.n	801d8f8 <vision_parse_message+0x408>

	}
	else if (message == 'k' && len == 1)		// ---- TAG count of some kind ----
 801d630:	7ffb      	ldrb	r3, [r7, #31]
 801d632:	2b6b      	cmp	r3, #107	; 0x6b
 801d634:	d10e      	bne.n	801d654 <vision_parse_message+0x164>
 801d636:	687b      	ldr	r3, [r7, #4]
 801d638:	2b01      	cmp	r3, #1
 801d63a:	d10b      	bne.n	801d654 <vision_parse_message+0x164>
	{
		reader->tag_count = data[1];
 801d63c:	68bb      	ldr	r3, [r7, #8]
 801d63e:	3301      	adds	r3, #1
 801d640:	781b      	ldrb	r3, [r3, #0]
 801d642:	461a      	mov	r2, r3
 801d644:	68fb      	ldr	r3, [r7, #12]
 801d646:	629a      	str	r2, [r3, #40]	; 0x28

		reader->last_seen = time_now();
 801d648:	f7ff fca0 	bl	801cf8c <time_now>
 801d64c:	4602      	mov	r2, r0
 801d64e:	68fb      	ldr	r3, [r7, #12]
 801d650:	619a      	str	r2, [r3, #24]
 801d652:	e151      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if ((message ==  's' || message ==  'C') && len >= 8) // ---- Module setting response ----
 801d654:	7ffb      	ldrb	r3, [r7, #31]
 801d656:	2b73      	cmp	r3, #115	; 0x73
 801d658:	d002      	beq.n	801d660 <vision_parse_message+0x170>
 801d65a:	7ffb      	ldrb	r3, [r7, #31]
 801d65c:	2b43      	cmp	r3, #67	; 0x43
 801d65e:	d14b      	bne.n	801d6f8 <vision_parse_message+0x208>
 801d660:	687b      	ldr	r3, [r7, #4]
 801d662:	2b07      	cmp	r3, #7
 801d664:	dd48      	ble.n	801d6f8 <vision_parse_message+0x208>
	{
		uint8_t length = data[3];
 801d666:	68bb      	ldr	r3, [r7, #8]
 801d668:	78db      	ldrb	r3, [r3, #3]
 801d66a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		// this is a setting value we read back.....
		if (length != 0)
 801d66e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d672:	2b00      	cmp	r3, #0
 801d674:	d03a      	beq.n	801d6ec <vision_parse_message+0x1fc>
		{
			reader->read_setting.index = *(uint16_t*) (data + 1);
 801d676:	68bb      	ldr	r3, [r7, #8]
 801d678:	f8b3 2001 	ldrh.w	r2, [r3, #1]
 801d67c:	68fb      	ldr	r3, [r7, #12]
 801d67e:	869a      	strh	r2, [r3, #52]	; 0x34
			reader->read_setting.Val   = *(uint32_t*) (data + 4);
 801d680:	68bb      	ldr	r3, [r7, #8]
 801d682:	685a      	ldr	r2, [r3, #4]
 801d684:	68fb      	ldr	r3, [r7, #12]
 801d686:	631a      	str	r2, [r3, #48]	; 0x30
			reader->read_setting.read = true;
 801d688:	68fb      	ldr	r3, [r7, #12]
 801d68a:	2201      	movs	r2, #1
 801d68c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (length <= 4)			// number type bytes returned, write it to the parameter
 801d690:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d694:	2b04      	cmp	r3, #4
 801d696:	d815      	bhi.n	801d6c4 <vision_parse_message+0x1d4>
			{
				// check if this is an activities setting
				if(reader->read_setting.index == padr_activity)
 801d698:	68fb      	ldr	r3, [r7, #12]
 801d69a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801d69c:	2b28      	cmp	r3, #40	; 0x28
 801d69e:	d103      	bne.n	801d6a8 <vision_parse_message+0x1b8>
				{
					reader->acts.word = reader->read_setting.Val;
 801d6a0:	68fb      	ldr	r3, [r7, #12]
 801d6a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801d6a4:	68fb      	ldr	r3, [r7, #12]
 801d6a6:	62da      	str	r2, [r3, #44]	; 0x2c
				}
				memcpy(&reader->Settings[reader->read_setting.index], &data[4], length); //added CANTag
 801d6a8:	68fb      	ldr	r3, [r7, #12]
 801d6aa:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801d6ac:	3370      	adds	r3, #112	; 0x70
 801d6ae:	68fa      	ldr	r2, [r7, #12]
 801d6b0:	4413      	add	r3, r2
 801d6b2:	1d18      	adds	r0, r3, #4
 801d6b4:	68bb      	ldr	r3, [r7, #8]
 801d6b6:	3304      	adds	r3, #4
 801d6b8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801d6bc:	4619      	mov	r1, r3
 801d6be:	f000 fdbd 	bl	801e23c <memcpy>
 801d6c2:	e013      	b.n	801d6ec <vision_parse_message+0x1fc>
			}
			else // this is a string type parameter.
			{
				if (length > 20)
 801d6c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801d6c8:	2b14      	cmp	r3, #20
 801d6ca:	d902      	bls.n	801d6d2 <vision_parse_message+0x1e2>
					length = 20;
 801d6cc:	2314      	movs	r3, #20
 801d6ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				memcpy(&reader->Settings[reader->read_setting.index], &data[4], length);	//added CANTag
 801d6d2:	68fb      	ldr	r3, [r7, #12]
 801d6d4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801d6d6:	3370      	adds	r3, #112	; 0x70
 801d6d8:	68fa      	ldr	r2, [r7, #12]
 801d6da:	4413      	add	r3, r2
 801d6dc:	1d18      	adds	r0, r3, #4
 801d6de:	68bb      	ldr	r3, [r7, #8]
 801d6e0:	3304      	adds	r3, #4
 801d6e2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801d6e6:	4619      	mov	r1, r3
 801d6e8:	f000 fda8 	bl	801e23c <memcpy>
			}
		}

		reader->last_seen = time_now();
 801d6ec:	f7ff fc4e 	bl	801cf8c <time_now>
 801d6f0:	4602      	mov	r2, r0
 801d6f2:	68fb      	ldr	r3, [r7, #12]
 801d6f4:	619a      	str	r2, [r3, #24]
	{
 801d6f6:	e0ff      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'c')
 801d6f8:	7ffb      	ldrb	r3, [r7, #31]
 801d6fa:	2b63      	cmp	r3, #99	; 0x63
 801d6fc:	d105      	bne.n	801d70a <vision_parse_message+0x21a>
	{
		// this is a set setting response
		reader->last_seen = time_now();
 801d6fe:	f7ff fc45 	bl	801cf8c <time_now>
 801d702:	4602      	mov	r2, r0
 801d704:	68fb      	ldr	r3, [r7, #12]
 801d706:	619a      	str	r2, [r3, #24]
 801d708:	e0f6      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'F' && len >= 2)
 801d70a:	7ffb      	ldrb	r3, [r7, #31]
 801d70c:	2b46      	cmp	r3, #70	; 0x46
 801d70e:	d103      	bne.n	801d718 <vision_parse_message+0x228>
 801d710:	687b      	ldr	r3, [r7, #4]
 801d712:	2b01      	cmp	r3, #1
 801d714:	f300 80f0 	bgt.w	801d8f8 <vision_parse_message+0x408>
			{
				//reader->kind = Ranging;
			}
		}
	}
	else if (message == 'f' && len >= 5)	// ---- Device's status word ----
 801d718:	7ffb      	ldrb	r3, [r7, #31]
 801d71a:	2b66      	cmp	r3, #102	; 0x66
 801d71c:	d112      	bne.n	801d744 <vision_parse_message+0x254>
 801d71e:	687b      	ldr	r3, [r7, #4]
 801d720:	2b04      	cmp	r3, #4
 801d722:	dd0f      	ble.n	801d744 <vision_parse_message+0x254>
	{
		reader->stat.Word = *(uint32_t*) (data + 1);
 801d724:	68bb      	ldr	r3, [r7, #8]
 801d726:	f8d3 2001 	ldr.w	r2, [r3, #1]
 801d72a:	68fb      	ldr	r3, [r7, #12]
 801d72c:	621a      	str	r2, [r3, #32]
		reader->last_seen = time_now();
 801d72e:	f7ff fc2d 	bl	801cf8c <time_now>
 801d732:	4602      	mov	r2, r0
 801d734:	68fb      	ldr	r3, [r7, #12]
 801d736:	619a      	str	r2, [r3, #24]

		reader->status_tracker = time_now();
 801d738:	f7ff fc28 	bl	801cf8c <time_now>
 801d73c:	4602      	mov	r2, r0
 801d73e:	68fb      	ldr	r3, [r7, #12]
 801d740:	61da      	str	r2, [r3, #28]
 801d742:	e0d9      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'e' && len == 5)    // ---- Forwarded LF packet ----
 801d744:	7ffb      	ldrb	r3, [r7, #31]
 801d746:	2b65      	cmp	r3, #101	; 0x65
 801d748:	d120      	bne.n	801d78c <vision_parse_message+0x29c>
 801d74a:	687b      	ldr	r3, [r7, #4]
 801d74c:	2b05      	cmp	r3, #5
 801d74e:	d11d      	bne.n	801d78c <vision_parse_message+0x29c>
	{   
		reader->own_LF.VehicleID = *(uint16_t*) (data + 1);
 801d750:	68bb      	ldr	r3, [r7, #8]
 801d752:	3301      	adds	r3, #1
 801d754:	881b      	ldrh	r3, [r3, #0]
 801d756:	461a      	mov	r2, r3
 801d758:	68fb      	ldr	r3, [r7, #12]
 801d75a:	649a      	str	r2, [r3, #72]	; 0x48
		reader->own_LF.SlaveID = data[3];
 801d75c:	68bb      	ldr	r3, [r7, #8]
 801d75e:	78da      	ldrb	r2, [r3, #3]
 801d760:	68fb      	ldr	r3, [r7, #12]
 801d762:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		reader->own_LF.RSSI = data[4];
 801d766:	68bb      	ldr	r3, [r7, #8]
 801d768:	3304      	adds	r3, #4
 801d76a:	781b      	ldrb	r3, [r3, #0]
 801d76c:	b25a      	sxtb	r2, r3
 801d76e:	68fb      	ldr	r3, [r7, #12]
 801d770:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		reader->own_LF.last_LF = time_now();
 801d774:	f7ff fc0a 	bl	801cf8c <time_now>
 801d778:	4602      	mov	r2, r0
 801d77a:	68fb      	ldr	r3, [r7, #12]
 801d77c:	64da      	str	r2, [r3, #76]	; 0x4c
 801d77e:	e0bb      	b.n	801d8f8 <vision_parse_message+0x408>
 801d780:	20020b7c 	.word	0x20020b7c
 801d784:	20020b80 	.word	0x20020b80
 801d788:	20034ca4 	.word	0x20034ca4
	}
	else if (message == 'd')          		// ---- Data message from a remote device ----
 801d78c:	7ffb      	ldrb	r3, [r7, #31]
 801d78e:	2b64      	cmp	r3, #100	; 0x64
 801d790:	d117      	bne.n	801d7c2 <vision_parse_message+0x2d2>
	{   
		memcpy(remote_message, &data[2], len-2);
 801d792:	68bb      	ldr	r3, [r7, #8]
 801d794:	1c99      	adds	r1, r3, #2
 801d796:	687b      	ldr	r3, [r7, #4]
 801d798:	3b02      	subs	r3, #2
 801d79a:	461a      	mov	r2, r3
 801d79c:	4859      	ldr	r0, [pc, #356]	; (801d904 <vision_parse_message+0x414>)
 801d79e:	f000 fd4d 	bl	801e23c <memcpy>
		reader->remote_data_dest = data[1];  	// Destination address, 'U' means it matched my UID, 'V' for VID, and 'G' for global message.
 801d7a2:	68bb      	ldr	r3, [r7, #8]
 801d7a4:	785a      	ldrb	r2, [r3, #1]
 801d7a6:	68fb      	ldr	r3, [r7, #12]
 801d7a8:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
		reader->remote_data_RX = remote_message;
 801d7ac:	68fb      	ldr	r3, [r7, #12]
 801d7ae:	4a55      	ldr	r2, [pc, #340]	; (801d904 <vision_parse_message+0x414>)
 801d7b0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		reader->remote_data_last = time_now();
 801d7b4:	f7ff fbea 	bl	801cf8c <time_now>
 801d7b8:	4602      	mov	r2, r0
 801d7ba:	68fb      	ldr	r3, [r7, #12]
 801d7bc:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 801d7c0:	e09a      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'G')          // ----- GPS Data message from a remote device ----
 801d7c2:	7ffb      	ldrb	r3, [r7, #31]
 801d7c4:	2b47      	cmp	r3, #71	; 0x47
 801d7c6:	d16d      	bne.n	801d8a4 <vision_parse_message+0x3b4>
	{
		memcpy(&reader->GPS_Data.Longitude, data + 1, 4);
 801d7c8:	68fb      	ldr	r3, [r7, #12]
 801d7ca:	33f4      	adds	r3, #244	; 0xf4
 801d7cc:	68ba      	ldr	r2, [r7, #8]
 801d7ce:	3201      	adds	r2, #1
 801d7d0:	6812      	ldr	r2, [r2, #0]
 801d7d2:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Latitude, data + 5, 4);
 801d7d4:	68fb      	ldr	r3, [r7, #12]
 801d7d6:	33f8      	adds	r3, #248	; 0xf8
 801d7d8:	68ba      	ldr	r2, [r7, #8]
 801d7da:	3205      	adds	r2, #5
 801d7dc:	6812      	ldr	r2, [r2, #0]
 801d7de:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HorizontalAccuracy, data + 9, 4);
 801d7e0:	68fb      	ldr	r3, [r7, #12]
 801d7e2:	33fc      	adds	r3, #252	; 0xfc
 801d7e4:	68ba      	ldr	r2, [r7, #8]
 801d7e6:	3209      	adds	r2, #9
 801d7e8:	6812      	ldr	r2, [r2, #0]
 801d7ea:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.VerticalAccuracy, data + 13, 4);
 801d7ec:	68fb      	ldr	r3, [r7, #12]
 801d7ee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 801d7f2:	68ba      	ldr	r2, [r7, #8]
 801d7f4:	320d      	adds	r2, #13
 801d7f6:	6812      	ldr	r2, [r2, #0]
 801d7f8:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.FixType, data + 17, 1);
 801d7fa:	68fb      	ldr	r3, [r7, #12]
 801d7fc:	f503 7382 	add.w	r3, r3, #260	; 0x104
 801d800:	68ba      	ldr	r2, [r7, #8]
 801d802:	3211      	adds	r2, #17
 801d804:	7812      	ldrb	r2, [r2, #0]
 801d806:	701a      	strb	r2, [r3, #0]
		memcpy(&reader->GPS_Data.NumberOfSat, data + 18, 1);
 801d808:	68fb      	ldr	r3, [r7, #12]
 801d80a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 801d80e:	68ba      	ldr	r2, [r7, #8]
 801d810:	3212      	adds	r2, #18
 801d812:	7812      	ldrb	r2, [r2, #0]
 801d814:	701a      	strb	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Speed, data + 19, 4);
 801d816:	68fb      	ldr	r3, [r7, #12]
 801d818:	f503 7384 	add.w	r3, r3, #264	; 0x108
 801d81c:	68ba      	ldr	r2, [r7, #8]
 801d81e:	3213      	adds	r2, #19
 801d820:	6812      	ldr	r2, [r2, #0]
 801d822:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SpeedAccuracy, data + 23, 4);
 801d824:	68fb      	ldr	r3, [r7, #12]
 801d826:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 801d82a:	68ba      	ldr	r2, [r7, #8]
 801d82c:	3217      	adds	r2, #23
 801d82e:	6812      	ldr	r2, [r2, #0]
 801d830:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingVehicle, data + 27, 4);
 801d832:	68fb      	ldr	r3, [r7, #12]
 801d834:	f503 738a 	add.w	r3, r3, #276	; 0x114
 801d838:	68ba      	ldr	r2, [r7, #8]
 801d83a:	321b      	adds	r2, #27
 801d83c:	6812      	ldr	r2, [r2, #0]
 801d83e:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingMotion, data + 31, 4);
 801d840:	68fb      	ldr	r3, [r7, #12]
 801d842:	f503 7388 	add.w	r3, r3, #272	; 0x110
 801d846:	68ba      	ldr	r2, [r7, #8]
 801d848:	321f      	adds	r2, #31
 801d84a:	6812      	ldr	r2, [r2, #0]
 801d84c:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingAccuracy, data + 35, 4);
 801d84e:	68fb      	ldr	r3, [r7, #12]
 801d850:	f503 738c 	add.w	r3, r3, #280	; 0x118
 801d854:	68ba      	ldr	r2, [r7, #8]
 801d856:	3223      	adds	r2, #35	; 0x23
 801d858:	6812      	ldr	r2, [r2, #0]
 801d85a:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SeaLevel, data + 39, 4);
 801d85c:	68fb      	ldr	r3, [r7, #12]
 801d85e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 801d862:	68ba      	ldr	r2, [r7, #8]
 801d864:	3227      	adds	r2, #39	; 0x27
 801d866:	6812      	ldr	r2, [r2, #0]
 801d868:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.flags, data + 43, 2);
 801d86a:	68fb      	ldr	r3, [r7, #12]
 801d86c:	f503 7391 	add.w	r3, r3, #290	; 0x122
 801d870:	68ba      	ldr	r2, [r7, #8]
 801d872:	322b      	adds	r2, #43	; 0x2b
 801d874:	8812      	ldrh	r2, [r2, #0]
 801d876:	b292      	uxth	r2, r2
 801d878:	801a      	strh	r2, [r3, #0]
		memcpy(&reader->GPS_Data._Date, data + 45, 4);
 801d87a:	68fb      	ldr	r3, [r7, #12]
 801d87c:	f503 7392 	add.w	r3, r3, #292	; 0x124
 801d880:	68ba      	ldr	r2, [r7, #8]
 801d882:	322d      	adds	r2, #45	; 0x2d
 801d884:	6812      	ldr	r2, [r2, #0]
 801d886:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data._Time, data + 49, 4);
 801d888:	68fb      	ldr	r3, [r7, #12]
 801d88a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 801d88e:	68ba      	ldr	r2, [r7, #8]
 801d890:	3231      	adds	r2, #49	; 0x31
 801d892:	6812      	ldr	r2, [r2, #0]
 801d894:	601a      	str	r2, [r3, #0]
		reader->GPS_Data.FixAge = data[53];
 801d896:	68bb      	ldr	r3, [r7, #8]
 801d898:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801d89c:	68fb      	ldr	r3, [r7, #12]
 801d89e:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 801d8a2:	e029      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'q')          // ---- Antenna message from a remote device ----
 801d8a4:	7ffb      	ldrb	r3, [r7, #31]
 801d8a6:	2b71      	cmp	r3, #113	; 0x71
 801d8a8:	d105      	bne.n	801d8b6 <vision_parse_message+0x3c6>
	{
		reader->GPS_Data.antenna_status = data[1];
 801d8aa:	68bb      	ldr	r3, [r7, #8]
 801d8ac:	785a      	ldrb	r2, [r3, #1]
 801d8ae:	68fb      	ldr	r3, [r7, #12]
 801d8b0:	f883 2121 	strb.w	r2, [r3, #289]	; 0x121
 801d8b4:	e020      	b.n	801d8f8 <vision_parse_message+0x408>
	}
	else if (message == 'o')          // ---- Distance message from a remote device ----
 801d8b6:	7ffb      	ldrb	r3, [r7, #31]
 801d8b8:	2b6f      	cmp	r3, #111	; 0x6f
 801d8ba:	d11d      	bne.n	801d8f8 <vision_parse_message+0x408>
	{
		memcpy(&reader->GPS_Data.Speed, data + 1, 4);
 801d8bc:	68fb      	ldr	r3, [r7, #12]
 801d8be:	f503 7384 	add.w	r3, r3, #264	; 0x108
 801d8c2:	68ba      	ldr	r2, [r7, #8]
 801d8c4:	3201      	adds	r2, #1
 801d8c6:	6812      	ldr	r2, [r2, #0]
 801d8c8:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SpeedAccuracy, data + 5, 4);
 801d8ca:	68fb      	ldr	r3, [r7, #12]
 801d8cc:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 801d8d0:	68ba      	ldr	r2, [r7, #8]
 801d8d2:	3205      	adds	r2, #5
 801d8d4:	6812      	ldr	r2, [r2, #0]
 801d8d6:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Distance, data + 9, 4);
 801d8d8:	68fb      	ldr	r3, [r7, #12]
 801d8da:	f503 7398 	add.w	r3, r3, #304	; 0x130
 801d8de:	68ba      	ldr	r2, [r7, #8]
 801d8e0:	3209      	adds	r2, #9
 801d8e2:	6812      	ldr	r2, [r2, #0]
 801d8e4:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.TotalDistance, data + 13, 4);
 801d8e6:	68fb      	ldr	r3, [r7, #12]
 801d8e8:	f503 739a 	add.w	r3, r3, #308	; 0x134
 801d8ec:	68ba      	ldr	r2, [r7, #8]
 801d8ee:	320d      	adds	r2, #13
 801d8f0:	6812      	ldr	r2, [r2, #0]
 801d8f2:	601a      	str	r2, [r3, #0]
 801d8f4:	e000      	b.n	801d8f8 <vision_parse_message+0x408>
		if (len >= 8)
 801d8f6:	bf00      	nop
	}
	return 0;
 801d8f8:	2300      	movs	r3, #0
}
 801d8fa:	4618      	mov	r0, r3
 801d8fc:	3728      	adds	r7, #40	; 0x28
 801d8fe:	46bd      	mov	sp, r7
 801d900:	bd80      	pop	{r7, pc}
 801d902:	bf00      	nop
 801d904:	20032424 	.word	0x20032424

0801d908 <get_slot>:
	}
	return 0;
}

int get_slot(uint32_t UID)
{
 801d908:	b580      	push	{r7, lr}
 801d90a:	b086      	sub	sp, #24
 801d90c:	af00      	add	r7, sp, #0
 801d90e:	6078      	str	r0, [r7, #4]
	int i, old_tag = num_transp_total;
 801d910:	2364      	movs	r3, #100	; 0x64
 801d912:	613b      	str	r3, [r7, #16]
	uint32_t oldest = time_now();
 801d914:	f7ff fb3a 	bl	801cf8c <time_now>
 801d918:	60f8      	str	r0, [r7, #12]

	// check if the UID exists in the list. 
	for (i = 0; i < num_transp_total; i++)
 801d91a:	2300      	movs	r3, #0
 801d91c:	617b      	str	r3, [r7, #20]
 801d91e:	e00f      	b.n	801d940 <get_slot+0x38>
	{
		if (transp_log[i].UID == UID)
 801d920:	4947      	ldr	r1, [pc, #284]	; (801da40 <get_slot+0x138>)
 801d922:	697a      	ldr	r2, [r7, #20]
 801d924:	4613      	mov	r3, r2
 801d926:	011b      	lsls	r3, r3, #4
 801d928:	1a9b      	subs	r3, r3, r2
 801d92a:	00db      	lsls	r3, r3, #3
 801d92c:	440b      	add	r3, r1
 801d92e:	681a      	ldr	r2, [r3, #0]
 801d930:	687b      	ldr	r3, [r7, #4]
 801d932:	429a      	cmp	r2, r3
 801d934:	d101      	bne.n	801d93a <get_slot+0x32>
			return i;
 801d936:	697b      	ldr	r3, [r7, #20]
 801d938:	e07d      	b.n	801da36 <get_slot+0x12e>
	for (i = 0; i < num_transp_total; i++)
 801d93a:	697b      	ldr	r3, [r7, #20]
 801d93c:	3301      	adds	r3, #1
 801d93e:	617b      	str	r3, [r7, #20]
 801d940:	697b      	ldr	r3, [r7, #20]
 801d942:	2b63      	cmp	r3, #99	; 0x63
 801d944:	ddec      	ble.n	801d920 <get_slot+0x18>
	}

	// the UID does not yet exist, so add new entry.
	// add the new transponder to the list 
	for (i = 0; i < num_transp_total - 1; i++)
 801d946:	2300      	movs	r3, #0
 801d948:	617b      	str	r3, [r7, #20]
 801d94a:	e024      	b.n	801d996 <get_slot+0x8e>
	{
		if (transp_log[i].UID == 0)			// find the first empty slot
 801d94c:	493c      	ldr	r1, [pc, #240]	; (801da40 <get_slot+0x138>)
 801d94e:	697a      	ldr	r2, [r7, #20]
 801d950:	4613      	mov	r3, r2
 801d952:	011b      	lsls	r3, r3, #4
 801d954:	1a9b      	subs	r3, r3, r2
 801d956:	00db      	lsls	r3, r3, #3
 801d958:	440b      	add	r3, r1
 801d95a:	681b      	ldr	r3, [r3, #0]
 801d95c:	2b00      	cmp	r3, #0
 801d95e:	d01e      	beq.n	801d99e <get_slot+0x96>
			break;							// found a slot. now use it. 
		else if (transp_log[i].last_seen < oldest) //keep track of the oldest tag in the list 
 801d960:	4937      	ldr	r1, [pc, #220]	; (801da40 <get_slot+0x138>)
 801d962:	697a      	ldr	r2, [r7, #20]
 801d964:	4613      	mov	r3, r2
 801d966:	011b      	lsls	r3, r3, #4
 801d968:	1a9b      	subs	r3, r3, r2
 801d96a:	00db      	lsls	r3, r3, #3
 801d96c:	440b      	add	r3, r1
 801d96e:	330c      	adds	r3, #12
 801d970:	681a      	ldr	r2, [r3, #0]
 801d972:	68fb      	ldr	r3, [r7, #12]
 801d974:	429a      	cmp	r2, r3
 801d976:	d20b      	bcs.n	801d990 <get_slot+0x88>
		{
			oldest = transp_log[i].last_seen;
 801d978:	4931      	ldr	r1, [pc, #196]	; (801da40 <get_slot+0x138>)
 801d97a:	697a      	ldr	r2, [r7, #20]
 801d97c:	4613      	mov	r3, r2
 801d97e:	011b      	lsls	r3, r3, #4
 801d980:	1a9b      	subs	r3, r3, r2
 801d982:	00db      	lsls	r3, r3, #3
 801d984:	440b      	add	r3, r1
 801d986:	330c      	adds	r3, #12
 801d988:	681b      	ldr	r3, [r3, #0]
 801d98a:	60fb      	str	r3, [r7, #12]
			old_tag = i;
 801d98c:	697b      	ldr	r3, [r7, #20]
 801d98e:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_transp_total - 1; i++)
 801d990:	697b      	ldr	r3, [r7, #20]
 801d992:	3301      	adds	r3, #1
 801d994:	617b      	str	r3, [r7, #20]
 801d996:	697b      	ldr	r3, [r7, #20]
 801d998:	2b62      	cmp	r3, #98	; 0x62
 801d99a:	ddd7      	ble.n	801d94c <get_slot+0x44>
 801d99c:	e000      	b.n	801d9a0 <get_slot+0x98>
			break;							// found a slot. now use it. 
 801d99e:	bf00      	nop
		}
	}
	// catch if the list is full...
	if (i >= num_transp_total - 2)
 801d9a0:	697b      	ldr	r3, [r7, #20]
 801d9a2:	2b61      	cmp	r3, #97	; 0x61
 801d9a4:	dd0c      	ble.n	801d9c0 <get_slot+0xb8>
	{
		// we want to replace the oldest tag in the list
		i = old_tag;
 801d9a6:	693b      	ldr	r3, [r7, #16]
 801d9a8:	617b      	str	r3, [r7, #20]

		clear_transp(&transp_log[i]);		// clean the item of all data.
 801d9aa:	697a      	ldr	r2, [r7, #20]
 801d9ac:	4613      	mov	r3, r2
 801d9ae:	011b      	lsls	r3, r3, #4
 801d9b0:	1a9b      	subs	r3, r3, r2
 801d9b2:	00db      	lsls	r3, r3, #3
 801d9b4:	4a22      	ldr	r2, [pc, #136]	; (801da40 <get_slot+0x138>)
 801d9b6:	4413      	add	r3, r2
 801d9b8:	4618      	mov	r0, r3
 801d9ba:	f000 f86d 	bl	801da98 <clear_transp>
 801d9be:	e005      	b.n	801d9cc <get_slot+0xc4>
	}
	else
		transp_count++; 					// add the new transponder to the list. if we're replacing an old entry, list size doesn't change.
 801d9c0:	4b20      	ldr	r3, [pc, #128]	; (801da44 <get_slot+0x13c>)
 801d9c2:	781b      	ldrb	r3, [r3, #0]
 801d9c4:	3301      	adds	r3, #1
 801d9c6:	b2da      	uxtb	r2, r3
 801d9c8:	4b1e      	ldr	r3, [pc, #120]	; (801da44 <get_slot+0x13c>)
 801d9ca:	701a      	strb	r2, [r3, #0]

	// we now have a valid slot, lets ensure its list item is intact
	vListInitialiseItem(&(transp_log[i].listI));
 801d9cc:	697a      	ldr	r2, [r7, #20]
 801d9ce:	4613      	mov	r3, r2
 801d9d0:	011b      	lsls	r3, r3, #4
 801d9d2:	1a9b      	subs	r3, r3, r2
 801d9d4:	00db      	lsls	r3, r3, #3
 801d9d6:	3360      	adds	r3, #96	; 0x60
 801d9d8:	4a19      	ldr	r2, [pc, #100]	; (801da40 <get_slot+0x138>)
 801d9da:	4413      	add	r3, r2
 801d9dc:	3304      	adds	r3, #4
 801d9de:	4618      	mov	r0, r3
 801d9e0:	f000 f950 	bl	801dc84 <vListInitialiseItem>
	transp_log[i].listI.pvOwner = &transp_log[i];
 801d9e4:	697a      	ldr	r2, [r7, #20]
 801d9e6:	4613      	mov	r3, r2
 801d9e8:	011b      	lsls	r3, r3, #4
 801d9ea:	1a9b      	subs	r3, r3, r2
 801d9ec:	00db      	lsls	r3, r3, #3
 801d9ee:	4a14      	ldr	r2, [pc, #80]	; (801da40 <get_slot+0x138>)
 801d9f0:	1899      	adds	r1, r3, r2
 801d9f2:	4813      	ldr	r0, [pc, #76]	; (801da40 <get_slot+0x138>)
 801d9f4:	697a      	ldr	r2, [r7, #20]
 801d9f6:	4613      	mov	r3, r2
 801d9f8:	011b      	lsls	r3, r3, #4
 801d9fa:	1a9b      	subs	r3, r3, r2
 801d9fc:	00db      	lsls	r3, r3, #3
 801d9fe:	4403      	add	r3, r0
 801da00:	3370      	adds	r3, #112	; 0x70
 801da02:	6019      	str	r1, [r3, #0]
	transp_log[i].listI.xItemValue = 0xFF00;		// just give it a large value to go to the back...
 801da04:	490e      	ldr	r1, [pc, #56]	; (801da40 <get_slot+0x138>)
 801da06:	697a      	ldr	r2, [r7, #20]
 801da08:	4613      	mov	r3, r2
 801da0a:	011b      	lsls	r3, r3, #4
 801da0c:	1a9b      	subs	r3, r3, r2
 801da0e:	00db      	lsls	r3, r3, #3
 801da10:	440b      	add	r3, r1
 801da12:	3364      	adds	r3, #100	; 0x64
 801da14:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 801da18:	601a      	str	r2, [r3, #0]
	vListInsert(&Tag_list, &transp_log[i].listI);
 801da1a:	697a      	ldr	r2, [r7, #20]
 801da1c:	4613      	mov	r3, r2
 801da1e:	011b      	lsls	r3, r3, #4
 801da20:	1a9b      	subs	r3, r3, r2
 801da22:	00db      	lsls	r3, r3, #3
 801da24:	3360      	adds	r3, #96	; 0x60
 801da26:	4a06      	ldr	r2, [pc, #24]	; (801da40 <get_slot+0x138>)
 801da28:	4413      	add	r3, r2
 801da2a:	3304      	adds	r3, #4
 801da2c:	4619      	mov	r1, r3
 801da2e:	4806      	ldr	r0, [pc, #24]	; (801da48 <get_slot+0x140>)
 801da30:	f000 f935 	bl	801dc9e <vListInsert>

	return i;
 801da34:	697b      	ldr	r3, [r7, #20]
}
 801da36:	4618      	mov	r0, r3
 801da38:	3718      	adds	r7, #24
 801da3a:	46bd      	mov	sp, r7
 801da3c:	bd80      	pop	{r7, pc}
 801da3e:	bf00      	nop
 801da40:	20034ca4 	.word	0x20034ca4
 801da44:	20020cc0 	.word	0x20020cc0
 801da48:	20037b84 	.word	0x20037b84

0801da4c <clear_transp_log>:
		transp_log[list_item].type = i%16;
	}
}

void clear_transp_log(void)
{
 801da4c:	b580      	push	{r7, lr}
 801da4e:	b082      	sub	sp, #8
 801da50:	af00      	add	r7, sp, #0
	int i;
	for (i = 0; i < num_transp_total - 1; i++)
 801da52:	2300      	movs	r3, #0
 801da54:	607b      	str	r3, [r7, #4]
 801da56:	e00c      	b.n	801da72 <clear_transp_log+0x26>
	{
		clear_transp(&transp_log[i]);
 801da58:	687a      	ldr	r2, [r7, #4]
 801da5a:	4613      	mov	r3, r2
 801da5c:	011b      	lsls	r3, r3, #4
 801da5e:	1a9b      	subs	r3, r3, r2
 801da60:	00db      	lsls	r3, r3, #3
 801da62:	4a0a      	ldr	r2, [pc, #40]	; (801da8c <clear_transp_log+0x40>)
 801da64:	4413      	add	r3, r2
 801da66:	4618      	mov	r0, r3
 801da68:	f000 f816 	bl	801da98 <clear_transp>
	for (i = 0; i < num_transp_total - 1; i++)
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	3301      	adds	r3, #1
 801da70:	607b      	str	r3, [r7, #4]
 801da72:	687b      	ldr	r3, [r7, #4]
 801da74:	2b62      	cmp	r3, #98	; 0x62
 801da76:	ddef      	ble.n	801da58 <clear_transp_log+0xc>
	}

	transp_count = 0;
 801da78:	4b05      	ldr	r3, [pc, #20]	; (801da90 <clear_transp_log+0x44>)
 801da7a:	2200      	movs	r2, #0
 801da7c:	701a      	strb	r2, [r3, #0]

	//////////////////////
	vListInitialise(&Tag_list);
 801da7e:	4805      	ldr	r0, [pc, #20]	; (801da94 <clear_transp_log+0x48>)
 801da80:	f000 f8e0 	bl	801dc44 <vListInitialise>
	
	
//	random_tag_generator();
}
 801da84:	bf00      	nop
 801da86:	3708      	adds	r7, #8
 801da88:	46bd      	mov	sp, r7
 801da8a:	bd80      	pop	{r7, pc}
 801da8c:	20034ca4 	.word	0x20034ca4
 801da90:	20020cc0 	.word	0x20020cc0
 801da94:	20037b84 	.word	0x20037b84

0801da98 <clear_transp>:
	}
	return count;
}

void clear_transp(_Transpondert* T)
{
 801da98:	b580      	push	{r7, lr}
 801da9a:	b082      	sub	sp, #8
 801da9c:	af00      	add	r7, sp, #0
 801da9e:	6078      	str	r0, [r7, #4]
	if(T->listI.pvOwner != 0)
 801daa0:	687b      	ldr	r3, [r7, #4]
 801daa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801daa4:	2b00      	cmp	r3, #0
 801daa6:	d004      	beq.n	801dab2 <clear_transp+0x1a>
		uxListRemove(&T->listI); // remove the old entry in the list.
 801daa8:	687b      	ldr	r3, [r7, #4]
 801daaa:	3364      	adds	r3, #100	; 0x64
 801daac:	4618      	mov	r0, r3
 801daae:	f000 f92f 	bl	801dd10 <uxListRemove>


	T->UID = 0;
 801dab2:	687b      	ldr	r3, [r7, #4]
 801dab4:	2200      	movs	r2, #0
 801dab6:	601a      	str	r2, [r3, #0]
	T->last_seen = 0;
 801dab8:	687b      	ldr	r3, [r7, #4]
 801daba:	2200      	movs	r2, #0
 801dabc:	60da      	str	r2, [r3, #12]
	T->type = 0;
 801dabe:	687b      	ldr	r3, [r7, #4]
 801dac0:	2200      	movs	r2, #0
 801dac2:	711a      	strb	r2, [r3, #4]
	T->group = 0;
 801dac4:	687b      	ldr	r3, [r7, #4]
 801dac6:	2200      	movs	r2, #0
 801dac8:	715a      	strb	r2, [r3, #5]
	T->status = 0;
 801daca:	687b      	ldr	r3, [r7, #4]
 801dacc:	2200      	movs	r2, #0
 801dace:	719a      	strb	r2, [r3, #6]
	T->ManTagAck = 0;
 801dad0:	687b      	ldr	r3, [r7, #4]
 801dad2:	2200      	movs	r2, #0
 801dad4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	T->rssi = 0;
 801dad8:	687b      	ldr	r3, [r7, #4]
 801dada:	2200      	movs	r2, #0
 801dadc:	71da      	strb	r2, [r3, #7]
	T->volts = 0;
 801dade:	687b      	ldr	r3, [r7, #4]
 801dae0:	2200      	movs	r2, #0
 801dae2:	721a      	strb	r2, [r3, #8]
	T->SlaveID = 0xFF;
 801dae4:	687b      	ldr	r3, [r7, #4]
 801dae6:	22ff      	movs	r2, #255	; 0xff
 801dae8:	725a      	strb	r2, [r3, #9]
	T->VehicleID = 0xFFFF;
 801daea:	687b      	ldr	r3, [r7, #4]
 801daec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801daf0:	611a      	str	r2, [r3, #16]
	T->range_retries = 0;
 801daf2:	687b      	ldr	r3, [r7, #4]
 801daf4:	2200      	movs	r2, #0
 801daf6:	771a      	strb	r2, [r3, #28]
	T->range_needed = 0;
 801daf8:	687b      	ldr	r3, [r7, #4]
 801dafa:	2200      	movs	r2, #0
 801dafc:	775a      	strb	r2, [r3, #29]
	T->Dist = 0;
 801dafe:	687b      	ldr	r3, [r7, #4]
 801db00:	2200      	movs	r2, #0
 801db02:	83da      	strh	r2, [r3, #30]
	T->kind = unknown;
 801db04:	687b      	ldr	r3, [r7, #4]
 801db06:	2200      	movs	r2, #0
 801db08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	T->LF.RSSI = -1;
 801db0c:	687b      	ldr	r3, [r7, #4]
 801db0e:	22ff      	movs	r2, #255	; 0xff
 801db10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	T->LF.last_LF = 0;
 801db14:	687b      	ldr	r3, [r7, #4]
 801db16:	2200      	movs	r2, #0
 801db18:	62da      	str	r2, [r3, #44]	; 0x2c
	T->LF.VehicleID = 0;
 801db1a:	687b      	ldr	r3, [r7, #4]
 801db1c:	2200      	movs	r2, #0
 801db1e:	629a      	str	r2, [r3, #40]	; 0x28
	T->GPS_Data.Longitude = 0;
 801db20:	687b      	ldr	r3, [r7, #4]
 801db22:	2200      	movs	r2, #0
 801db24:	631a      	str	r2, [r3, #48]	; 0x30
	T->GPS_Data.Latitude = 0;
 801db26:	687b      	ldr	r3, [r7, #4]
 801db28:	2200      	movs	r2, #0
 801db2a:	635a      	str	r2, [r3, #52]	; 0x34
	T->GPS_Data.FixType = 0;
 801db2c:	687b      	ldr	r3, [r7, #4]
 801db2e:	2200      	movs	r2, #0
 801db30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	T->GPS_Data.HorizontalAccuracy = 0;
 801db34:	687b      	ldr	r3, [r7, #4]
 801db36:	2200      	movs	r2, #0
 801db38:	63da      	str	r2, [r3, #60]	; 0x3c
	T->GPS_Data.VerticalAccuracy = 0;
 801db3a:	687b      	ldr	r3, [r7, #4]
 801db3c:	2200      	movs	r2, #0
 801db3e:	641a      	str	r2, [r3, #64]	; 0x40
	T->GPS_Data.Speed = 0;
 801db40:	687b      	ldr	r3, [r7, #4]
 801db42:	2200      	movs	r2, #0
 801db44:	645a      	str	r2, [r3, #68]	; 0x44
	T->GPS_Data.HeadingVehicle = 0;
 801db46:	687b      	ldr	r3, [r7, #4]
 801db48:	2200      	movs	r2, #0
 801db4a:	649a      	str	r2, [r3, #72]	; 0x48
	T->GPS_Data.FixAge = 0xFF;
 801db4c:	687b      	ldr	r3, [r7, #4]
 801db4e:	22ff      	movs	r2, #255	; 0xff
 801db50:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

#ifdef USE_TAG_NAME
	memset(T->name, 0, STR_MAX);
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	3355      	adds	r3, #85	; 0x55
 801db58:	220f      	movs	r2, #15
 801db5a:	2100      	movs	r1, #0
 801db5c:	4618      	mov	r0, r3
 801db5e:	f000 fb78 	bl	801e252 <memset>
#ifdef traffic_system
	T->current_gate = 0;
	T->last_gate = 0;
	T->last_seen_gate = 0;
#endif
}
 801db62:	bf00      	nop
 801db64:	3708      	adds	r7, #8
 801db66:	46bd      	mov	sp, r7
 801db68:	bd80      	pop	{r7, pc}

0801db6a <crc16>:
 * working code to calculate crc16 CCITT
 * @param data_p
 * @param length
 */
unsigned short crc16(unsigned char* data_p, unsigned short length)
{
 801db6a:	b480      	push	{r7}
 801db6c:	b085      	sub	sp, #20
 801db6e:	af00      	add	r7, sp, #0
 801db70:	6078      	str	r0, [r7, #4]
 801db72:	460b      	mov	r3, r1
 801db74:	807b      	strh	r3, [r7, #2]
	unsigned char x;
	unsigned short crc = 0xFFFF;
 801db76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801db7a:	81fb      	strh	r3, [r7, #14]

	while (length--)
 801db7c:	e025      	b.n	801dbca <crc16+0x60>
	{
		x = crc >> 8 ^ *data_p++;
 801db7e:	89fb      	ldrh	r3, [r7, #14]
 801db80:	0a1b      	lsrs	r3, r3, #8
 801db82:	b29b      	uxth	r3, r3
 801db84:	b2da      	uxtb	r2, r3
 801db86:	687b      	ldr	r3, [r7, #4]
 801db88:	1c59      	adds	r1, r3, #1
 801db8a:	6079      	str	r1, [r7, #4]
 801db8c:	781b      	ldrb	r3, [r3, #0]
 801db8e:	4053      	eors	r3, r2
 801db90:	737b      	strb	r3, [r7, #13]
		x ^= x >> 4;
 801db92:	7b7b      	ldrb	r3, [r7, #13]
 801db94:	091b      	lsrs	r3, r3, #4
 801db96:	b2da      	uxtb	r2, r3
 801db98:	7b7b      	ldrb	r3, [r7, #13]
 801db9a:	4053      	eors	r3, r2
 801db9c:	737b      	strb	r3, [r7, #13]
		crc = (crc << 8) ^ ((unsigned short) (x << 12)) ^ ((unsigned short) (x << 5)) ^ ((unsigned short) x);
 801db9e:	89fb      	ldrh	r3, [r7, #14]
 801dba0:	021b      	lsls	r3, r3, #8
 801dba2:	b21a      	sxth	r2, r3
 801dba4:	7b7b      	ldrb	r3, [r7, #13]
 801dba6:	b29b      	uxth	r3, r3
 801dba8:	031b      	lsls	r3, r3, #12
 801dbaa:	b29b      	uxth	r3, r3
 801dbac:	b21b      	sxth	r3, r3
 801dbae:	4053      	eors	r3, r2
 801dbb0:	b21a      	sxth	r2, r3
 801dbb2:	7b7b      	ldrb	r3, [r7, #13]
 801dbb4:	b29b      	uxth	r3, r3
 801dbb6:	015b      	lsls	r3, r3, #5
 801dbb8:	b29b      	uxth	r3, r3
 801dbba:	b21b      	sxth	r3, r3
 801dbbc:	4053      	eors	r3, r2
 801dbbe:	b21a      	sxth	r2, r3
 801dbc0:	7b7b      	ldrb	r3, [r7, #13]
 801dbc2:	b21b      	sxth	r3, r3
 801dbc4:	4053      	eors	r3, r2
 801dbc6:	b21b      	sxth	r3, r3
 801dbc8:	81fb      	strh	r3, [r7, #14]
	while (length--)
 801dbca:	887b      	ldrh	r3, [r7, #2]
 801dbcc:	1e5a      	subs	r2, r3, #1
 801dbce:	807a      	strh	r2, [r7, #2]
 801dbd0:	2b00      	cmp	r3, #0
 801dbd2:	d1d4      	bne.n	801db7e <crc16+0x14>
	}
	return crc;
 801dbd4:	89fb      	ldrh	r3, [r7, #14]
}
 801dbd6:	4618      	mov	r0, r3
 801dbd8:	3714      	adds	r7, #20
 801dbda:	46bd      	mov	sp, r7
 801dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dbe0:	4770      	bx	lr

0801dbe2 <check_frame_crc>:
	*lenout = len+6;
	return buff;
}

bool check_frame_crc(uint8_t* data, uint8_t len)
{
 801dbe2:	b580      	push	{r7, lr}
 801dbe4:	b084      	sub	sp, #16
 801dbe6:	af00      	add	r7, sp, #0
 801dbe8:	6078      	str	r0, [r7, #4]
 801dbea:	460b      	mov	r3, r1
 801dbec:	70fb      	strb	r3, [r7, #3]
	unsigned short crc; 
	if((data[0] == SOF1) && (data[1] == SOF2) && (data[2] == len))
 801dbee:	687b      	ldr	r3, [r7, #4]
 801dbf0:	781b      	ldrb	r3, [r3, #0]
 801dbf2:	2b7e      	cmp	r3, #126	; 0x7e
 801dbf4:	d121      	bne.n	801dc3a <check_frame_crc+0x58>
 801dbf6:	687b      	ldr	r3, [r7, #4]
 801dbf8:	3301      	adds	r3, #1
 801dbfa:	781b      	ldrb	r3, [r3, #0]
 801dbfc:	2be7      	cmp	r3, #231	; 0xe7
 801dbfe:	d11c      	bne.n	801dc3a <check_frame_crc+0x58>
 801dc00:	687b      	ldr	r3, [r7, #4]
 801dc02:	3302      	adds	r3, #2
 801dc04:	781b      	ldrb	r3, [r3, #0]
 801dc06:	78fa      	ldrb	r2, [r7, #3]
 801dc08:	429a      	cmp	r2, r3
 801dc0a:	d116      	bne.n	801dc3a <check_frame_crc+0x58>
	{
		crc = *(uint16_t*)(data + 3 + len);
 801dc0c:	78fb      	ldrb	r3, [r7, #3]
 801dc0e:	3303      	adds	r3, #3
 801dc10:	687a      	ldr	r2, [r7, #4]
 801dc12:	4413      	add	r3, r2
 801dc14:	881b      	ldrh	r3, [r3, #0]
 801dc16:	81fb      	strh	r3, [r7, #14]
		if(crc == crc16(data + 3, len))
 801dc18:	687b      	ldr	r3, [r7, #4]
 801dc1a:	3303      	adds	r3, #3
 801dc1c:	78fa      	ldrb	r2, [r7, #3]
 801dc1e:	b292      	uxth	r2, r2
 801dc20:	4611      	mov	r1, r2
 801dc22:	4618      	mov	r0, r3
 801dc24:	f7ff ffa1 	bl	801db6a <crc16>
 801dc28:	4603      	mov	r3, r0
 801dc2a:	461a      	mov	r2, r3
 801dc2c:	89fb      	ldrh	r3, [r7, #14]
 801dc2e:	4293      	cmp	r3, r2
 801dc30:	d101      	bne.n	801dc36 <check_frame_crc+0x54>
			return true;
 801dc32:	2301      	movs	r3, #1
 801dc34:	e002      	b.n	801dc3c <check_frame_crc+0x5a>
		else
			return false;
 801dc36:	2300      	movs	r3, #0
 801dc38:	e000      	b.n	801dc3c <check_frame_crc+0x5a>
	}	
	return false;
 801dc3a:	2300      	movs	r3, #0
}
 801dc3c:	4618      	mov	r0, r3
 801dc3e:	3710      	adds	r7, #16
 801dc40:	46bd      	mov	sp, r7
 801dc42:	bd80      	pop	{r7, pc}

0801dc44 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList * const pxList )
{
 801dc44:	b480      	push	{r7}
 801dc46:	b083      	sub	sp, #12
 801dc48:	af00      	add	r7, sp, #0
 801dc4a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801dc4c:	687b      	ldr	r3, [r7, #4]
 801dc4e:	f103 0208 	add.w	r2, r3, #8
 801dc52:	687b      	ldr	r3, [r7, #4]
 801dc54:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801dc56:	687b      	ldr	r3, [r7, #4]
 801dc58:	f04f 32ff 	mov.w	r2, #4294967295
 801dc5c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801dc5e:	687b      	ldr	r3, [r7, #4]
 801dc60:	f103 0208 	add.w	r2, r3, #8
 801dc64:	687b      	ldr	r3, [r7, #4]
 801dc66:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801dc68:	687b      	ldr	r3, [r7, #4]
 801dc6a:	f103 0208 	add.w	r2, r3, #8
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 801dc72:	687b      	ldr	r3, [r7, #4]
 801dc74:	2200      	movs	r2, #0
 801dc76:	601a      	str	r2, [r3, #0]
}
 801dc78:	bf00      	nop
 801dc7a:	370c      	adds	r7, #12
 801dc7c:	46bd      	mov	sp, r7
 801dc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc82:	4770      	bx	lr

0801dc84 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem * const pxItem )
{
 801dc84:	b480      	push	{r7}
 801dc86:	b083      	sub	sp, #12
 801dc88:	af00      	add	r7, sp, #0
 801dc8a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 801dc8c:	687b      	ldr	r3, [r7, #4]
 801dc8e:	2200      	movs	r2, #0
 801dc90:	611a      	str	r2, [r3, #16]
}
 801dc92:	bf00      	nop
 801dc94:	370c      	adds	r7, #12
 801dc96:	46bd      	mov	sp, r7
 801dc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc9c:	4770      	bx	lr

0801dc9e <vListInsert>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( xList * const pxList, xListItem * const pxNewListItem )
{
 801dc9e:	b480      	push	{r7}
 801dca0:	b085      	sub	sp, #20
 801dca2:	af00      	add	r7, sp, #0
 801dca4:	6078      	str	r0, [r7, #4]
 801dca6:	6039      	str	r1, [r7, #0]
xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 801dca8:	683b      	ldr	r3, [r7, #0]
 801dcaa:	681b      	ldr	r3, [r3, #0]
 801dcac:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801dcae:	68bb      	ldr	r3, [r7, #8]
 801dcb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801dcb4:	d103      	bne.n	801dcbe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801dcb6:	687b      	ldr	r3, [r7, #4]
 801dcb8:	691b      	ldr	r3, [r3, #16]
 801dcba:	60fb      	str	r3, [r7, #12]
 801dcbc:	e00c      	b.n	801dcd8 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801dcbe:	687b      	ldr	r3, [r7, #4]
 801dcc0:	3308      	adds	r3, #8
 801dcc2:	60fb      	str	r3, [r7, #12]
 801dcc4:	e002      	b.n	801dccc <vListInsert+0x2e>
 801dcc6:	68fb      	ldr	r3, [r7, #12]
 801dcc8:	685b      	ldr	r3, [r3, #4]
 801dcca:	60fb      	str	r3, [r7, #12]
 801dccc:	68fb      	ldr	r3, [r7, #12]
 801dcce:	685b      	ldr	r3, [r3, #4]
 801dcd0:	681a      	ldr	r2, [r3, #0]
 801dcd2:	68bb      	ldr	r3, [r7, #8]
 801dcd4:	429a      	cmp	r2, r3
 801dcd6:	d9f6      	bls.n	801dcc6 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801dcd8:	68fb      	ldr	r3, [r7, #12]
 801dcda:	685a      	ldr	r2, [r3, #4]
 801dcdc:	683b      	ldr	r3, [r7, #0]
 801dcde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801dce0:	683b      	ldr	r3, [r7, #0]
 801dce2:	685b      	ldr	r3, [r3, #4]
 801dce4:	683a      	ldr	r2, [r7, #0]
 801dce6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801dce8:	683b      	ldr	r3, [r7, #0]
 801dcea:	68fa      	ldr	r2, [r7, #12]
 801dcec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801dcee:	68fb      	ldr	r3, [r7, #12]
 801dcf0:	683a      	ldr	r2, [r7, #0]
 801dcf2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 801dcf4:	683b      	ldr	r3, [r7, #0]
 801dcf6:	687a      	ldr	r2, [r7, #4]
 801dcf8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801dcfa:	687b      	ldr	r3, [r7, #4]
 801dcfc:	681b      	ldr	r3, [r3, #0]
 801dcfe:	1c5a      	adds	r2, r3, #1
 801dd00:	687b      	ldr	r3, [r7, #4]
 801dd02:	601a      	str	r2, [r3, #0]
}
 801dd04:	bf00      	nop
 801dd06:	3714      	adds	r7, #20
 801dd08:	46bd      	mov	sp, r7
 801dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd0e:	4770      	bx	lr

0801dd10 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem * const pxItemToRemove )
{
 801dd10:	b480      	push	{r7}
 801dd12:	b085      	sub	sp, #20
 801dd14:	af00      	add	r7, sp, #0
 801dd16:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801dd18:	687b      	ldr	r3, [r7, #4]
 801dd1a:	685b      	ldr	r3, [r3, #4]
 801dd1c:	687a      	ldr	r2, [r7, #4]
 801dd1e:	6892      	ldr	r2, [r2, #8]
 801dd20:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	689b      	ldr	r3, [r3, #8]
 801dd26:	687a      	ldr	r2, [r7, #4]
 801dd28:	6852      	ldr	r2, [r2, #4]
 801dd2a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 801dd2c:	687b      	ldr	r3, [r7, #4]
 801dd2e:	691b      	ldr	r3, [r3, #16]
 801dd30:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801dd32:	68fb      	ldr	r3, [r7, #12]
 801dd34:	685a      	ldr	r2, [r3, #4]
 801dd36:	687b      	ldr	r3, [r7, #4]
 801dd38:	429a      	cmp	r2, r3
 801dd3a:	d103      	bne.n	801dd44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801dd3c:	687b      	ldr	r3, [r7, #4]
 801dd3e:	689a      	ldr	r2, [r3, #8]
 801dd40:	68fb      	ldr	r3, [r7, #12]
 801dd42:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 801dd44:	687b      	ldr	r3, [r7, #4]
 801dd46:	2200      	movs	r2, #0
 801dd48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801dd4a:	68fb      	ldr	r3, [r7, #12]
 801dd4c:	681b      	ldr	r3, [r3, #0]
 801dd4e:	1e5a      	subs	r2, r3, #1
 801dd50:	68fb      	ldr	r3, [r7, #12]
 801dd52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801dd54:	68fb      	ldr	r3, [r7, #12]
 801dd56:	681b      	ldr	r3, [r3, #0]
}
 801dd58:	4618      	mov	r0, r3
 801dd5a:	3714      	adds	r7, #20
 801dd5c:	46bd      	mov	sp, r7
 801dd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd62:	4770      	bx	lr

0801dd64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 801dd64:	f8df d034 	ldr.w	sp, [pc, #52]	; 801dd9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801dd68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801dd6a:	e003      	b.n	801dd74 <LoopCopyDataInit>

0801dd6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 801dd6c:	4b0c      	ldr	r3, [pc, #48]	; (801dda0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801dd6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801dd70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801dd72:	3104      	adds	r1, #4

0801dd74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 801dd74:	480b      	ldr	r0, [pc, #44]	; (801dda4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801dd76:	4b0c      	ldr	r3, [pc, #48]	; (801dda8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801dd78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801dd7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 801dd7c:	d3f6      	bcc.n	801dd6c <CopyDataInit>
  ldr  r2, =_sbss
 801dd7e:	4a0b      	ldr	r2, [pc, #44]	; (801ddac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801dd80:	e002      	b.n	801dd88 <LoopFillZerobss>

0801dd82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801dd82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 801dd84:	f842 3b04 	str.w	r3, [r2], #4

0801dd88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801dd88:	4b09      	ldr	r3, [pc, #36]	; (801ddb0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801dd8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 801dd8c:	d3f9      	bcc.n	801dd82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801dd8e:	f7ff f8a3 	bl	801ced8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801dd92:	f000 f811 	bl	801ddb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801dd96:	f7fe fe45 	bl	801ca24 <main>
  bx  lr    
 801dd9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801dd9c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 801dda0:	08025468 	.word	0x08025468
  ldr  r0, =_sdata
 801dda4:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 801dda8:	200207b0 	.word	0x200207b0
  ldr  r2, =_sbss
 801ddac:	200207b0 	.word	0x200207b0
  ldr  r3, = _ebss
 801ddb0:	20037ba8 	.word	0x20037ba8

0801ddb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801ddb4:	e7fe      	b.n	801ddb4 <ADC_IRQHandler>
	...

0801ddb8 <__libc_init_array>:
 801ddb8:	b570      	push	{r4, r5, r6, lr}
 801ddba:	4e0d      	ldr	r6, [pc, #52]	; (801ddf0 <__libc_init_array+0x38>)
 801ddbc:	4c0d      	ldr	r4, [pc, #52]	; (801ddf4 <__libc_init_array+0x3c>)
 801ddbe:	1ba4      	subs	r4, r4, r6
 801ddc0:	10a4      	asrs	r4, r4, #2
 801ddc2:	2500      	movs	r5, #0
 801ddc4:	42a5      	cmp	r5, r4
 801ddc6:	d109      	bne.n	801dddc <__libc_init_array+0x24>
 801ddc8:	4e0b      	ldr	r6, [pc, #44]	; (801ddf8 <__libc_init_array+0x40>)
 801ddca:	4c0c      	ldr	r4, [pc, #48]	; (801ddfc <__libc_init_array+0x44>)
 801ddcc:	f002 ff48 	bl	8020c60 <_init>
 801ddd0:	1ba4      	subs	r4, r4, r6
 801ddd2:	10a4      	asrs	r4, r4, #2
 801ddd4:	2500      	movs	r5, #0
 801ddd6:	42a5      	cmp	r5, r4
 801ddd8:	d105      	bne.n	801dde6 <__libc_init_array+0x2e>
 801ddda:	bd70      	pop	{r4, r5, r6, pc}
 801dddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801dde0:	4798      	blx	r3
 801dde2:	3501      	adds	r5, #1
 801dde4:	e7ee      	b.n	801ddc4 <__libc_init_array+0xc>
 801dde6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801ddea:	4798      	blx	r3
 801ddec:	3501      	adds	r5, #1
 801ddee:	e7f2      	b.n	801ddd6 <__libc_init_array+0x1e>
 801ddf0:	08025460 	.word	0x08025460
 801ddf4:	08025460 	.word	0x08025460
 801ddf8:	08025460 	.word	0x08025460
 801ddfc:	08025464 	.word	0x08025464

0801de00 <malloc>:
 801de00:	4b02      	ldr	r3, [pc, #8]	; (801de0c <malloc+0xc>)
 801de02:	4601      	mov	r1, r0
 801de04:	6818      	ldr	r0, [r3, #0]
 801de06:	f000 b80b 	b.w	801de20 <_malloc_r>
 801de0a:	bf00      	nop
 801de0c:	20020550 	.word	0x20020550

0801de10 <free>:
 801de10:	4b02      	ldr	r3, [pc, #8]	; (801de1c <free+0xc>)
 801de12:	4601      	mov	r1, r0
 801de14:	6818      	ldr	r0, [r3, #0]
 801de16:	f002 b917 	b.w	8020048 <_free_r>
 801de1a:	bf00      	nop
 801de1c:	20020550 	.word	0x20020550

0801de20 <_malloc_r>:
 801de20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de24:	f101 040b 	add.w	r4, r1, #11
 801de28:	2c16      	cmp	r4, #22
 801de2a:	4681      	mov	r9, r0
 801de2c:	d907      	bls.n	801de3e <_malloc_r+0x1e>
 801de2e:	f034 0407 	bics.w	r4, r4, #7
 801de32:	d505      	bpl.n	801de40 <_malloc_r+0x20>
 801de34:	230c      	movs	r3, #12
 801de36:	f8c9 3000 	str.w	r3, [r9]
 801de3a:	2600      	movs	r6, #0
 801de3c:	e131      	b.n	801e0a2 <_malloc_r+0x282>
 801de3e:	2410      	movs	r4, #16
 801de40:	428c      	cmp	r4, r1
 801de42:	d3f7      	bcc.n	801de34 <_malloc_r+0x14>
 801de44:	4648      	mov	r0, r9
 801de46:	f000 fa0d 	bl	801e264 <__malloc_lock>
 801de4a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 801de4e:	4d9c      	ldr	r5, [pc, #624]	; (801e0c0 <_malloc_r+0x2a0>)
 801de50:	d236      	bcs.n	801dec0 <_malloc_r+0xa0>
 801de52:	f104 0208 	add.w	r2, r4, #8
 801de56:	442a      	add	r2, r5
 801de58:	f1a2 0108 	sub.w	r1, r2, #8
 801de5c:	6856      	ldr	r6, [r2, #4]
 801de5e:	428e      	cmp	r6, r1
 801de60:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 801de64:	d102      	bne.n	801de6c <_malloc_r+0x4c>
 801de66:	68d6      	ldr	r6, [r2, #12]
 801de68:	42b2      	cmp	r2, r6
 801de6a:	d010      	beq.n	801de8e <_malloc_r+0x6e>
 801de6c:	6873      	ldr	r3, [r6, #4]
 801de6e:	68f2      	ldr	r2, [r6, #12]
 801de70:	68b1      	ldr	r1, [r6, #8]
 801de72:	f023 0303 	bic.w	r3, r3, #3
 801de76:	60ca      	str	r2, [r1, #12]
 801de78:	4433      	add	r3, r6
 801de7a:	6091      	str	r1, [r2, #8]
 801de7c:	685a      	ldr	r2, [r3, #4]
 801de7e:	f042 0201 	orr.w	r2, r2, #1
 801de82:	605a      	str	r2, [r3, #4]
 801de84:	4648      	mov	r0, r9
 801de86:	f000 f9f3 	bl	801e270 <__malloc_unlock>
 801de8a:	3608      	adds	r6, #8
 801de8c:	e109      	b.n	801e0a2 <_malloc_r+0x282>
 801de8e:	3302      	adds	r3, #2
 801de90:	4a8c      	ldr	r2, [pc, #560]	; (801e0c4 <_malloc_r+0x2a4>)
 801de92:	692e      	ldr	r6, [r5, #16]
 801de94:	4296      	cmp	r6, r2
 801de96:	4611      	mov	r1, r2
 801de98:	d06d      	beq.n	801df76 <_malloc_r+0x156>
 801de9a:	6870      	ldr	r0, [r6, #4]
 801de9c:	f020 0003 	bic.w	r0, r0, #3
 801dea0:	1b07      	subs	r7, r0, r4
 801dea2:	2f0f      	cmp	r7, #15
 801dea4:	dd47      	ble.n	801df36 <_malloc_r+0x116>
 801dea6:	1933      	adds	r3, r6, r4
 801dea8:	f044 0401 	orr.w	r4, r4, #1
 801deac:	6074      	str	r4, [r6, #4]
 801deae:	616b      	str	r3, [r5, #20]
 801deb0:	612b      	str	r3, [r5, #16]
 801deb2:	60da      	str	r2, [r3, #12]
 801deb4:	609a      	str	r2, [r3, #8]
 801deb6:	f047 0201 	orr.w	r2, r7, #1
 801deba:	605a      	str	r2, [r3, #4]
 801debc:	5037      	str	r7, [r6, r0]
 801debe:	e7e1      	b.n	801de84 <_malloc_r+0x64>
 801dec0:	0a63      	lsrs	r3, r4, #9
 801dec2:	d02a      	beq.n	801df1a <_malloc_r+0xfa>
 801dec4:	2b04      	cmp	r3, #4
 801dec6:	d812      	bhi.n	801deee <_malloc_r+0xce>
 801dec8:	09a3      	lsrs	r3, r4, #6
 801deca:	3338      	adds	r3, #56	; 0x38
 801decc:	1c5a      	adds	r2, r3, #1
 801dece:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801ded2:	f1a2 0008 	sub.w	r0, r2, #8
 801ded6:	6856      	ldr	r6, [r2, #4]
 801ded8:	4286      	cmp	r6, r0
 801deda:	d006      	beq.n	801deea <_malloc_r+0xca>
 801dedc:	6872      	ldr	r2, [r6, #4]
 801dede:	f022 0203 	bic.w	r2, r2, #3
 801dee2:	1b11      	subs	r1, r2, r4
 801dee4:	290f      	cmp	r1, #15
 801dee6:	dd1c      	ble.n	801df22 <_malloc_r+0x102>
 801dee8:	3b01      	subs	r3, #1
 801deea:	3301      	adds	r3, #1
 801deec:	e7d0      	b.n	801de90 <_malloc_r+0x70>
 801deee:	2b14      	cmp	r3, #20
 801def0:	d801      	bhi.n	801def6 <_malloc_r+0xd6>
 801def2:	335b      	adds	r3, #91	; 0x5b
 801def4:	e7ea      	b.n	801decc <_malloc_r+0xac>
 801def6:	2b54      	cmp	r3, #84	; 0x54
 801def8:	d802      	bhi.n	801df00 <_malloc_r+0xe0>
 801defa:	0b23      	lsrs	r3, r4, #12
 801defc:	336e      	adds	r3, #110	; 0x6e
 801defe:	e7e5      	b.n	801decc <_malloc_r+0xac>
 801df00:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 801df04:	d802      	bhi.n	801df0c <_malloc_r+0xec>
 801df06:	0be3      	lsrs	r3, r4, #15
 801df08:	3377      	adds	r3, #119	; 0x77
 801df0a:	e7df      	b.n	801decc <_malloc_r+0xac>
 801df0c:	f240 5254 	movw	r2, #1364	; 0x554
 801df10:	4293      	cmp	r3, r2
 801df12:	d804      	bhi.n	801df1e <_malloc_r+0xfe>
 801df14:	0ca3      	lsrs	r3, r4, #18
 801df16:	337c      	adds	r3, #124	; 0x7c
 801df18:	e7d8      	b.n	801decc <_malloc_r+0xac>
 801df1a:	233f      	movs	r3, #63	; 0x3f
 801df1c:	e7d6      	b.n	801decc <_malloc_r+0xac>
 801df1e:	237e      	movs	r3, #126	; 0x7e
 801df20:	e7d4      	b.n	801decc <_malloc_r+0xac>
 801df22:	2900      	cmp	r1, #0
 801df24:	68f1      	ldr	r1, [r6, #12]
 801df26:	db04      	blt.n	801df32 <_malloc_r+0x112>
 801df28:	68b3      	ldr	r3, [r6, #8]
 801df2a:	60d9      	str	r1, [r3, #12]
 801df2c:	608b      	str	r3, [r1, #8]
 801df2e:	18b3      	adds	r3, r6, r2
 801df30:	e7a4      	b.n	801de7c <_malloc_r+0x5c>
 801df32:	460e      	mov	r6, r1
 801df34:	e7d0      	b.n	801ded8 <_malloc_r+0xb8>
 801df36:	2f00      	cmp	r7, #0
 801df38:	616a      	str	r2, [r5, #20]
 801df3a:	612a      	str	r2, [r5, #16]
 801df3c:	db05      	blt.n	801df4a <_malloc_r+0x12a>
 801df3e:	4430      	add	r0, r6
 801df40:	6843      	ldr	r3, [r0, #4]
 801df42:	f043 0301 	orr.w	r3, r3, #1
 801df46:	6043      	str	r3, [r0, #4]
 801df48:	e79c      	b.n	801de84 <_malloc_r+0x64>
 801df4a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 801df4e:	d244      	bcs.n	801dfda <_malloc_r+0x1ba>
 801df50:	08c0      	lsrs	r0, r0, #3
 801df52:	1087      	asrs	r7, r0, #2
 801df54:	2201      	movs	r2, #1
 801df56:	fa02 f707 	lsl.w	r7, r2, r7
 801df5a:	686a      	ldr	r2, [r5, #4]
 801df5c:	3001      	adds	r0, #1
 801df5e:	433a      	orrs	r2, r7
 801df60:	606a      	str	r2, [r5, #4]
 801df62:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801df66:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 801df6a:	60b7      	str	r7, [r6, #8]
 801df6c:	3a08      	subs	r2, #8
 801df6e:	60f2      	str	r2, [r6, #12]
 801df70:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 801df74:	60fe      	str	r6, [r7, #12]
 801df76:	2001      	movs	r0, #1
 801df78:	109a      	asrs	r2, r3, #2
 801df7a:	fa00 f202 	lsl.w	r2, r0, r2
 801df7e:	6868      	ldr	r0, [r5, #4]
 801df80:	4282      	cmp	r2, r0
 801df82:	f200 80a1 	bhi.w	801e0c8 <_malloc_r+0x2a8>
 801df86:	4202      	tst	r2, r0
 801df88:	d106      	bne.n	801df98 <_malloc_r+0x178>
 801df8a:	f023 0303 	bic.w	r3, r3, #3
 801df8e:	0052      	lsls	r2, r2, #1
 801df90:	4202      	tst	r2, r0
 801df92:	f103 0304 	add.w	r3, r3, #4
 801df96:	d0fa      	beq.n	801df8e <_malloc_r+0x16e>
 801df98:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 801df9c:	46e0      	mov	r8, ip
 801df9e:	469e      	mov	lr, r3
 801dfa0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 801dfa4:	4546      	cmp	r6, r8
 801dfa6:	d153      	bne.n	801e050 <_malloc_r+0x230>
 801dfa8:	f10e 0e01 	add.w	lr, lr, #1
 801dfac:	f01e 0f03 	tst.w	lr, #3
 801dfb0:	f108 0808 	add.w	r8, r8, #8
 801dfb4:	d1f4      	bne.n	801dfa0 <_malloc_r+0x180>
 801dfb6:	0798      	lsls	r0, r3, #30
 801dfb8:	d179      	bne.n	801e0ae <_malloc_r+0x28e>
 801dfba:	686b      	ldr	r3, [r5, #4]
 801dfbc:	ea23 0302 	bic.w	r3, r3, r2
 801dfc0:	606b      	str	r3, [r5, #4]
 801dfc2:	6868      	ldr	r0, [r5, #4]
 801dfc4:	0052      	lsls	r2, r2, #1
 801dfc6:	4282      	cmp	r2, r0
 801dfc8:	d87e      	bhi.n	801e0c8 <_malloc_r+0x2a8>
 801dfca:	2a00      	cmp	r2, #0
 801dfcc:	d07c      	beq.n	801e0c8 <_malloc_r+0x2a8>
 801dfce:	4673      	mov	r3, lr
 801dfd0:	4202      	tst	r2, r0
 801dfd2:	d1e1      	bne.n	801df98 <_malloc_r+0x178>
 801dfd4:	3304      	adds	r3, #4
 801dfd6:	0052      	lsls	r2, r2, #1
 801dfd8:	e7fa      	b.n	801dfd0 <_malloc_r+0x1b0>
 801dfda:	0a42      	lsrs	r2, r0, #9
 801dfdc:	2a04      	cmp	r2, #4
 801dfde:	d815      	bhi.n	801e00c <_malloc_r+0x1ec>
 801dfe0:	0982      	lsrs	r2, r0, #6
 801dfe2:	3238      	adds	r2, #56	; 0x38
 801dfe4:	1c57      	adds	r7, r2, #1
 801dfe6:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 801dfea:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 801dfee:	45be      	cmp	lr, r7
 801dff0:	d126      	bne.n	801e040 <_malloc_r+0x220>
 801dff2:	2001      	movs	r0, #1
 801dff4:	1092      	asrs	r2, r2, #2
 801dff6:	fa00 f202 	lsl.w	r2, r0, r2
 801dffa:	6868      	ldr	r0, [r5, #4]
 801dffc:	4310      	orrs	r0, r2
 801dffe:	6068      	str	r0, [r5, #4]
 801e000:	f8c6 e00c 	str.w	lr, [r6, #12]
 801e004:	60b7      	str	r7, [r6, #8]
 801e006:	f8ce 6008 	str.w	r6, [lr, #8]
 801e00a:	e7b3      	b.n	801df74 <_malloc_r+0x154>
 801e00c:	2a14      	cmp	r2, #20
 801e00e:	d801      	bhi.n	801e014 <_malloc_r+0x1f4>
 801e010:	325b      	adds	r2, #91	; 0x5b
 801e012:	e7e7      	b.n	801dfe4 <_malloc_r+0x1c4>
 801e014:	2a54      	cmp	r2, #84	; 0x54
 801e016:	d802      	bhi.n	801e01e <_malloc_r+0x1fe>
 801e018:	0b02      	lsrs	r2, r0, #12
 801e01a:	326e      	adds	r2, #110	; 0x6e
 801e01c:	e7e2      	b.n	801dfe4 <_malloc_r+0x1c4>
 801e01e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801e022:	d802      	bhi.n	801e02a <_malloc_r+0x20a>
 801e024:	0bc2      	lsrs	r2, r0, #15
 801e026:	3277      	adds	r2, #119	; 0x77
 801e028:	e7dc      	b.n	801dfe4 <_malloc_r+0x1c4>
 801e02a:	f240 5754 	movw	r7, #1364	; 0x554
 801e02e:	42ba      	cmp	r2, r7
 801e030:	bf9a      	itte	ls
 801e032:	0c82      	lsrls	r2, r0, #18
 801e034:	327c      	addls	r2, #124	; 0x7c
 801e036:	227e      	movhi	r2, #126	; 0x7e
 801e038:	e7d4      	b.n	801dfe4 <_malloc_r+0x1c4>
 801e03a:	68bf      	ldr	r7, [r7, #8]
 801e03c:	45be      	cmp	lr, r7
 801e03e:	d004      	beq.n	801e04a <_malloc_r+0x22a>
 801e040:	687a      	ldr	r2, [r7, #4]
 801e042:	f022 0203 	bic.w	r2, r2, #3
 801e046:	4290      	cmp	r0, r2
 801e048:	d3f7      	bcc.n	801e03a <_malloc_r+0x21a>
 801e04a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 801e04e:	e7d7      	b.n	801e000 <_malloc_r+0x1e0>
 801e050:	6870      	ldr	r0, [r6, #4]
 801e052:	68f7      	ldr	r7, [r6, #12]
 801e054:	f020 0003 	bic.w	r0, r0, #3
 801e058:	eba0 0a04 	sub.w	sl, r0, r4
 801e05c:	f1ba 0f0f 	cmp.w	sl, #15
 801e060:	dd10      	ble.n	801e084 <_malloc_r+0x264>
 801e062:	68b2      	ldr	r2, [r6, #8]
 801e064:	1933      	adds	r3, r6, r4
 801e066:	f044 0401 	orr.w	r4, r4, #1
 801e06a:	6074      	str	r4, [r6, #4]
 801e06c:	60d7      	str	r7, [r2, #12]
 801e06e:	60ba      	str	r2, [r7, #8]
 801e070:	f04a 0201 	orr.w	r2, sl, #1
 801e074:	616b      	str	r3, [r5, #20]
 801e076:	612b      	str	r3, [r5, #16]
 801e078:	60d9      	str	r1, [r3, #12]
 801e07a:	6099      	str	r1, [r3, #8]
 801e07c:	605a      	str	r2, [r3, #4]
 801e07e:	f846 a000 	str.w	sl, [r6, r0]
 801e082:	e6ff      	b.n	801de84 <_malloc_r+0x64>
 801e084:	f1ba 0f00 	cmp.w	sl, #0
 801e088:	db0f      	blt.n	801e0aa <_malloc_r+0x28a>
 801e08a:	4430      	add	r0, r6
 801e08c:	6843      	ldr	r3, [r0, #4]
 801e08e:	f043 0301 	orr.w	r3, r3, #1
 801e092:	6043      	str	r3, [r0, #4]
 801e094:	f856 3f08 	ldr.w	r3, [r6, #8]!
 801e098:	4648      	mov	r0, r9
 801e09a:	60df      	str	r7, [r3, #12]
 801e09c:	60bb      	str	r3, [r7, #8]
 801e09e:	f000 f8e7 	bl	801e270 <__malloc_unlock>
 801e0a2:	4630      	mov	r0, r6
 801e0a4:	b003      	add	sp, #12
 801e0a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e0aa:	463e      	mov	r6, r7
 801e0ac:	e77a      	b.n	801dfa4 <_malloc_r+0x184>
 801e0ae:	f85c 0908 	ldr.w	r0, [ip], #-8
 801e0b2:	4584      	cmp	ip, r0
 801e0b4:	f103 33ff 	add.w	r3, r3, #4294967295
 801e0b8:	f43f af7d 	beq.w	801dfb6 <_malloc_r+0x196>
 801e0bc:	e781      	b.n	801dfc2 <_malloc_r+0x1a2>
 801e0be:	bf00      	nop
 801e0c0:	20020140 	.word	0x20020140
 801e0c4:	20020148 	.word	0x20020148
 801e0c8:	f8d5 b008 	ldr.w	fp, [r5, #8]
 801e0cc:	f8db 6004 	ldr.w	r6, [fp, #4]
 801e0d0:	f026 0603 	bic.w	r6, r6, #3
 801e0d4:	42b4      	cmp	r4, r6
 801e0d6:	d803      	bhi.n	801e0e0 <_malloc_r+0x2c0>
 801e0d8:	1b33      	subs	r3, r6, r4
 801e0da:	2b0f      	cmp	r3, #15
 801e0dc:	f300 8096 	bgt.w	801e20c <_malloc_r+0x3ec>
 801e0e0:	4a4f      	ldr	r2, [pc, #316]	; (801e220 <_malloc_r+0x400>)
 801e0e2:	6817      	ldr	r7, [r2, #0]
 801e0e4:	4a4f      	ldr	r2, [pc, #316]	; (801e224 <_malloc_r+0x404>)
 801e0e6:	6811      	ldr	r1, [r2, #0]
 801e0e8:	3710      	adds	r7, #16
 801e0ea:	3101      	adds	r1, #1
 801e0ec:	eb0b 0306 	add.w	r3, fp, r6
 801e0f0:	4427      	add	r7, r4
 801e0f2:	d005      	beq.n	801e100 <_malloc_r+0x2e0>
 801e0f4:	494c      	ldr	r1, [pc, #304]	; (801e228 <_malloc_r+0x408>)
 801e0f6:	3901      	subs	r1, #1
 801e0f8:	440f      	add	r7, r1
 801e0fa:	3101      	adds	r1, #1
 801e0fc:	4249      	negs	r1, r1
 801e0fe:	400f      	ands	r7, r1
 801e100:	4639      	mov	r1, r7
 801e102:	4648      	mov	r0, r9
 801e104:	9201      	str	r2, [sp, #4]
 801e106:	9300      	str	r3, [sp, #0]
 801e108:	f000 f8b8 	bl	801e27c <_sbrk_r>
 801e10c:	f1b0 3fff 	cmp.w	r0, #4294967295
 801e110:	4680      	mov	r8, r0
 801e112:	d056      	beq.n	801e1c2 <_malloc_r+0x3a2>
 801e114:	9b00      	ldr	r3, [sp, #0]
 801e116:	9a01      	ldr	r2, [sp, #4]
 801e118:	4283      	cmp	r3, r0
 801e11a:	d901      	bls.n	801e120 <_malloc_r+0x300>
 801e11c:	45ab      	cmp	fp, r5
 801e11e:	d150      	bne.n	801e1c2 <_malloc_r+0x3a2>
 801e120:	4842      	ldr	r0, [pc, #264]	; (801e22c <_malloc_r+0x40c>)
 801e122:	6801      	ldr	r1, [r0, #0]
 801e124:	4543      	cmp	r3, r8
 801e126:	eb07 0e01 	add.w	lr, r7, r1
 801e12a:	f8c0 e000 	str.w	lr, [r0]
 801e12e:	4940      	ldr	r1, [pc, #256]	; (801e230 <_malloc_r+0x410>)
 801e130:	4682      	mov	sl, r0
 801e132:	d113      	bne.n	801e15c <_malloc_r+0x33c>
 801e134:	420b      	tst	r3, r1
 801e136:	d111      	bne.n	801e15c <_malloc_r+0x33c>
 801e138:	68ab      	ldr	r3, [r5, #8]
 801e13a:	443e      	add	r6, r7
 801e13c:	f046 0601 	orr.w	r6, r6, #1
 801e140:	605e      	str	r6, [r3, #4]
 801e142:	4a3c      	ldr	r2, [pc, #240]	; (801e234 <_malloc_r+0x414>)
 801e144:	f8da 3000 	ldr.w	r3, [sl]
 801e148:	6811      	ldr	r1, [r2, #0]
 801e14a:	428b      	cmp	r3, r1
 801e14c:	bf88      	it	hi
 801e14e:	6013      	strhi	r3, [r2, #0]
 801e150:	4a39      	ldr	r2, [pc, #228]	; (801e238 <_malloc_r+0x418>)
 801e152:	6811      	ldr	r1, [r2, #0]
 801e154:	428b      	cmp	r3, r1
 801e156:	bf88      	it	hi
 801e158:	6013      	strhi	r3, [r2, #0]
 801e15a:	e032      	b.n	801e1c2 <_malloc_r+0x3a2>
 801e15c:	6810      	ldr	r0, [r2, #0]
 801e15e:	3001      	adds	r0, #1
 801e160:	bf1b      	ittet	ne
 801e162:	eba8 0303 	subne.w	r3, r8, r3
 801e166:	4473      	addne	r3, lr
 801e168:	f8c2 8000 	streq.w	r8, [r2]
 801e16c:	f8ca 3000 	strne.w	r3, [sl]
 801e170:	f018 0007 	ands.w	r0, r8, #7
 801e174:	bf1c      	itt	ne
 801e176:	f1c0 0008 	rsbne	r0, r0, #8
 801e17a:	4480      	addne	r8, r0
 801e17c:	4b2a      	ldr	r3, [pc, #168]	; (801e228 <_malloc_r+0x408>)
 801e17e:	4447      	add	r7, r8
 801e180:	4418      	add	r0, r3
 801e182:	400f      	ands	r7, r1
 801e184:	1bc7      	subs	r7, r0, r7
 801e186:	4639      	mov	r1, r7
 801e188:	4648      	mov	r0, r9
 801e18a:	f000 f877 	bl	801e27c <_sbrk_r>
 801e18e:	1c43      	adds	r3, r0, #1
 801e190:	bf08      	it	eq
 801e192:	4640      	moveq	r0, r8
 801e194:	f8da 3000 	ldr.w	r3, [sl]
 801e198:	f8c5 8008 	str.w	r8, [r5, #8]
 801e19c:	bf08      	it	eq
 801e19e:	2700      	moveq	r7, #0
 801e1a0:	eba0 0008 	sub.w	r0, r0, r8
 801e1a4:	443b      	add	r3, r7
 801e1a6:	4407      	add	r7, r0
 801e1a8:	f047 0701 	orr.w	r7, r7, #1
 801e1ac:	45ab      	cmp	fp, r5
 801e1ae:	f8ca 3000 	str.w	r3, [sl]
 801e1b2:	f8c8 7004 	str.w	r7, [r8, #4]
 801e1b6:	d0c4      	beq.n	801e142 <_malloc_r+0x322>
 801e1b8:	2e0f      	cmp	r6, #15
 801e1ba:	d810      	bhi.n	801e1de <_malloc_r+0x3be>
 801e1bc:	2301      	movs	r3, #1
 801e1be:	f8c8 3004 	str.w	r3, [r8, #4]
 801e1c2:	68ab      	ldr	r3, [r5, #8]
 801e1c4:	685a      	ldr	r2, [r3, #4]
 801e1c6:	f022 0203 	bic.w	r2, r2, #3
 801e1ca:	4294      	cmp	r4, r2
 801e1cc:	eba2 0304 	sub.w	r3, r2, r4
 801e1d0:	d801      	bhi.n	801e1d6 <_malloc_r+0x3b6>
 801e1d2:	2b0f      	cmp	r3, #15
 801e1d4:	dc1a      	bgt.n	801e20c <_malloc_r+0x3ec>
 801e1d6:	4648      	mov	r0, r9
 801e1d8:	f000 f84a 	bl	801e270 <__malloc_unlock>
 801e1dc:	e62d      	b.n	801de3a <_malloc_r+0x1a>
 801e1de:	f8db 3004 	ldr.w	r3, [fp, #4]
 801e1e2:	3e0c      	subs	r6, #12
 801e1e4:	f026 0607 	bic.w	r6, r6, #7
 801e1e8:	f003 0301 	and.w	r3, r3, #1
 801e1ec:	4333      	orrs	r3, r6
 801e1ee:	f8cb 3004 	str.w	r3, [fp, #4]
 801e1f2:	eb0b 0306 	add.w	r3, fp, r6
 801e1f6:	2205      	movs	r2, #5
 801e1f8:	2e0f      	cmp	r6, #15
 801e1fa:	605a      	str	r2, [r3, #4]
 801e1fc:	609a      	str	r2, [r3, #8]
 801e1fe:	d9a0      	bls.n	801e142 <_malloc_r+0x322>
 801e200:	f10b 0108 	add.w	r1, fp, #8
 801e204:	4648      	mov	r0, r9
 801e206:	f001 ff1f 	bl	8020048 <_free_r>
 801e20a:	e79a      	b.n	801e142 <_malloc_r+0x322>
 801e20c:	68ae      	ldr	r6, [r5, #8]
 801e20e:	f044 0201 	orr.w	r2, r4, #1
 801e212:	4434      	add	r4, r6
 801e214:	f043 0301 	orr.w	r3, r3, #1
 801e218:	6072      	str	r2, [r6, #4]
 801e21a:	60ac      	str	r4, [r5, #8]
 801e21c:	6063      	str	r3, [r4, #4]
 801e21e:	e631      	b.n	801de84 <_malloc_r+0x64>
 801e220:	20020cf4 	.word	0x20020cf4
 801e224:	20020548 	.word	0x20020548
 801e228:	00001000 	.word	0x00001000
 801e22c:	20020cc4 	.word	0x20020cc4
 801e230:	00000fff 	.word	0x00000fff
 801e234:	20020cec 	.word	0x20020cec
 801e238:	20020cf0 	.word	0x20020cf0

0801e23c <memcpy>:
 801e23c:	b510      	push	{r4, lr}
 801e23e:	1e43      	subs	r3, r0, #1
 801e240:	440a      	add	r2, r1
 801e242:	4291      	cmp	r1, r2
 801e244:	d100      	bne.n	801e248 <memcpy+0xc>
 801e246:	bd10      	pop	{r4, pc}
 801e248:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e24c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e250:	e7f7      	b.n	801e242 <memcpy+0x6>

0801e252 <memset>:
 801e252:	4402      	add	r2, r0
 801e254:	4603      	mov	r3, r0
 801e256:	4293      	cmp	r3, r2
 801e258:	d100      	bne.n	801e25c <memset+0xa>
 801e25a:	4770      	bx	lr
 801e25c:	f803 1b01 	strb.w	r1, [r3], #1
 801e260:	e7f9      	b.n	801e256 <memset+0x4>
	...

0801e264 <__malloc_lock>:
 801e264:	4801      	ldr	r0, [pc, #4]	; (801e26c <__malloc_lock+0x8>)
 801e266:	f001 bfb9 	b.w	80201dc <__retarget_lock_acquire_recursive>
 801e26a:	bf00      	nop
 801e26c:	20037b9c 	.word	0x20037b9c

0801e270 <__malloc_unlock>:
 801e270:	4801      	ldr	r0, [pc, #4]	; (801e278 <__malloc_unlock+0x8>)
 801e272:	f001 bfb4 	b.w	80201de <__retarget_lock_release_recursive>
 801e276:	bf00      	nop
 801e278:	20037b9c 	.word	0x20037b9c

0801e27c <_sbrk_r>:
 801e27c:	b538      	push	{r3, r4, r5, lr}
 801e27e:	4c06      	ldr	r4, [pc, #24]	; (801e298 <_sbrk_r+0x1c>)
 801e280:	2300      	movs	r3, #0
 801e282:	4605      	mov	r5, r0
 801e284:	4608      	mov	r0, r1
 801e286:	6023      	str	r3, [r4, #0]
 801e288:	f002 fcdc 	bl	8020c44 <_sbrk>
 801e28c:	1c43      	adds	r3, r0, #1
 801e28e:	d102      	bne.n	801e296 <_sbrk_r+0x1a>
 801e290:	6823      	ldr	r3, [r4, #0]
 801e292:	b103      	cbz	r3, 801e296 <_sbrk_r+0x1a>
 801e294:	602b      	str	r3, [r5, #0]
 801e296:	bd38      	pop	{r3, r4, r5, pc}
 801e298:	20037ba4 	.word	0x20037ba4

0801e29c <sprintf>:
 801e29c:	b40e      	push	{r1, r2, r3}
 801e29e:	b500      	push	{lr}
 801e2a0:	b09c      	sub	sp, #112	; 0x70
 801e2a2:	f44f 7102 	mov.w	r1, #520	; 0x208
 801e2a6:	ab1d      	add	r3, sp, #116	; 0x74
 801e2a8:	f8ad 1014 	strh.w	r1, [sp, #20]
 801e2ac:	9002      	str	r0, [sp, #8]
 801e2ae:	9006      	str	r0, [sp, #24]
 801e2b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801e2b4:	480a      	ldr	r0, [pc, #40]	; (801e2e0 <sprintf+0x44>)
 801e2b6:	9104      	str	r1, [sp, #16]
 801e2b8:	9107      	str	r1, [sp, #28]
 801e2ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801e2be:	f853 2b04 	ldr.w	r2, [r3], #4
 801e2c2:	f8ad 1016 	strh.w	r1, [sp, #22]
 801e2c6:	6800      	ldr	r0, [r0, #0]
 801e2c8:	9301      	str	r3, [sp, #4]
 801e2ca:	a902      	add	r1, sp, #8
 801e2cc:	f000 f838 	bl	801e340 <_svfprintf_r>
 801e2d0:	9b02      	ldr	r3, [sp, #8]
 801e2d2:	2200      	movs	r2, #0
 801e2d4:	701a      	strb	r2, [r3, #0]
 801e2d6:	b01c      	add	sp, #112	; 0x70
 801e2d8:	f85d eb04 	ldr.w	lr, [sp], #4
 801e2dc:	b003      	add	sp, #12
 801e2de:	4770      	bx	lr
 801e2e0:	20020550 	.word	0x20020550

0801e2e4 <strcat>:
 801e2e4:	b510      	push	{r4, lr}
 801e2e6:	4602      	mov	r2, r0
 801e2e8:	4613      	mov	r3, r2
 801e2ea:	3201      	adds	r2, #1
 801e2ec:	781c      	ldrb	r4, [r3, #0]
 801e2ee:	2c00      	cmp	r4, #0
 801e2f0:	d1fa      	bne.n	801e2e8 <strcat+0x4>
 801e2f2:	3b01      	subs	r3, #1
 801e2f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e2f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e2fc:	2a00      	cmp	r2, #0
 801e2fe:	d1f9      	bne.n	801e2f4 <strcat+0x10>
 801e300:	bd10      	pop	{r4, pc}

0801e302 <strcpy>:
 801e302:	4603      	mov	r3, r0
 801e304:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e308:	f803 2b01 	strb.w	r2, [r3], #1
 801e30c:	2a00      	cmp	r2, #0
 801e30e:	d1f9      	bne.n	801e304 <strcpy+0x2>
 801e310:	4770      	bx	lr

0801e312 <strncpy>:
 801e312:	b570      	push	{r4, r5, r6, lr}
 801e314:	4604      	mov	r4, r0
 801e316:	b902      	cbnz	r2, 801e31a <strncpy+0x8>
 801e318:	bd70      	pop	{r4, r5, r6, pc}
 801e31a:	4623      	mov	r3, r4
 801e31c:	f811 5b01 	ldrb.w	r5, [r1], #1
 801e320:	f803 5b01 	strb.w	r5, [r3], #1
 801e324:	1e56      	subs	r6, r2, #1
 801e326:	b91d      	cbnz	r5, 801e330 <strncpy+0x1e>
 801e328:	4414      	add	r4, r2
 801e32a:	42a3      	cmp	r3, r4
 801e32c:	d103      	bne.n	801e336 <strncpy+0x24>
 801e32e:	bd70      	pop	{r4, r5, r6, pc}
 801e330:	461c      	mov	r4, r3
 801e332:	4632      	mov	r2, r6
 801e334:	e7ef      	b.n	801e316 <strncpy+0x4>
 801e336:	f803 5b01 	strb.w	r5, [r3], #1
 801e33a:	e7f6      	b.n	801e32a <strncpy+0x18>
 801e33c:	0000      	movs	r0, r0
	...

0801e340 <_svfprintf_r>:
 801e340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e344:	b0bd      	sub	sp, #244	; 0xf4
 801e346:	468a      	mov	sl, r1
 801e348:	4615      	mov	r5, r2
 801e34a:	461f      	mov	r7, r3
 801e34c:	4683      	mov	fp, r0
 801e34e:	f001 ff37 	bl	80201c0 <_localeconv_r>
 801e352:	6803      	ldr	r3, [r0, #0]
 801e354:	930d      	str	r3, [sp, #52]	; 0x34
 801e356:	4618      	mov	r0, r3
 801e358:	f7e1 ff72 	bl	8000240 <strlen>
 801e35c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801e360:	9008      	str	r0, [sp, #32]
 801e362:	061b      	lsls	r3, r3, #24
 801e364:	d518      	bpl.n	801e398 <_svfprintf_r+0x58>
 801e366:	f8da 3010 	ldr.w	r3, [sl, #16]
 801e36a:	b9ab      	cbnz	r3, 801e398 <_svfprintf_r+0x58>
 801e36c:	2140      	movs	r1, #64	; 0x40
 801e36e:	4658      	mov	r0, fp
 801e370:	f7ff fd56 	bl	801de20 <_malloc_r>
 801e374:	f8ca 0000 	str.w	r0, [sl]
 801e378:	f8ca 0010 	str.w	r0, [sl, #16]
 801e37c:	b948      	cbnz	r0, 801e392 <_svfprintf_r+0x52>
 801e37e:	230c      	movs	r3, #12
 801e380:	f8cb 3000 	str.w	r3, [fp]
 801e384:	f04f 33ff 	mov.w	r3, #4294967295
 801e388:	9309      	str	r3, [sp, #36]	; 0x24
 801e38a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e38c:	b03d      	add	sp, #244	; 0xf4
 801e38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e392:	2340      	movs	r3, #64	; 0x40
 801e394:	f8ca 3014 	str.w	r3, [sl, #20]
 801e398:	ed9f 7b99 	vldr	d7, [pc, #612]	; 801e600 <_svfprintf_r+0x2c0>
 801e39c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e3a0:	2300      	movs	r3, #0
 801e3a2:	ac2c      	add	r4, sp, #176	; 0xb0
 801e3a4:	941f      	str	r4, [sp, #124]	; 0x7c
 801e3a6:	9321      	str	r3, [sp, #132]	; 0x84
 801e3a8:	9320      	str	r3, [sp, #128]	; 0x80
 801e3aa:	9505      	str	r5, [sp, #20]
 801e3ac:	9303      	str	r3, [sp, #12]
 801e3ae:	9311      	str	r3, [sp, #68]	; 0x44
 801e3b0:	9310      	str	r3, [sp, #64]	; 0x40
 801e3b2:	9309      	str	r3, [sp, #36]	; 0x24
 801e3b4:	9d05      	ldr	r5, [sp, #20]
 801e3b6:	462b      	mov	r3, r5
 801e3b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e3bc:	b112      	cbz	r2, 801e3c4 <_svfprintf_r+0x84>
 801e3be:	2a25      	cmp	r2, #37	; 0x25
 801e3c0:	f040 8083 	bne.w	801e4ca <_svfprintf_r+0x18a>
 801e3c4:	9b05      	ldr	r3, [sp, #20]
 801e3c6:	1aee      	subs	r6, r5, r3
 801e3c8:	d00d      	beq.n	801e3e6 <_svfprintf_r+0xa6>
 801e3ca:	e884 0048 	stmia.w	r4, {r3, r6}
 801e3ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e3d0:	4433      	add	r3, r6
 801e3d2:	9321      	str	r3, [sp, #132]	; 0x84
 801e3d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e3d6:	3301      	adds	r3, #1
 801e3d8:	2b07      	cmp	r3, #7
 801e3da:	9320      	str	r3, [sp, #128]	; 0x80
 801e3dc:	dc77      	bgt.n	801e4ce <_svfprintf_r+0x18e>
 801e3de:	3408      	adds	r4, #8
 801e3e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e3e2:	4433      	add	r3, r6
 801e3e4:	9309      	str	r3, [sp, #36]	; 0x24
 801e3e6:	782b      	ldrb	r3, [r5, #0]
 801e3e8:	2b00      	cmp	r3, #0
 801e3ea:	f000 8729 	beq.w	801f240 <_svfprintf_r+0xf00>
 801e3ee:	2300      	movs	r3, #0
 801e3f0:	1c69      	adds	r1, r5, #1
 801e3f2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801e3f6:	461a      	mov	r2, r3
 801e3f8:	f04f 39ff 	mov.w	r9, #4294967295
 801e3fc:	930a      	str	r3, [sp, #40]	; 0x28
 801e3fe:	461d      	mov	r5, r3
 801e400:	200a      	movs	r0, #10
 801e402:	1c4e      	adds	r6, r1, #1
 801e404:	7809      	ldrb	r1, [r1, #0]
 801e406:	9605      	str	r6, [sp, #20]
 801e408:	9102      	str	r1, [sp, #8]
 801e40a:	9902      	ldr	r1, [sp, #8]
 801e40c:	3920      	subs	r1, #32
 801e40e:	2958      	cmp	r1, #88	; 0x58
 801e410:	f200 8418 	bhi.w	801ec44 <_svfprintf_r+0x904>
 801e414:	e8df f011 	tbh	[pc, r1, lsl #1]
 801e418:	041600a6 	.word	0x041600a6
 801e41c:	00ab0416 	.word	0x00ab0416
 801e420:	04160416 	.word	0x04160416
 801e424:	04160416 	.word	0x04160416
 801e428:	04160416 	.word	0x04160416
 801e42c:	006500ae 	.word	0x006500ae
 801e430:	00b70416 	.word	0x00b70416
 801e434:	041600ba 	.word	0x041600ba
 801e438:	00da00d7 	.word	0x00da00d7
 801e43c:	00da00da 	.word	0x00da00da
 801e440:	00da00da 	.word	0x00da00da
 801e444:	00da00da 	.word	0x00da00da
 801e448:	00da00da 	.word	0x00da00da
 801e44c:	04160416 	.word	0x04160416
 801e450:	04160416 	.word	0x04160416
 801e454:	04160416 	.word	0x04160416
 801e458:	04160416 	.word	0x04160416
 801e45c:	04160416 	.word	0x04160416
 801e460:	012b0115 	.word	0x012b0115
 801e464:	012b0416 	.word	0x012b0416
 801e468:	04160416 	.word	0x04160416
 801e46c:	04160416 	.word	0x04160416
 801e470:	041600ed 	.word	0x041600ed
 801e474:	03400416 	.word	0x03400416
 801e478:	04160416 	.word	0x04160416
 801e47c:	04160416 	.word	0x04160416
 801e480:	03a80416 	.word	0x03a80416
 801e484:	04160416 	.word	0x04160416
 801e488:	04160086 	.word	0x04160086
 801e48c:	04160416 	.word	0x04160416
 801e490:	04160416 	.word	0x04160416
 801e494:	04160416 	.word	0x04160416
 801e498:	04160416 	.word	0x04160416
 801e49c:	01070416 	.word	0x01070416
 801e4a0:	012b006b 	.word	0x012b006b
 801e4a4:	012b012b 	.word	0x012b012b
 801e4a8:	006b00f0 	.word	0x006b00f0
 801e4ac:	04160416 	.word	0x04160416
 801e4b0:	041600fa 	.word	0x041600fa
 801e4b4:	03420322 	.word	0x03420322
 801e4b8:	01010376 	.word	0x01010376
 801e4bc:	03870416 	.word	0x03870416
 801e4c0:	03aa0416 	.word	0x03aa0416
 801e4c4:	04160416 	.word	0x04160416
 801e4c8:	03c2      	.short	0x03c2
 801e4ca:	461d      	mov	r5, r3
 801e4cc:	e773      	b.n	801e3b6 <_svfprintf_r+0x76>
 801e4ce:	aa1f      	add	r2, sp, #124	; 0x7c
 801e4d0:	4651      	mov	r1, sl
 801e4d2:	4658      	mov	r0, fp
 801e4d4:	f002 f954 	bl	8020780 <__ssprint_r>
 801e4d8:	2800      	cmp	r0, #0
 801e4da:	f040 8692 	bne.w	801f202 <_svfprintf_r+0xec2>
 801e4de:	ac2c      	add	r4, sp, #176	; 0xb0
 801e4e0:	e77e      	b.n	801e3e0 <_svfprintf_r+0xa0>
 801e4e2:	2301      	movs	r3, #1
 801e4e4:	222b      	movs	r2, #43	; 0x2b
 801e4e6:	9905      	ldr	r1, [sp, #20]
 801e4e8:	e78b      	b.n	801e402 <_svfprintf_r+0xc2>
 801e4ea:	460f      	mov	r7, r1
 801e4ec:	e7fb      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e4ee:	b10b      	cbz	r3, 801e4f4 <_svfprintf_r+0x1b4>
 801e4f0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801e4f4:	06ae      	lsls	r6, r5, #26
 801e4f6:	f140 80aa 	bpl.w	801e64e <_svfprintf_r+0x30e>
 801e4fa:	3707      	adds	r7, #7
 801e4fc:	f027 0707 	bic.w	r7, r7, #7
 801e500:	f107 0308 	add.w	r3, r7, #8
 801e504:	e9d7 6700 	ldrd	r6, r7, [r7]
 801e508:	9304      	str	r3, [sp, #16]
 801e50a:	2e00      	cmp	r6, #0
 801e50c:	f177 0300 	sbcs.w	r3, r7, #0
 801e510:	da06      	bge.n	801e520 <_svfprintf_r+0x1e0>
 801e512:	4276      	negs	r6, r6
 801e514:	f04f 032d 	mov.w	r3, #45	; 0x2d
 801e518:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801e51c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801e520:	2301      	movs	r3, #1
 801e522:	e2ca      	b.n	801eaba <_svfprintf_r+0x77a>
 801e524:	b10b      	cbz	r3, 801e52a <_svfprintf_r+0x1ea>
 801e526:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801e52a:	4b37      	ldr	r3, [pc, #220]	; (801e608 <_svfprintf_r+0x2c8>)
 801e52c:	9311      	str	r3, [sp, #68]	; 0x44
 801e52e:	06ab      	lsls	r3, r5, #26
 801e530:	f140 8339 	bpl.w	801eba6 <_svfprintf_r+0x866>
 801e534:	3707      	adds	r7, #7
 801e536:	f027 0707 	bic.w	r7, r7, #7
 801e53a:	f107 0308 	add.w	r3, r7, #8
 801e53e:	e9d7 6700 	ldrd	r6, r7, [r7]
 801e542:	9304      	str	r3, [sp, #16]
 801e544:	07e8      	lsls	r0, r5, #31
 801e546:	d50b      	bpl.n	801e560 <_svfprintf_r+0x220>
 801e548:	ea56 0307 	orrs.w	r3, r6, r7
 801e54c:	d008      	beq.n	801e560 <_svfprintf_r+0x220>
 801e54e:	2330      	movs	r3, #48	; 0x30
 801e550:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 801e554:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801e558:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 801e55c:	f045 0502 	orr.w	r5, r5, #2
 801e560:	2302      	movs	r3, #2
 801e562:	e2a7      	b.n	801eab4 <_svfprintf_r+0x774>
 801e564:	2a00      	cmp	r2, #0
 801e566:	d1be      	bne.n	801e4e6 <_svfprintf_r+0x1a6>
 801e568:	2301      	movs	r3, #1
 801e56a:	2220      	movs	r2, #32
 801e56c:	e7bb      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e56e:	f045 0501 	orr.w	r5, r5, #1
 801e572:	e7b8      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e574:	683e      	ldr	r6, [r7, #0]
 801e576:	960a      	str	r6, [sp, #40]	; 0x28
 801e578:	2e00      	cmp	r6, #0
 801e57a:	f107 0104 	add.w	r1, r7, #4
 801e57e:	dab4      	bge.n	801e4ea <_svfprintf_r+0x1aa>
 801e580:	4276      	negs	r6, r6
 801e582:	960a      	str	r6, [sp, #40]	; 0x28
 801e584:	460f      	mov	r7, r1
 801e586:	f045 0504 	orr.w	r5, r5, #4
 801e58a:	e7ac      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e58c:	9905      	ldr	r1, [sp, #20]
 801e58e:	1c4e      	adds	r6, r1, #1
 801e590:	7809      	ldrb	r1, [r1, #0]
 801e592:	9102      	str	r1, [sp, #8]
 801e594:	292a      	cmp	r1, #42	; 0x2a
 801e596:	d010      	beq.n	801e5ba <_svfprintf_r+0x27a>
 801e598:	f04f 0900 	mov.w	r9, #0
 801e59c:	9605      	str	r6, [sp, #20]
 801e59e:	9902      	ldr	r1, [sp, #8]
 801e5a0:	3930      	subs	r1, #48	; 0x30
 801e5a2:	2909      	cmp	r1, #9
 801e5a4:	f63f af31 	bhi.w	801e40a <_svfprintf_r+0xca>
 801e5a8:	fb00 1909 	mla	r9, r0, r9, r1
 801e5ac:	9905      	ldr	r1, [sp, #20]
 801e5ae:	460e      	mov	r6, r1
 801e5b0:	f816 1b01 	ldrb.w	r1, [r6], #1
 801e5b4:	9102      	str	r1, [sp, #8]
 801e5b6:	9605      	str	r6, [sp, #20]
 801e5b8:	e7f1      	b.n	801e59e <_svfprintf_r+0x25e>
 801e5ba:	6839      	ldr	r1, [r7, #0]
 801e5bc:	9605      	str	r6, [sp, #20]
 801e5be:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 801e5c2:	3704      	adds	r7, #4
 801e5c4:	e78f      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e5c6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 801e5ca:	e78c      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e5cc:	2100      	movs	r1, #0
 801e5ce:	910a      	str	r1, [sp, #40]	; 0x28
 801e5d0:	9902      	ldr	r1, [sp, #8]
 801e5d2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801e5d4:	3930      	subs	r1, #48	; 0x30
 801e5d6:	fb00 1106 	mla	r1, r0, r6, r1
 801e5da:	910a      	str	r1, [sp, #40]	; 0x28
 801e5dc:	9905      	ldr	r1, [sp, #20]
 801e5de:	460e      	mov	r6, r1
 801e5e0:	f816 1b01 	ldrb.w	r1, [r6], #1
 801e5e4:	9102      	str	r1, [sp, #8]
 801e5e6:	9902      	ldr	r1, [sp, #8]
 801e5e8:	9605      	str	r6, [sp, #20]
 801e5ea:	3930      	subs	r1, #48	; 0x30
 801e5ec:	2909      	cmp	r1, #9
 801e5ee:	d9ef      	bls.n	801e5d0 <_svfprintf_r+0x290>
 801e5f0:	e70b      	b.n	801e40a <_svfprintf_r+0xca>
 801e5f2:	f045 0508 	orr.w	r5, r5, #8
 801e5f6:	e776      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e5f8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 801e5fc:	e773      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e5fe:	bf00      	nop
	...
 801e608:	08025198 	.word	0x08025198
 801e60c:	9905      	ldr	r1, [sp, #20]
 801e60e:	7809      	ldrb	r1, [r1, #0]
 801e610:	296c      	cmp	r1, #108	; 0x6c
 801e612:	d105      	bne.n	801e620 <_svfprintf_r+0x2e0>
 801e614:	9905      	ldr	r1, [sp, #20]
 801e616:	3101      	adds	r1, #1
 801e618:	9105      	str	r1, [sp, #20]
 801e61a:	f045 0520 	orr.w	r5, r5, #32
 801e61e:	e762      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e620:	f045 0510 	orr.w	r5, r5, #16
 801e624:	e75f      	b.n	801e4e6 <_svfprintf_r+0x1a6>
 801e626:	1d3b      	adds	r3, r7, #4
 801e628:	9304      	str	r3, [sp, #16]
 801e62a:	2600      	movs	r6, #0
 801e62c:	683b      	ldr	r3, [r7, #0]
 801e62e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 801e632:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801e636:	f04f 0901 	mov.w	r9, #1
 801e63a:	4637      	mov	r7, r6
 801e63c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 801e640:	e11b      	b.n	801e87a <_svfprintf_r+0x53a>
 801e642:	b10b      	cbz	r3, 801e648 <_svfprintf_r+0x308>
 801e644:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801e648:	f045 0510 	orr.w	r5, r5, #16
 801e64c:	e752      	b.n	801e4f4 <_svfprintf_r+0x1b4>
 801e64e:	f015 0f10 	tst.w	r5, #16
 801e652:	f107 0304 	add.w	r3, r7, #4
 801e656:	d003      	beq.n	801e660 <_svfprintf_r+0x320>
 801e658:	683e      	ldr	r6, [r7, #0]
 801e65a:	9304      	str	r3, [sp, #16]
 801e65c:	17f7      	asrs	r7, r6, #31
 801e65e:	e754      	b.n	801e50a <_svfprintf_r+0x1ca>
 801e660:	683e      	ldr	r6, [r7, #0]
 801e662:	9304      	str	r3, [sp, #16]
 801e664:	f015 0f40 	tst.w	r5, #64	; 0x40
 801e668:	bf18      	it	ne
 801e66a:	b236      	sxthne	r6, r6
 801e66c:	e7f6      	b.n	801e65c <_svfprintf_r+0x31c>
 801e66e:	b10b      	cbz	r3, 801e674 <_svfprintf_r+0x334>
 801e670:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801e674:	3707      	adds	r7, #7
 801e676:	f027 0707 	bic.w	r7, r7, #7
 801e67a:	f107 0308 	add.w	r3, r7, #8
 801e67e:	9304      	str	r3, [sp, #16]
 801e680:	ed97 7b00 	vldr	d7, [r7]
 801e684:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e688:	9b06      	ldr	r3, [sp, #24]
 801e68a:	9312      	str	r3, [sp, #72]	; 0x48
 801e68c:	9b07      	ldr	r3, [sp, #28]
 801e68e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e692:	9313      	str	r3, [sp, #76]	; 0x4c
 801e694:	f04f 32ff 	mov.w	r2, #4294967295
 801e698:	4b4a      	ldr	r3, [pc, #296]	; (801e7c4 <_svfprintf_r+0x484>)
 801e69a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 801e69e:	f7e2 fa79 	bl	8000b94 <__aeabi_dcmpun>
 801e6a2:	2800      	cmp	r0, #0
 801e6a4:	f040 85d5 	bne.w	801f252 <_svfprintf_r+0xf12>
 801e6a8:	f04f 32ff 	mov.w	r2, #4294967295
 801e6ac:	4b45      	ldr	r3, [pc, #276]	; (801e7c4 <_svfprintf_r+0x484>)
 801e6ae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 801e6b2:	f7e2 fa51 	bl	8000b58 <__aeabi_dcmple>
 801e6b6:	2800      	cmp	r0, #0
 801e6b8:	f040 85cb 	bne.w	801f252 <_svfprintf_r+0xf12>
 801e6bc:	2200      	movs	r2, #0
 801e6be:	2300      	movs	r3, #0
 801e6c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801e6c4:	f7e2 fa3e 	bl	8000b44 <__aeabi_dcmplt>
 801e6c8:	b110      	cbz	r0, 801e6d0 <_svfprintf_r+0x390>
 801e6ca:	232d      	movs	r3, #45	; 0x2d
 801e6cc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801e6d0:	4b3d      	ldr	r3, [pc, #244]	; (801e7c8 <_svfprintf_r+0x488>)
 801e6d2:	4a3e      	ldr	r2, [pc, #248]	; (801e7cc <_svfprintf_r+0x48c>)
 801e6d4:	9902      	ldr	r1, [sp, #8]
 801e6d6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 801e6da:	2947      	cmp	r1, #71	; 0x47
 801e6dc:	bfcc      	ite	gt
 801e6de:	4690      	movgt	r8, r2
 801e6e0:	4698      	movle	r8, r3
 801e6e2:	f04f 0903 	mov.w	r9, #3
 801e6e6:	2600      	movs	r6, #0
 801e6e8:	4637      	mov	r7, r6
 801e6ea:	e0c6      	b.n	801e87a <_svfprintf_r+0x53a>
 801e6ec:	f1b9 3fff 	cmp.w	r9, #4294967295
 801e6f0:	d022      	beq.n	801e738 <_svfprintf_r+0x3f8>
 801e6f2:	9b02      	ldr	r3, [sp, #8]
 801e6f4:	f023 0320 	bic.w	r3, r3, #32
 801e6f8:	2b47      	cmp	r3, #71	; 0x47
 801e6fa:	d104      	bne.n	801e706 <_svfprintf_r+0x3c6>
 801e6fc:	f1b9 0f00 	cmp.w	r9, #0
 801e700:	bf08      	it	eq
 801e702:	f04f 0901 	moveq.w	r9, #1
 801e706:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 801e70a:	930c      	str	r3, [sp, #48]	; 0x30
 801e70c:	9b07      	ldr	r3, [sp, #28]
 801e70e:	2b00      	cmp	r3, #0
 801e710:	da15      	bge.n	801e73e <_svfprintf_r+0x3fe>
 801e712:	9b06      	ldr	r3, [sp, #24]
 801e714:	930e      	str	r3, [sp, #56]	; 0x38
 801e716:	9b07      	ldr	r3, [sp, #28]
 801e718:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801e71c:	930f      	str	r3, [sp, #60]	; 0x3c
 801e71e:	232d      	movs	r3, #45	; 0x2d
 801e720:	930b      	str	r3, [sp, #44]	; 0x2c
 801e722:	9b02      	ldr	r3, [sp, #8]
 801e724:	f023 0720 	bic.w	r7, r3, #32
 801e728:	2f46      	cmp	r7, #70	; 0x46
 801e72a:	d00e      	beq.n	801e74a <_svfprintf_r+0x40a>
 801e72c:	2f45      	cmp	r7, #69	; 0x45
 801e72e:	d146      	bne.n	801e7be <_svfprintf_r+0x47e>
 801e730:	f109 0601 	add.w	r6, r9, #1
 801e734:	2102      	movs	r1, #2
 801e736:	e00a      	b.n	801e74e <_svfprintf_r+0x40e>
 801e738:	f04f 0906 	mov.w	r9, #6
 801e73c:	e7e3      	b.n	801e706 <_svfprintf_r+0x3c6>
 801e73e:	ed9d 7b06 	vldr	d7, [sp, #24]
 801e742:	2300      	movs	r3, #0
 801e744:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801e748:	e7ea      	b.n	801e720 <_svfprintf_r+0x3e0>
 801e74a:	464e      	mov	r6, r9
 801e74c:	2103      	movs	r1, #3
 801e74e:	ab1d      	add	r3, sp, #116	; 0x74
 801e750:	9301      	str	r3, [sp, #4]
 801e752:	ab1a      	add	r3, sp, #104	; 0x68
 801e754:	9300      	str	r3, [sp, #0]
 801e756:	4632      	mov	r2, r6
 801e758:	ab19      	add	r3, sp, #100	; 0x64
 801e75a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 801e75e:	4658      	mov	r0, fp
 801e760:	f000 fe4e 	bl	801f400 <_dtoa_r>
 801e764:	2f47      	cmp	r7, #71	; 0x47
 801e766:	4680      	mov	r8, r0
 801e768:	d102      	bne.n	801e770 <_svfprintf_r+0x430>
 801e76a:	07e8      	lsls	r0, r5, #31
 801e76c:	f140 857e 	bpl.w	801f26c <_svfprintf_r+0xf2c>
 801e770:	eb08 0306 	add.w	r3, r8, r6
 801e774:	2f46      	cmp	r7, #70	; 0x46
 801e776:	9303      	str	r3, [sp, #12]
 801e778:	d111      	bne.n	801e79e <_svfprintf_r+0x45e>
 801e77a:	f898 3000 	ldrb.w	r3, [r8]
 801e77e:	2b30      	cmp	r3, #48	; 0x30
 801e780:	d109      	bne.n	801e796 <_svfprintf_r+0x456>
 801e782:	2200      	movs	r2, #0
 801e784:	2300      	movs	r3, #0
 801e786:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801e78a:	f7e2 f9d1 	bl	8000b30 <__aeabi_dcmpeq>
 801e78e:	b910      	cbnz	r0, 801e796 <_svfprintf_r+0x456>
 801e790:	f1c6 0601 	rsb	r6, r6, #1
 801e794:	9619      	str	r6, [sp, #100]	; 0x64
 801e796:	9a03      	ldr	r2, [sp, #12]
 801e798:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801e79a:	441a      	add	r2, r3
 801e79c:	9203      	str	r2, [sp, #12]
 801e79e:	2200      	movs	r2, #0
 801e7a0:	2300      	movs	r3, #0
 801e7a2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801e7a6:	f7e2 f9c3 	bl	8000b30 <__aeabi_dcmpeq>
 801e7aa:	b988      	cbnz	r0, 801e7d0 <_svfprintf_r+0x490>
 801e7ac:	2230      	movs	r2, #48	; 0x30
 801e7ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801e7b0:	9903      	ldr	r1, [sp, #12]
 801e7b2:	4299      	cmp	r1, r3
 801e7b4:	d90e      	bls.n	801e7d4 <_svfprintf_r+0x494>
 801e7b6:	1c59      	adds	r1, r3, #1
 801e7b8:	911d      	str	r1, [sp, #116]	; 0x74
 801e7ba:	701a      	strb	r2, [r3, #0]
 801e7bc:	e7f7      	b.n	801e7ae <_svfprintf_r+0x46e>
 801e7be:	464e      	mov	r6, r9
 801e7c0:	e7b8      	b.n	801e734 <_svfprintf_r+0x3f4>
 801e7c2:	bf00      	nop
 801e7c4:	7fefffff 	.word	0x7fefffff
 801e7c8:	08025188 	.word	0x08025188
 801e7cc:	0802518c 	.word	0x0802518c
 801e7d0:	9b03      	ldr	r3, [sp, #12]
 801e7d2:	931d      	str	r3, [sp, #116]	; 0x74
 801e7d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801e7d6:	2f47      	cmp	r7, #71	; 0x47
 801e7d8:	eba3 0308 	sub.w	r3, r3, r8
 801e7dc:	9303      	str	r3, [sp, #12]
 801e7de:	f040 80fa 	bne.w	801e9d6 <_svfprintf_r+0x696>
 801e7e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801e7e4:	1cd9      	adds	r1, r3, #3
 801e7e6:	db02      	blt.n	801e7ee <_svfprintf_r+0x4ae>
 801e7e8:	4599      	cmp	r9, r3
 801e7ea:	f280 8120 	bge.w	801ea2e <_svfprintf_r+0x6ee>
 801e7ee:	9b02      	ldr	r3, [sp, #8]
 801e7f0:	3b02      	subs	r3, #2
 801e7f2:	9302      	str	r3, [sp, #8]
 801e7f4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801e7f6:	f89d 1008 	ldrb.w	r1, [sp, #8]
 801e7fa:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 801e7fe:	1e53      	subs	r3, r2, #1
 801e800:	2b00      	cmp	r3, #0
 801e802:	9319      	str	r3, [sp, #100]	; 0x64
 801e804:	bfb6      	itet	lt
 801e806:	f1c2 0301 	rsblt	r3, r2, #1
 801e80a:	222b      	movge	r2, #43	; 0x2b
 801e80c:	222d      	movlt	r2, #45	; 0x2d
 801e80e:	2b09      	cmp	r3, #9
 801e810:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 801e814:	f340 80fb 	ble.w	801ea0e <_svfprintf_r+0x6ce>
 801e818:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801e81c:	260a      	movs	r6, #10
 801e81e:	fb93 f0f6 	sdiv	r0, r3, r6
 801e822:	fb06 3310 	mls	r3, r6, r0, r3
 801e826:	3330      	adds	r3, #48	; 0x30
 801e828:	2809      	cmp	r0, #9
 801e82a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801e82e:	f102 31ff 	add.w	r1, r2, #4294967295
 801e832:	4603      	mov	r3, r0
 801e834:	f300 80e4 	bgt.w	801ea00 <_svfprintf_r+0x6c0>
 801e838:	3330      	adds	r3, #48	; 0x30
 801e83a:	f801 3c01 	strb.w	r3, [r1, #-1]
 801e83e:	3a02      	subs	r2, #2
 801e840:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 801e844:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 801e848:	4282      	cmp	r2, r0
 801e84a:	4619      	mov	r1, r3
 801e84c:	f0c0 80da 	bcc.w	801ea04 <_svfprintf_r+0x6c4>
 801e850:	9a03      	ldr	r2, [sp, #12]
 801e852:	ab1b      	add	r3, sp, #108	; 0x6c
 801e854:	1acb      	subs	r3, r1, r3
 801e856:	2a01      	cmp	r2, #1
 801e858:	9310      	str	r3, [sp, #64]	; 0x40
 801e85a:	eb03 0902 	add.w	r9, r3, r2
 801e85e:	dc02      	bgt.n	801e866 <_svfprintf_r+0x526>
 801e860:	f015 0701 	ands.w	r7, r5, #1
 801e864:	d002      	beq.n	801e86c <_svfprintf_r+0x52c>
 801e866:	9b08      	ldr	r3, [sp, #32]
 801e868:	2700      	movs	r7, #0
 801e86a:	4499      	add	r9, r3
 801e86c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e86e:	b113      	cbz	r3, 801e876 <_svfprintf_r+0x536>
 801e870:	232d      	movs	r3, #45	; 0x2d
 801e872:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801e876:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801e878:	2600      	movs	r6, #0
 801e87a:	454e      	cmp	r6, r9
 801e87c:	4633      	mov	r3, r6
 801e87e:	bfb8      	it	lt
 801e880:	464b      	movlt	r3, r9
 801e882:	930b      	str	r3, [sp, #44]	; 0x2c
 801e884:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 801e888:	b113      	cbz	r3, 801e890 <_svfprintf_r+0x550>
 801e88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e88c:	3301      	adds	r3, #1
 801e88e:	930b      	str	r3, [sp, #44]	; 0x2c
 801e890:	f015 0302 	ands.w	r3, r5, #2
 801e894:	9314      	str	r3, [sp, #80]	; 0x50
 801e896:	bf1e      	ittt	ne
 801e898:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 801e89a:	3302      	addne	r3, #2
 801e89c:	930b      	strne	r3, [sp, #44]	; 0x2c
 801e89e:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 801e8a2:	9315      	str	r3, [sp, #84]	; 0x54
 801e8a4:	d118      	bne.n	801e8d8 <_svfprintf_r+0x598>
 801e8a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e8a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801e8aa:	1a9b      	subs	r3, r3, r2
 801e8ac:	2b00      	cmp	r3, #0
 801e8ae:	930c      	str	r3, [sp, #48]	; 0x30
 801e8b0:	dd12      	ble.n	801e8d8 <_svfprintf_r+0x598>
 801e8b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e8b4:	2b10      	cmp	r3, #16
 801e8b6:	4ba9      	ldr	r3, [pc, #676]	; (801eb5c <_svfprintf_r+0x81c>)
 801e8b8:	6023      	str	r3, [r4, #0]
 801e8ba:	f300 81d5 	bgt.w	801ec68 <_svfprintf_r+0x928>
 801e8be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e8c0:	6063      	str	r3, [r4, #4]
 801e8c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e8c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e8c6:	4413      	add	r3, r2
 801e8c8:	9321      	str	r3, [sp, #132]	; 0x84
 801e8ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e8cc:	3301      	adds	r3, #1
 801e8ce:	2b07      	cmp	r3, #7
 801e8d0:	9320      	str	r3, [sp, #128]	; 0x80
 801e8d2:	f300 81e2 	bgt.w	801ec9a <_svfprintf_r+0x95a>
 801e8d6:	3408      	adds	r4, #8
 801e8d8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 801e8dc:	b173      	cbz	r3, 801e8fc <_svfprintf_r+0x5bc>
 801e8de:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 801e8e2:	6023      	str	r3, [r4, #0]
 801e8e4:	2301      	movs	r3, #1
 801e8e6:	6063      	str	r3, [r4, #4]
 801e8e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e8ea:	3301      	adds	r3, #1
 801e8ec:	9321      	str	r3, [sp, #132]	; 0x84
 801e8ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e8f0:	3301      	adds	r3, #1
 801e8f2:	2b07      	cmp	r3, #7
 801e8f4:	9320      	str	r3, [sp, #128]	; 0x80
 801e8f6:	f300 81da 	bgt.w	801ecae <_svfprintf_r+0x96e>
 801e8fa:	3408      	adds	r4, #8
 801e8fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801e8fe:	b16b      	cbz	r3, 801e91c <_svfprintf_r+0x5dc>
 801e900:	ab18      	add	r3, sp, #96	; 0x60
 801e902:	6023      	str	r3, [r4, #0]
 801e904:	2302      	movs	r3, #2
 801e906:	6063      	str	r3, [r4, #4]
 801e908:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e90a:	3302      	adds	r3, #2
 801e90c:	9321      	str	r3, [sp, #132]	; 0x84
 801e90e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e910:	3301      	adds	r3, #1
 801e912:	2b07      	cmp	r3, #7
 801e914:	9320      	str	r3, [sp, #128]	; 0x80
 801e916:	f300 81d4 	bgt.w	801ecc2 <_svfprintf_r+0x982>
 801e91a:	3408      	adds	r4, #8
 801e91c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801e91e:	2b80      	cmp	r3, #128	; 0x80
 801e920:	d114      	bne.n	801e94c <_svfprintf_r+0x60c>
 801e922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e924:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801e926:	1a9b      	subs	r3, r3, r2
 801e928:	2b00      	cmp	r3, #0
 801e92a:	dd0f      	ble.n	801e94c <_svfprintf_r+0x60c>
 801e92c:	4a8c      	ldr	r2, [pc, #560]	; (801eb60 <_svfprintf_r+0x820>)
 801e92e:	6022      	str	r2, [r4, #0]
 801e930:	2b10      	cmp	r3, #16
 801e932:	f300 81d0 	bgt.w	801ecd6 <_svfprintf_r+0x996>
 801e936:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801e938:	6063      	str	r3, [r4, #4]
 801e93a:	4413      	add	r3, r2
 801e93c:	9321      	str	r3, [sp, #132]	; 0x84
 801e93e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e940:	3301      	adds	r3, #1
 801e942:	2b07      	cmp	r3, #7
 801e944:	9320      	str	r3, [sp, #128]	; 0x80
 801e946:	f300 81df 	bgt.w	801ed08 <_svfprintf_r+0x9c8>
 801e94a:	3408      	adds	r4, #8
 801e94c:	eba6 0609 	sub.w	r6, r6, r9
 801e950:	2e00      	cmp	r6, #0
 801e952:	dd0f      	ble.n	801e974 <_svfprintf_r+0x634>
 801e954:	4b82      	ldr	r3, [pc, #520]	; (801eb60 <_svfprintf_r+0x820>)
 801e956:	6023      	str	r3, [r4, #0]
 801e958:	2e10      	cmp	r6, #16
 801e95a:	f300 81df 	bgt.w	801ed1c <_svfprintf_r+0x9dc>
 801e95e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e960:	9821      	ldr	r0, [sp, #132]	; 0x84
 801e962:	6066      	str	r6, [r4, #4]
 801e964:	3301      	adds	r3, #1
 801e966:	4406      	add	r6, r0
 801e968:	2b07      	cmp	r3, #7
 801e96a:	9621      	str	r6, [sp, #132]	; 0x84
 801e96c:	9320      	str	r3, [sp, #128]	; 0x80
 801e96e:	f300 81ec 	bgt.w	801ed4a <_svfprintf_r+0xa0a>
 801e972:	3408      	adds	r4, #8
 801e974:	05eb      	lsls	r3, r5, #23
 801e976:	f100 81f2 	bmi.w	801ed5e <_svfprintf_r+0xa1e>
 801e97a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e97c:	e884 0300 	stmia.w	r4, {r8, r9}
 801e980:	444b      	add	r3, r9
 801e982:	9321      	str	r3, [sp, #132]	; 0x84
 801e984:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801e986:	3301      	adds	r3, #1
 801e988:	2b07      	cmp	r3, #7
 801e98a:	9320      	str	r3, [sp, #128]	; 0x80
 801e98c:	f340 8419 	ble.w	801f1c2 <_svfprintf_r+0xe82>
 801e990:	aa1f      	add	r2, sp, #124	; 0x7c
 801e992:	4651      	mov	r1, sl
 801e994:	4658      	mov	r0, fp
 801e996:	f001 fef3 	bl	8020780 <__ssprint_r>
 801e99a:	2800      	cmp	r0, #0
 801e99c:	f040 8431 	bne.w	801f202 <_svfprintf_r+0xec2>
 801e9a0:	ac2c      	add	r4, sp, #176	; 0xb0
 801e9a2:	076b      	lsls	r3, r5, #29
 801e9a4:	f100 8410 	bmi.w	801f1c8 <_svfprintf_r+0xe88>
 801e9a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e9aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801e9ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801e9ae:	428a      	cmp	r2, r1
 801e9b0:	bfac      	ite	ge
 801e9b2:	189b      	addge	r3, r3, r2
 801e9b4:	185b      	addlt	r3, r3, r1
 801e9b6:	9309      	str	r3, [sp, #36]	; 0x24
 801e9b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e9ba:	b13b      	cbz	r3, 801e9cc <_svfprintf_r+0x68c>
 801e9bc:	aa1f      	add	r2, sp, #124	; 0x7c
 801e9be:	4651      	mov	r1, sl
 801e9c0:	4658      	mov	r0, fp
 801e9c2:	f001 fedd 	bl	8020780 <__ssprint_r>
 801e9c6:	2800      	cmp	r0, #0
 801e9c8:	f040 841b 	bne.w	801f202 <_svfprintf_r+0xec2>
 801e9cc:	2300      	movs	r3, #0
 801e9ce:	9320      	str	r3, [sp, #128]	; 0x80
 801e9d0:	9f04      	ldr	r7, [sp, #16]
 801e9d2:	ac2c      	add	r4, sp, #176	; 0xb0
 801e9d4:	e4ee      	b.n	801e3b4 <_svfprintf_r+0x74>
 801e9d6:	9b02      	ldr	r3, [sp, #8]
 801e9d8:	2b65      	cmp	r3, #101	; 0x65
 801e9da:	f77f af0b 	ble.w	801e7f4 <_svfprintf_r+0x4b4>
 801e9de:	9b02      	ldr	r3, [sp, #8]
 801e9e0:	2b66      	cmp	r3, #102	; 0x66
 801e9e2:	d124      	bne.n	801ea2e <_svfprintf_r+0x6ee>
 801e9e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801e9e6:	2b00      	cmp	r3, #0
 801e9e8:	dd19      	ble.n	801ea1e <_svfprintf_r+0x6de>
 801e9ea:	f1b9 0f00 	cmp.w	r9, #0
 801e9ee:	d101      	bne.n	801e9f4 <_svfprintf_r+0x6b4>
 801e9f0:	07ea      	lsls	r2, r5, #31
 801e9f2:	d502      	bpl.n	801e9fa <_svfprintf_r+0x6ba>
 801e9f4:	9a08      	ldr	r2, [sp, #32]
 801e9f6:	4413      	add	r3, r2
 801e9f8:	444b      	add	r3, r9
 801e9fa:	9f19      	ldr	r7, [sp, #100]	; 0x64
 801e9fc:	4699      	mov	r9, r3
 801e9fe:	e735      	b.n	801e86c <_svfprintf_r+0x52c>
 801ea00:	460a      	mov	r2, r1
 801ea02:	e70c      	b.n	801e81e <_svfprintf_r+0x4de>
 801ea04:	f812 1b01 	ldrb.w	r1, [r2], #1
 801ea08:	f803 1b01 	strb.w	r1, [r3], #1
 801ea0c:	e71c      	b.n	801e848 <_svfprintf_r+0x508>
 801ea0e:	2230      	movs	r2, #48	; 0x30
 801ea10:	4413      	add	r3, r2
 801ea12:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 801ea16:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 801ea1a:	a91c      	add	r1, sp, #112	; 0x70
 801ea1c:	e718      	b.n	801e850 <_svfprintf_r+0x510>
 801ea1e:	f1b9 0f00 	cmp.w	r9, #0
 801ea22:	d101      	bne.n	801ea28 <_svfprintf_r+0x6e8>
 801ea24:	07eb      	lsls	r3, r5, #31
 801ea26:	d515      	bpl.n	801ea54 <_svfprintf_r+0x714>
 801ea28:	9b08      	ldr	r3, [sp, #32]
 801ea2a:	3301      	adds	r3, #1
 801ea2c:	e7e4      	b.n	801e9f8 <_svfprintf_r+0x6b8>
 801ea2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801ea30:	9b03      	ldr	r3, [sp, #12]
 801ea32:	429a      	cmp	r2, r3
 801ea34:	db06      	blt.n	801ea44 <_svfprintf_r+0x704>
 801ea36:	07ef      	lsls	r7, r5, #31
 801ea38:	d50e      	bpl.n	801ea58 <_svfprintf_r+0x718>
 801ea3a:	9b08      	ldr	r3, [sp, #32]
 801ea3c:	4413      	add	r3, r2
 801ea3e:	2267      	movs	r2, #103	; 0x67
 801ea40:	9202      	str	r2, [sp, #8]
 801ea42:	e7da      	b.n	801e9fa <_svfprintf_r+0x6ba>
 801ea44:	9b03      	ldr	r3, [sp, #12]
 801ea46:	9908      	ldr	r1, [sp, #32]
 801ea48:	2a00      	cmp	r2, #0
 801ea4a:	440b      	add	r3, r1
 801ea4c:	dcf7      	bgt.n	801ea3e <_svfprintf_r+0x6fe>
 801ea4e:	f1c2 0201 	rsb	r2, r2, #1
 801ea52:	e7f3      	b.n	801ea3c <_svfprintf_r+0x6fc>
 801ea54:	2301      	movs	r3, #1
 801ea56:	e7d0      	b.n	801e9fa <_svfprintf_r+0x6ba>
 801ea58:	4613      	mov	r3, r2
 801ea5a:	e7f0      	b.n	801ea3e <_svfprintf_r+0x6fe>
 801ea5c:	b10b      	cbz	r3, 801ea62 <_svfprintf_r+0x722>
 801ea5e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801ea62:	f015 0f20 	tst.w	r5, #32
 801ea66:	f107 0304 	add.w	r3, r7, #4
 801ea6a:	d008      	beq.n	801ea7e <_svfprintf_r+0x73e>
 801ea6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ea6e:	683a      	ldr	r2, [r7, #0]
 801ea70:	17ce      	asrs	r6, r1, #31
 801ea72:	4608      	mov	r0, r1
 801ea74:	4631      	mov	r1, r6
 801ea76:	e9c2 0100 	strd	r0, r1, [r2]
 801ea7a:	461f      	mov	r7, r3
 801ea7c:	e49a      	b.n	801e3b4 <_svfprintf_r+0x74>
 801ea7e:	06ee      	lsls	r6, r5, #27
 801ea80:	d503      	bpl.n	801ea8a <_svfprintf_r+0x74a>
 801ea82:	683a      	ldr	r2, [r7, #0]
 801ea84:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ea86:	6011      	str	r1, [r2, #0]
 801ea88:	e7f7      	b.n	801ea7a <_svfprintf_r+0x73a>
 801ea8a:	0668      	lsls	r0, r5, #25
 801ea8c:	d5f9      	bpl.n	801ea82 <_svfprintf_r+0x742>
 801ea8e:	683a      	ldr	r2, [r7, #0]
 801ea90:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 801ea94:	8011      	strh	r1, [r2, #0]
 801ea96:	e7f0      	b.n	801ea7a <_svfprintf_r+0x73a>
 801ea98:	f045 0510 	orr.w	r5, r5, #16
 801ea9c:	f015 0320 	ands.w	r3, r5, #32
 801eaa0:	d022      	beq.n	801eae8 <_svfprintf_r+0x7a8>
 801eaa2:	3707      	adds	r7, #7
 801eaa4:	f027 0707 	bic.w	r7, r7, #7
 801eaa8:	f107 0308 	add.w	r3, r7, #8
 801eaac:	e9d7 6700 	ldrd	r6, r7, [r7]
 801eab0:	9304      	str	r3, [sp, #16]
 801eab2:	2300      	movs	r3, #0
 801eab4:	2200      	movs	r2, #0
 801eab6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801eaba:	f1b9 3fff 	cmp.w	r9, #4294967295
 801eabe:	f000 83db 	beq.w	801f278 <_svfprintf_r+0xf38>
 801eac2:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 801eac6:	920b      	str	r2, [sp, #44]	; 0x2c
 801eac8:	ea56 0207 	orrs.w	r2, r6, r7
 801eacc:	f040 83d9 	bne.w	801f282 <_svfprintf_r+0xf42>
 801ead0:	f1b9 0f00 	cmp.w	r9, #0
 801ead4:	f000 80aa 	beq.w	801ec2c <_svfprintf_r+0x8ec>
 801ead8:	2b01      	cmp	r3, #1
 801eada:	d076      	beq.n	801ebca <_svfprintf_r+0x88a>
 801eadc:	2b02      	cmp	r3, #2
 801eade:	f000 8091 	beq.w	801ec04 <_svfprintf_r+0x8c4>
 801eae2:	2600      	movs	r6, #0
 801eae4:	2700      	movs	r7, #0
 801eae6:	e3d2      	b.n	801f28e <_svfprintf_r+0xf4e>
 801eae8:	1d3a      	adds	r2, r7, #4
 801eaea:	f015 0110 	ands.w	r1, r5, #16
 801eaee:	9204      	str	r2, [sp, #16]
 801eaf0:	d002      	beq.n	801eaf8 <_svfprintf_r+0x7b8>
 801eaf2:	683e      	ldr	r6, [r7, #0]
 801eaf4:	2700      	movs	r7, #0
 801eaf6:	e7dd      	b.n	801eab4 <_svfprintf_r+0x774>
 801eaf8:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 801eafc:	d0f9      	beq.n	801eaf2 <_svfprintf_r+0x7b2>
 801eafe:	883e      	ldrh	r6, [r7, #0]
 801eb00:	2700      	movs	r7, #0
 801eb02:	e7d6      	b.n	801eab2 <_svfprintf_r+0x772>
 801eb04:	1d3b      	adds	r3, r7, #4
 801eb06:	9304      	str	r3, [sp, #16]
 801eb08:	2330      	movs	r3, #48	; 0x30
 801eb0a:	2278      	movs	r2, #120	; 0x78
 801eb0c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 801eb10:	4b14      	ldr	r3, [pc, #80]	; (801eb64 <_svfprintf_r+0x824>)
 801eb12:	683e      	ldr	r6, [r7, #0]
 801eb14:	9311      	str	r3, [sp, #68]	; 0x44
 801eb16:	2700      	movs	r7, #0
 801eb18:	f045 0502 	orr.w	r5, r5, #2
 801eb1c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 801eb20:	2302      	movs	r3, #2
 801eb22:	9202      	str	r2, [sp, #8]
 801eb24:	e7c6      	b.n	801eab4 <_svfprintf_r+0x774>
 801eb26:	1d3b      	adds	r3, r7, #4
 801eb28:	2600      	movs	r6, #0
 801eb2a:	f1b9 3fff 	cmp.w	r9, #4294967295
 801eb2e:	9304      	str	r3, [sp, #16]
 801eb30:	f8d7 8000 	ldr.w	r8, [r7]
 801eb34:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801eb38:	d00a      	beq.n	801eb50 <_svfprintf_r+0x810>
 801eb3a:	464a      	mov	r2, r9
 801eb3c:	4631      	mov	r1, r6
 801eb3e:	4640      	mov	r0, r8
 801eb40:	f7e1 fb86 	bl	8000250 <memchr>
 801eb44:	2800      	cmp	r0, #0
 801eb46:	f000 808d 	beq.w	801ec64 <_svfprintf_r+0x924>
 801eb4a:	eba0 0908 	sub.w	r9, r0, r8
 801eb4e:	e5cb      	b.n	801e6e8 <_svfprintf_r+0x3a8>
 801eb50:	4640      	mov	r0, r8
 801eb52:	f7e1 fb75 	bl	8000240 <strlen>
 801eb56:	4681      	mov	r9, r0
 801eb58:	e5c6      	b.n	801e6e8 <_svfprintf_r+0x3a8>
 801eb5a:	bf00      	nop
 801eb5c:	080251bc 	.word	0x080251bc
 801eb60:	080251cc 	.word	0x080251cc
 801eb64:	080251a9 	.word	0x080251a9
 801eb68:	f045 0510 	orr.w	r5, r5, #16
 801eb6c:	06a9      	lsls	r1, r5, #26
 801eb6e:	d509      	bpl.n	801eb84 <_svfprintf_r+0x844>
 801eb70:	3707      	adds	r7, #7
 801eb72:	f027 0707 	bic.w	r7, r7, #7
 801eb76:	f107 0308 	add.w	r3, r7, #8
 801eb7a:	e9d7 6700 	ldrd	r6, r7, [r7]
 801eb7e:	9304      	str	r3, [sp, #16]
 801eb80:	2301      	movs	r3, #1
 801eb82:	e797      	b.n	801eab4 <_svfprintf_r+0x774>
 801eb84:	1d3b      	adds	r3, r7, #4
 801eb86:	f015 0f10 	tst.w	r5, #16
 801eb8a:	9304      	str	r3, [sp, #16]
 801eb8c:	d001      	beq.n	801eb92 <_svfprintf_r+0x852>
 801eb8e:	683e      	ldr	r6, [r7, #0]
 801eb90:	e002      	b.n	801eb98 <_svfprintf_r+0x858>
 801eb92:	066a      	lsls	r2, r5, #25
 801eb94:	d5fb      	bpl.n	801eb8e <_svfprintf_r+0x84e>
 801eb96:	883e      	ldrh	r6, [r7, #0]
 801eb98:	2700      	movs	r7, #0
 801eb9a:	e7f1      	b.n	801eb80 <_svfprintf_r+0x840>
 801eb9c:	b10b      	cbz	r3, 801eba2 <_svfprintf_r+0x862>
 801eb9e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801eba2:	4ba3      	ldr	r3, [pc, #652]	; (801ee30 <_svfprintf_r+0xaf0>)
 801eba4:	e4c2      	b.n	801e52c <_svfprintf_r+0x1ec>
 801eba6:	1d3b      	adds	r3, r7, #4
 801eba8:	f015 0f10 	tst.w	r5, #16
 801ebac:	9304      	str	r3, [sp, #16]
 801ebae:	d001      	beq.n	801ebb4 <_svfprintf_r+0x874>
 801ebb0:	683e      	ldr	r6, [r7, #0]
 801ebb2:	e002      	b.n	801ebba <_svfprintf_r+0x87a>
 801ebb4:	066e      	lsls	r6, r5, #25
 801ebb6:	d5fb      	bpl.n	801ebb0 <_svfprintf_r+0x870>
 801ebb8:	883e      	ldrh	r6, [r7, #0]
 801ebba:	2700      	movs	r7, #0
 801ebbc:	e4c2      	b.n	801e544 <_svfprintf_r+0x204>
 801ebbe:	4643      	mov	r3, r8
 801ebc0:	e366      	b.n	801f290 <_svfprintf_r+0xf50>
 801ebc2:	2f00      	cmp	r7, #0
 801ebc4:	bf08      	it	eq
 801ebc6:	2e0a      	cmpeq	r6, #10
 801ebc8:	d205      	bcs.n	801ebd6 <_svfprintf_r+0x896>
 801ebca:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 801ebce:	3630      	adds	r6, #48	; 0x30
 801ebd0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 801ebd4:	e377      	b.n	801f2c6 <_svfprintf_r+0xf86>
 801ebd6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801ebda:	4630      	mov	r0, r6
 801ebdc:	4639      	mov	r1, r7
 801ebde:	220a      	movs	r2, #10
 801ebe0:	2300      	movs	r3, #0
 801ebe2:	f7e2 f815 	bl	8000c10 <__aeabi_uldivmod>
 801ebe6:	3230      	adds	r2, #48	; 0x30
 801ebe8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 801ebec:	2300      	movs	r3, #0
 801ebee:	4630      	mov	r0, r6
 801ebf0:	4639      	mov	r1, r7
 801ebf2:	220a      	movs	r2, #10
 801ebf4:	f7e2 f80c 	bl	8000c10 <__aeabi_uldivmod>
 801ebf8:	4606      	mov	r6, r0
 801ebfa:	460f      	mov	r7, r1
 801ebfc:	ea56 0307 	orrs.w	r3, r6, r7
 801ec00:	d1eb      	bne.n	801ebda <_svfprintf_r+0x89a>
 801ec02:	e360      	b.n	801f2c6 <_svfprintf_r+0xf86>
 801ec04:	2600      	movs	r6, #0
 801ec06:	2700      	movs	r7, #0
 801ec08:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801ec0c:	f006 030f 	and.w	r3, r6, #15
 801ec10:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801ec12:	5cd3      	ldrb	r3, [r2, r3]
 801ec14:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801ec18:	0933      	lsrs	r3, r6, #4
 801ec1a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 801ec1e:	093a      	lsrs	r2, r7, #4
 801ec20:	461e      	mov	r6, r3
 801ec22:	4617      	mov	r7, r2
 801ec24:	ea56 0307 	orrs.w	r3, r6, r7
 801ec28:	d1f0      	bne.n	801ec0c <_svfprintf_r+0x8cc>
 801ec2a:	e34c      	b.n	801f2c6 <_svfprintf_r+0xf86>
 801ec2c:	b93b      	cbnz	r3, 801ec3e <_svfprintf_r+0x8fe>
 801ec2e:	07ea      	lsls	r2, r5, #31
 801ec30:	d505      	bpl.n	801ec3e <_svfprintf_r+0x8fe>
 801ec32:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 801ec36:	2330      	movs	r3, #48	; 0x30
 801ec38:	f808 3d41 	strb.w	r3, [r8, #-65]!
 801ec3c:	e343      	b.n	801f2c6 <_svfprintf_r+0xf86>
 801ec3e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801ec42:	e340      	b.n	801f2c6 <_svfprintf_r+0xf86>
 801ec44:	b10b      	cbz	r3, 801ec4a <_svfprintf_r+0x90a>
 801ec46:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801ec4a:	9b02      	ldr	r3, [sp, #8]
 801ec4c:	2b00      	cmp	r3, #0
 801ec4e:	f000 82f7 	beq.w	801f240 <_svfprintf_r+0xf00>
 801ec52:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801ec56:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 801ec5a:	2600      	movs	r6, #0
 801ec5c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801ec60:	9704      	str	r7, [sp, #16]
 801ec62:	e4e8      	b.n	801e636 <_svfprintf_r+0x2f6>
 801ec64:	4606      	mov	r6, r0
 801ec66:	e53f      	b.n	801e6e8 <_svfprintf_r+0x3a8>
 801ec68:	2310      	movs	r3, #16
 801ec6a:	6063      	str	r3, [r4, #4]
 801ec6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ec6e:	3310      	adds	r3, #16
 801ec70:	9321      	str	r3, [sp, #132]	; 0x84
 801ec72:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ec74:	3301      	adds	r3, #1
 801ec76:	2b07      	cmp	r3, #7
 801ec78:	9320      	str	r3, [sp, #128]	; 0x80
 801ec7a:	dc04      	bgt.n	801ec86 <_svfprintf_r+0x946>
 801ec7c:	3408      	adds	r4, #8
 801ec7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ec80:	3b10      	subs	r3, #16
 801ec82:	930c      	str	r3, [sp, #48]	; 0x30
 801ec84:	e615      	b.n	801e8b2 <_svfprintf_r+0x572>
 801ec86:	aa1f      	add	r2, sp, #124	; 0x7c
 801ec88:	4651      	mov	r1, sl
 801ec8a:	4658      	mov	r0, fp
 801ec8c:	f001 fd78 	bl	8020780 <__ssprint_r>
 801ec90:	2800      	cmp	r0, #0
 801ec92:	f040 82b6 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ec96:	ac2c      	add	r4, sp, #176	; 0xb0
 801ec98:	e7f1      	b.n	801ec7e <_svfprintf_r+0x93e>
 801ec9a:	aa1f      	add	r2, sp, #124	; 0x7c
 801ec9c:	4651      	mov	r1, sl
 801ec9e:	4658      	mov	r0, fp
 801eca0:	f001 fd6e 	bl	8020780 <__ssprint_r>
 801eca4:	2800      	cmp	r0, #0
 801eca6:	f040 82ac 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ecaa:	ac2c      	add	r4, sp, #176	; 0xb0
 801ecac:	e614      	b.n	801e8d8 <_svfprintf_r+0x598>
 801ecae:	aa1f      	add	r2, sp, #124	; 0x7c
 801ecb0:	4651      	mov	r1, sl
 801ecb2:	4658      	mov	r0, fp
 801ecb4:	f001 fd64 	bl	8020780 <__ssprint_r>
 801ecb8:	2800      	cmp	r0, #0
 801ecba:	f040 82a2 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ecbe:	ac2c      	add	r4, sp, #176	; 0xb0
 801ecc0:	e61c      	b.n	801e8fc <_svfprintf_r+0x5bc>
 801ecc2:	aa1f      	add	r2, sp, #124	; 0x7c
 801ecc4:	4651      	mov	r1, sl
 801ecc6:	4658      	mov	r0, fp
 801ecc8:	f001 fd5a 	bl	8020780 <__ssprint_r>
 801eccc:	2800      	cmp	r0, #0
 801ecce:	f040 8298 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ecd2:	ac2c      	add	r4, sp, #176	; 0xb0
 801ecd4:	e622      	b.n	801e91c <_svfprintf_r+0x5dc>
 801ecd6:	2210      	movs	r2, #16
 801ecd8:	6062      	str	r2, [r4, #4]
 801ecda:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801ecdc:	3210      	adds	r2, #16
 801ecde:	9221      	str	r2, [sp, #132]	; 0x84
 801ece0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801ece2:	3201      	adds	r2, #1
 801ece4:	2a07      	cmp	r2, #7
 801ece6:	9220      	str	r2, [sp, #128]	; 0x80
 801ece8:	dc02      	bgt.n	801ecf0 <_svfprintf_r+0x9b0>
 801ecea:	3408      	adds	r4, #8
 801ecec:	3b10      	subs	r3, #16
 801ecee:	e61d      	b.n	801e92c <_svfprintf_r+0x5ec>
 801ecf0:	aa1f      	add	r2, sp, #124	; 0x7c
 801ecf2:	4651      	mov	r1, sl
 801ecf4:	4658      	mov	r0, fp
 801ecf6:	930c      	str	r3, [sp, #48]	; 0x30
 801ecf8:	f001 fd42 	bl	8020780 <__ssprint_r>
 801ecfc:	2800      	cmp	r0, #0
 801ecfe:	f040 8280 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ed02:	ac2c      	add	r4, sp, #176	; 0xb0
 801ed04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ed06:	e7f1      	b.n	801ecec <_svfprintf_r+0x9ac>
 801ed08:	aa1f      	add	r2, sp, #124	; 0x7c
 801ed0a:	4651      	mov	r1, sl
 801ed0c:	4658      	mov	r0, fp
 801ed0e:	f001 fd37 	bl	8020780 <__ssprint_r>
 801ed12:	2800      	cmp	r0, #0
 801ed14:	f040 8275 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ed18:	ac2c      	add	r4, sp, #176	; 0xb0
 801ed1a:	e617      	b.n	801e94c <_svfprintf_r+0x60c>
 801ed1c:	2310      	movs	r3, #16
 801ed1e:	6063      	str	r3, [r4, #4]
 801ed20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ed22:	3310      	adds	r3, #16
 801ed24:	9321      	str	r3, [sp, #132]	; 0x84
 801ed26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ed28:	3301      	adds	r3, #1
 801ed2a:	2b07      	cmp	r3, #7
 801ed2c:	9320      	str	r3, [sp, #128]	; 0x80
 801ed2e:	dc02      	bgt.n	801ed36 <_svfprintf_r+0x9f6>
 801ed30:	3408      	adds	r4, #8
 801ed32:	3e10      	subs	r6, #16
 801ed34:	e60e      	b.n	801e954 <_svfprintf_r+0x614>
 801ed36:	aa1f      	add	r2, sp, #124	; 0x7c
 801ed38:	4651      	mov	r1, sl
 801ed3a:	4658      	mov	r0, fp
 801ed3c:	f001 fd20 	bl	8020780 <__ssprint_r>
 801ed40:	2800      	cmp	r0, #0
 801ed42:	f040 825e 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ed46:	ac2c      	add	r4, sp, #176	; 0xb0
 801ed48:	e7f3      	b.n	801ed32 <_svfprintf_r+0x9f2>
 801ed4a:	aa1f      	add	r2, sp, #124	; 0x7c
 801ed4c:	4651      	mov	r1, sl
 801ed4e:	4658      	mov	r0, fp
 801ed50:	f001 fd16 	bl	8020780 <__ssprint_r>
 801ed54:	2800      	cmp	r0, #0
 801ed56:	f040 8254 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ed5a:	ac2c      	add	r4, sp, #176	; 0xb0
 801ed5c:	e60a      	b.n	801e974 <_svfprintf_r+0x634>
 801ed5e:	9b02      	ldr	r3, [sp, #8]
 801ed60:	2b65      	cmp	r3, #101	; 0x65
 801ed62:	f340 81a9 	ble.w	801f0b8 <_svfprintf_r+0xd78>
 801ed66:	2200      	movs	r2, #0
 801ed68:	2300      	movs	r3, #0
 801ed6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ed6e:	f7e1 fedf 	bl	8000b30 <__aeabi_dcmpeq>
 801ed72:	2800      	cmp	r0, #0
 801ed74:	d062      	beq.n	801ee3c <_svfprintf_r+0xafc>
 801ed76:	4b2f      	ldr	r3, [pc, #188]	; (801ee34 <_svfprintf_r+0xaf4>)
 801ed78:	6023      	str	r3, [r4, #0]
 801ed7a:	2301      	movs	r3, #1
 801ed7c:	6063      	str	r3, [r4, #4]
 801ed7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ed80:	3301      	adds	r3, #1
 801ed82:	9321      	str	r3, [sp, #132]	; 0x84
 801ed84:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ed86:	3301      	adds	r3, #1
 801ed88:	2b07      	cmp	r3, #7
 801ed8a:	9320      	str	r3, [sp, #128]	; 0x80
 801ed8c:	dc25      	bgt.n	801edda <_svfprintf_r+0xa9a>
 801ed8e:	3408      	adds	r4, #8
 801ed90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801ed92:	9a03      	ldr	r2, [sp, #12]
 801ed94:	4293      	cmp	r3, r2
 801ed96:	db02      	blt.n	801ed9e <_svfprintf_r+0xa5e>
 801ed98:	07ee      	lsls	r6, r5, #31
 801ed9a:	f57f ae02 	bpl.w	801e9a2 <_svfprintf_r+0x662>
 801ed9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801eda0:	6023      	str	r3, [r4, #0]
 801eda2:	9b08      	ldr	r3, [sp, #32]
 801eda4:	6063      	str	r3, [r4, #4]
 801eda6:	9a08      	ldr	r2, [sp, #32]
 801eda8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801edaa:	4413      	add	r3, r2
 801edac:	9321      	str	r3, [sp, #132]	; 0x84
 801edae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801edb0:	3301      	adds	r3, #1
 801edb2:	2b07      	cmp	r3, #7
 801edb4:	9320      	str	r3, [sp, #128]	; 0x80
 801edb6:	dc1a      	bgt.n	801edee <_svfprintf_r+0xaae>
 801edb8:	3408      	adds	r4, #8
 801edba:	9b03      	ldr	r3, [sp, #12]
 801edbc:	1e5e      	subs	r6, r3, #1
 801edbe:	2e00      	cmp	r6, #0
 801edc0:	f77f adef 	ble.w	801e9a2 <_svfprintf_r+0x662>
 801edc4:	4f1c      	ldr	r7, [pc, #112]	; (801ee38 <_svfprintf_r+0xaf8>)
 801edc6:	f04f 0810 	mov.w	r8, #16
 801edca:	2e10      	cmp	r6, #16
 801edcc:	6027      	str	r7, [r4, #0]
 801edce:	dc18      	bgt.n	801ee02 <_svfprintf_r+0xac2>
 801edd0:	6066      	str	r6, [r4, #4]
 801edd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801edd4:	441e      	add	r6, r3
 801edd6:	9621      	str	r6, [sp, #132]	; 0x84
 801edd8:	e5d4      	b.n	801e984 <_svfprintf_r+0x644>
 801edda:	aa1f      	add	r2, sp, #124	; 0x7c
 801eddc:	4651      	mov	r1, sl
 801edde:	4658      	mov	r0, fp
 801ede0:	f001 fcce 	bl	8020780 <__ssprint_r>
 801ede4:	2800      	cmp	r0, #0
 801ede6:	f040 820c 	bne.w	801f202 <_svfprintf_r+0xec2>
 801edea:	ac2c      	add	r4, sp, #176	; 0xb0
 801edec:	e7d0      	b.n	801ed90 <_svfprintf_r+0xa50>
 801edee:	aa1f      	add	r2, sp, #124	; 0x7c
 801edf0:	4651      	mov	r1, sl
 801edf2:	4658      	mov	r0, fp
 801edf4:	f001 fcc4 	bl	8020780 <__ssprint_r>
 801edf8:	2800      	cmp	r0, #0
 801edfa:	f040 8202 	bne.w	801f202 <_svfprintf_r+0xec2>
 801edfe:	ac2c      	add	r4, sp, #176	; 0xb0
 801ee00:	e7db      	b.n	801edba <_svfprintf_r+0xa7a>
 801ee02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ee04:	f8c4 8004 	str.w	r8, [r4, #4]
 801ee08:	3310      	adds	r3, #16
 801ee0a:	9321      	str	r3, [sp, #132]	; 0x84
 801ee0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ee0e:	3301      	adds	r3, #1
 801ee10:	2b07      	cmp	r3, #7
 801ee12:	9320      	str	r3, [sp, #128]	; 0x80
 801ee14:	dc02      	bgt.n	801ee1c <_svfprintf_r+0xadc>
 801ee16:	3408      	adds	r4, #8
 801ee18:	3e10      	subs	r6, #16
 801ee1a:	e7d6      	b.n	801edca <_svfprintf_r+0xa8a>
 801ee1c:	aa1f      	add	r2, sp, #124	; 0x7c
 801ee1e:	4651      	mov	r1, sl
 801ee20:	4658      	mov	r0, fp
 801ee22:	f001 fcad 	bl	8020780 <__ssprint_r>
 801ee26:	2800      	cmp	r0, #0
 801ee28:	f040 81eb 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ee2c:	ac2c      	add	r4, sp, #176	; 0xb0
 801ee2e:	e7f3      	b.n	801ee18 <_svfprintf_r+0xad8>
 801ee30:	080251a9 	.word	0x080251a9
 801ee34:	080251ba 	.word	0x080251ba
 801ee38:	080251cc 	.word	0x080251cc
 801ee3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801ee3e:	2b00      	cmp	r3, #0
 801ee40:	dc7a      	bgt.n	801ef38 <_svfprintf_r+0xbf8>
 801ee42:	4b9b      	ldr	r3, [pc, #620]	; (801f0b0 <_svfprintf_r+0xd70>)
 801ee44:	6023      	str	r3, [r4, #0]
 801ee46:	2301      	movs	r3, #1
 801ee48:	6063      	str	r3, [r4, #4]
 801ee4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ee4c:	3301      	adds	r3, #1
 801ee4e:	9321      	str	r3, [sp, #132]	; 0x84
 801ee50:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ee52:	3301      	adds	r3, #1
 801ee54:	2b07      	cmp	r3, #7
 801ee56:	9320      	str	r3, [sp, #128]	; 0x80
 801ee58:	dc44      	bgt.n	801eee4 <_svfprintf_r+0xba4>
 801ee5a:	3408      	adds	r4, #8
 801ee5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801ee5e:	b923      	cbnz	r3, 801ee6a <_svfprintf_r+0xb2a>
 801ee60:	9b03      	ldr	r3, [sp, #12]
 801ee62:	b913      	cbnz	r3, 801ee6a <_svfprintf_r+0xb2a>
 801ee64:	07e8      	lsls	r0, r5, #31
 801ee66:	f57f ad9c 	bpl.w	801e9a2 <_svfprintf_r+0x662>
 801ee6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ee6c:	6023      	str	r3, [r4, #0]
 801ee6e:	9b08      	ldr	r3, [sp, #32]
 801ee70:	6063      	str	r3, [r4, #4]
 801ee72:	9a08      	ldr	r2, [sp, #32]
 801ee74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ee76:	4413      	add	r3, r2
 801ee78:	9321      	str	r3, [sp, #132]	; 0x84
 801ee7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ee7c:	3301      	adds	r3, #1
 801ee7e:	2b07      	cmp	r3, #7
 801ee80:	9320      	str	r3, [sp, #128]	; 0x80
 801ee82:	dc39      	bgt.n	801eef8 <_svfprintf_r+0xbb8>
 801ee84:	f104 0308 	add.w	r3, r4, #8
 801ee88:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801ee8a:	2e00      	cmp	r6, #0
 801ee8c:	da19      	bge.n	801eec2 <_svfprintf_r+0xb82>
 801ee8e:	4f89      	ldr	r7, [pc, #548]	; (801f0b4 <_svfprintf_r+0xd74>)
 801ee90:	4276      	negs	r6, r6
 801ee92:	2410      	movs	r4, #16
 801ee94:	2e10      	cmp	r6, #16
 801ee96:	601f      	str	r7, [r3, #0]
 801ee98:	dc38      	bgt.n	801ef0c <_svfprintf_r+0xbcc>
 801ee9a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801ee9c:	605e      	str	r6, [r3, #4]
 801ee9e:	4416      	add	r6, r2
 801eea0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801eea2:	9621      	str	r6, [sp, #132]	; 0x84
 801eea4:	3201      	adds	r2, #1
 801eea6:	2a07      	cmp	r2, #7
 801eea8:	f103 0308 	add.w	r3, r3, #8
 801eeac:	9220      	str	r2, [sp, #128]	; 0x80
 801eeae:	dd08      	ble.n	801eec2 <_svfprintf_r+0xb82>
 801eeb0:	aa1f      	add	r2, sp, #124	; 0x7c
 801eeb2:	4651      	mov	r1, sl
 801eeb4:	4658      	mov	r0, fp
 801eeb6:	f001 fc63 	bl	8020780 <__ssprint_r>
 801eeba:	2800      	cmp	r0, #0
 801eebc:	f040 81a1 	bne.w	801f202 <_svfprintf_r+0xec2>
 801eec0:	ab2c      	add	r3, sp, #176	; 0xb0
 801eec2:	9a03      	ldr	r2, [sp, #12]
 801eec4:	605a      	str	r2, [r3, #4]
 801eec6:	9903      	ldr	r1, [sp, #12]
 801eec8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801eeca:	f8c3 8000 	str.w	r8, [r3]
 801eece:	440a      	add	r2, r1
 801eed0:	9221      	str	r2, [sp, #132]	; 0x84
 801eed2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801eed4:	3201      	adds	r2, #1
 801eed6:	2a07      	cmp	r2, #7
 801eed8:	9220      	str	r2, [sp, #128]	; 0x80
 801eeda:	f73f ad59 	bgt.w	801e990 <_svfprintf_r+0x650>
 801eede:	f103 0408 	add.w	r4, r3, #8
 801eee2:	e55e      	b.n	801e9a2 <_svfprintf_r+0x662>
 801eee4:	aa1f      	add	r2, sp, #124	; 0x7c
 801eee6:	4651      	mov	r1, sl
 801eee8:	4658      	mov	r0, fp
 801eeea:	f001 fc49 	bl	8020780 <__ssprint_r>
 801eeee:	2800      	cmp	r0, #0
 801eef0:	f040 8187 	bne.w	801f202 <_svfprintf_r+0xec2>
 801eef4:	ac2c      	add	r4, sp, #176	; 0xb0
 801eef6:	e7b1      	b.n	801ee5c <_svfprintf_r+0xb1c>
 801eef8:	aa1f      	add	r2, sp, #124	; 0x7c
 801eefa:	4651      	mov	r1, sl
 801eefc:	4658      	mov	r0, fp
 801eefe:	f001 fc3f 	bl	8020780 <__ssprint_r>
 801ef02:	2800      	cmp	r0, #0
 801ef04:	f040 817d 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ef08:	ab2c      	add	r3, sp, #176	; 0xb0
 801ef0a:	e7bd      	b.n	801ee88 <_svfprintf_r+0xb48>
 801ef0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801ef0e:	605c      	str	r4, [r3, #4]
 801ef10:	3210      	adds	r2, #16
 801ef12:	9221      	str	r2, [sp, #132]	; 0x84
 801ef14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801ef16:	3201      	adds	r2, #1
 801ef18:	2a07      	cmp	r2, #7
 801ef1a:	9220      	str	r2, [sp, #128]	; 0x80
 801ef1c:	dc02      	bgt.n	801ef24 <_svfprintf_r+0xbe4>
 801ef1e:	3308      	adds	r3, #8
 801ef20:	3e10      	subs	r6, #16
 801ef22:	e7b7      	b.n	801ee94 <_svfprintf_r+0xb54>
 801ef24:	aa1f      	add	r2, sp, #124	; 0x7c
 801ef26:	4651      	mov	r1, sl
 801ef28:	4658      	mov	r0, fp
 801ef2a:	f001 fc29 	bl	8020780 <__ssprint_r>
 801ef2e:	2800      	cmp	r0, #0
 801ef30:	f040 8167 	bne.w	801f202 <_svfprintf_r+0xec2>
 801ef34:	ab2c      	add	r3, sp, #176	; 0xb0
 801ef36:	e7f3      	b.n	801ef20 <_svfprintf_r+0xbe0>
 801ef38:	9b03      	ldr	r3, [sp, #12]
 801ef3a:	42bb      	cmp	r3, r7
 801ef3c:	bfa8      	it	ge
 801ef3e:	463b      	movge	r3, r7
 801ef40:	2b00      	cmp	r3, #0
 801ef42:	461e      	mov	r6, r3
 801ef44:	dd0b      	ble.n	801ef5e <_svfprintf_r+0xc1e>
 801ef46:	6063      	str	r3, [r4, #4]
 801ef48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ef4a:	f8c4 8000 	str.w	r8, [r4]
 801ef4e:	4433      	add	r3, r6
 801ef50:	9321      	str	r3, [sp, #132]	; 0x84
 801ef52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ef54:	3301      	adds	r3, #1
 801ef56:	2b07      	cmp	r3, #7
 801ef58:	9320      	str	r3, [sp, #128]	; 0x80
 801ef5a:	dc5f      	bgt.n	801f01c <_svfprintf_r+0xcdc>
 801ef5c:	3408      	adds	r4, #8
 801ef5e:	2e00      	cmp	r6, #0
 801ef60:	bfac      	ite	ge
 801ef62:	1bbe      	subge	r6, r7, r6
 801ef64:	463e      	movlt	r6, r7
 801ef66:	2e00      	cmp	r6, #0
 801ef68:	dd0f      	ble.n	801ef8a <_svfprintf_r+0xc4a>
 801ef6a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 801f0b4 <_svfprintf_r+0xd74>
 801ef6e:	f8c4 9000 	str.w	r9, [r4]
 801ef72:	2e10      	cmp	r6, #16
 801ef74:	dc5c      	bgt.n	801f030 <_svfprintf_r+0xcf0>
 801ef76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ef78:	6066      	str	r6, [r4, #4]
 801ef7a:	441e      	add	r6, r3
 801ef7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ef7e:	9621      	str	r6, [sp, #132]	; 0x84
 801ef80:	3301      	adds	r3, #1
 801ef82:	2b07      	cmp	r3, #7
 801ef84:	9320      	str	r3, [sp, #128]	; 0x80
 801ef86:	dc6a      	bgt.n	801f05e <_svfprintf_r+0xd1e>
 801ef88:	3408      	adds	r4, #8
 801ef8a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801ef8c:	9a03      	ldr	r2, [sp, #12]
 801ef8e:	4293      	cmp	r3, r2
 801ef90:	db01      	blt.n	801ef96 <_svfprintf_r+0xc56>
 801ef92:	07e9      	lsls	r1, r5, #31
 801ef94:	d50d      	bpl.n	801efb2 <_svfprintf_r+0xc72>
 801ef96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ef98:	6023      	str	r3, [r4, #0]
 801ef9a:	9b08      	ldr	r3, [sp, #32]
 801ef9c:	6063      	str	r3, [r4, #4]
 801ef9e:	9a08      	ldr	r2, [sp, #32]
 801efa0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801efa2:	4413      	add	r3, r2
 801efa4:	9321      	str	r3, [sp, #132]	; 0x84
 801efa6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801efa8:	3301      	adds	r3, #1
 801efaa:	2b07      	cmp	r3, #7
 801efac:	9320      	str	r3, [sp, #128]	; 0x80
 801efae:	dc60      	bgt.n	801f072 <_svfprintf_r+0xd32>
 801efb0:	3408      	adds	r4, #8
 801efb2:	9b03      	ldr	r3, [sp, #12]
 801efb4:	9a03      	ldr	r2, [sp, #12]
 801efb6:	1bde      	subs	r6, r3, r7
 801efb8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801efba:	1ad3      	subs	r3, r2, r3
 801efbc:	429e      	cmp	r6, r3
 801efbe:	bfa8      	it	ge
 801efc0:	461e      	movge	r6, r3
 801efc2:	2e00      	cmp	r6, #0
 801efc4:	dd0b      	ble.n	801efde <_svfprintf_r+0xc9e>
 801efc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801efc8:	6066      	str	r6, [r4, #4]
 801efca:	4433      	add	r3, r6
 801efcc:	9321      	str	r3, [sp, #132]	; 0x84
 801efce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801efd0:	3301      	adds	r3, #1
 801efd2:	4447      	add	r7, r8
 801efd4:	2b07      	cmp	r3, #7
 801efd6:	6027      	str	r7, [r4, #0]
 801efd8:	9320      	str	r3, [sp, #128]	; 0x80
 801efda:	dc54      	bgt.n	801f086 <_svfprintf_r+0xd46>
 801efdc:	3408      	adds	r4, #8
 801efde:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801efe0:	9a03      	ldr	r2, [sp, #12]
 801efe2:	2e00      	cmp	r6, #0
 801efe4:	eba2 0303 	sub.w	r3, r2, r3
 801efe8:	bfac      	ite	ge
 801efea:	1b9e      	subge	r6, r3, r6
 801efec:	461e      	movlt	r6, r3
 801efee:	2e00      	cmp	r6, #0
 801eff0:	f77f acd7 	ble.w	801e9a2 <_svfprintf_r+0x662>
 801eff4:	4f2f      	ldr	r7, [pc, #188]	; (801f0b4 <_svfprintf_r+0xd74>)
 801eff6:	f04f 0810 	mov.w	r8, #16
 801effa:	2e10      	cmp	r6, #16
 801effc:	6027      	str	r7, [r4, #0]
 801effe:	f77f aee7 	ble.w	801edd0 <_svfprintf_r+0xa90>
 801f002:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f004:	f8c4 8004 	str.w	r8, [r4, #4]
 801f008:	3310      	adds	r3, #16
 801f00a:	9321      	str	r3, [sp, #132]	; 0x84
 801f00c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f00e:	3301      	adds	r3, #1
 801f010:	2b07      	cmp	r3, #7
 801f012:	9320      	str	r3, [sp, #128]	; 0x80
 801f014:	dc41      	bgt.n	801f09a <_svfprintf_r+0xd5a>
 801f016:	3408      	adds	r4, #8
 801f018:	3e10      	subs	r6, #16
 801f01a:	e7ee      	b.n	801effa <_svfprintf_r+0xcba>
 801f01c:	aa1f      	add	r2, sp, #124	; 0x7c
 801f01e:	4651      	mov	r1, sl
 801f020:	4658      	mov	r0, fp
 801f022:	f001 fbad 	bl	8020780 <__ssprint_r>
 801f026:	2800      	cmp	r0, #0
 801f028:	f040 80eb 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f02c:	ac2c      	add	r4, sp, #176	; 0xb0
 801f02e:	e796      	b.n	801ef5e <_svfprintf_r+0xc1e>
 801f030:	2310      	movs	r3, #16
 801f032:	6063      	str	r3, [r4, #4]
 801f034:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f036:	3310      	adds	r3, #16
 801f038:	9321      	str	r3, [sp, #132]	; 0x84
 801f03a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f03c:	3301      	adds	r3, #1
 801f03e:	2b07      	cmp	r3, #7
 801f040:	9320      	str	r3, [sp, #128]	; 0x80
 801f042:	dc02      	bgt.n	801f04a <_svfprintf_r+0xd0a>
 801f044:	3408      	adds	r4, #8
 801f046:	3e10      	subs	r6, #16
 801f048:	e791      	b.n	801ef6e <_svfprintf_r+0xc2e>
 801f04a:	aa1f      	add	r2, sp, #124	; 0x7c
 801f04c:	4651      	mov	r1, sl
 801f04e:	4658      	mov	r0, fp
 801f050:	f001 fb96 	bl	8020780 <__ssprint_r>
 801f054:	2800      	cmp	r0, #0
 801f056:	f040 80d4 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f05a:	ac2c      	add	r4, sp, #176	; 0xb0
 801f05c:	e7f3      	b.n	801f046 <_svfprintf_r+0xd06>
 801f05e:	aa1f      	add	r2, sp, #124	; 0x7c
 801f060:	4651      	mov	r1, sl
 801f062:	4658      	mov	r0, fp
 801f064:	f001 fb8c 	bl	8020780 <__ssprint_r>
 801f068:	2800      	cmp	r0, #0
 801f06a:	f040 80ca 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f06e:	ac2c      	add	r4, sp, #176	; 0xb0
 801f070:	e78b      	b.n	801ef8a <_svfprintf_r+0xc4a>
 801f072:	aa1f      	add	r2, sp, #124	; 0x7c
 801f074:	4651      	mov	r1, sl
 801f076:	4658      	mov	r0, fp
 801f078:	f001 fb82 	bl	8020780 <__ssprint_r>
 801f07c:	2800      	cmp	r0, #0
 801f07e:	f040 80c0 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f082:	ac2c      	add	r4, sp, #176	; 0xb0
 801f084:	e795      	b.n	801efb2 <_svfprintf_r+0xc72>
 801f086:	aa1f      	add	r2, sp, #124	; 0x7c
 801f088:	4651      	mov	r1, sl
 801f08a:	4658      	mov	r0, fp
 801f08c:	f001 fb78 	bl	8020780 <__ssprint_r>
 801f090:	2800      	cmp	r0, #0
 801f092:	f040 80b6 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f096:	ac2c      	add	r4, sp, #176	; 0xb0
 801f098:	e7a1      	b.n	801efde <_svfprintf_r+0xc9e>
 801f09a:	aa1f      	add	r2, sp, #124	; 0x7c
 801f09c:	4651      	mov	r1, sl
 801f09e:	4658      	mov	r0, fp
 801f0a0:	f001 fb6e 	bl	8020780 <__ssprint_r>
 801f0a4:	2800      	cmp	r0, #0
 801f0a6:	f040 80ac 	bne.w	801f202 <_svfprintf_r+0xec2>
 801f0aa:	ac2c      	add	r4, sp, #176	; 0xb0
 801f0ac:	e7b4      	b.n	801f018 <_svfprintf_r+0xcd8>
 801f0ae:	bf00      	nop
 801f0b0:	080251ba 	.word	0x080251ba
 801f0b4:	080251cc 	.word	0x080251cc
 801f0b8:	9b03      	ldr	r3, [sp, #12]
 801f0ba:	2b01      	cmp	r3, #1
 801f0bc:	dc01      	bgt.n	801f0c2 <_svfprintf_r+0xd82>
 801f0be:	07ea      	lsls	r2, r5, #31
 801f0c0:	d576      	bpl.n	801f1b0 <_svfprintf_r+0xe70>
 801f0c2:	2301      	movs	r3, #1
 801f0c4:	6063      	str	r3, [r4, #4]
 801f0c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f0c8:	f8c4 8000 	str.w	r8, [r4]
 801f0cc:	3301      	adds	r3, #1
 801f0ce:	9321      	str	r3, [sp, #132]	; 0x84
 801f0d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f0d2:	3301      	adds	r3, #1
 801f0d4:	2b07      	cmp	r3, #7
 801f0d6:	9320      	str	r3, [sp, #128]	; 0x80
 801f0d8:	dc36      	bgt.n	801f148 <_svfprintf_r+0xe08>
 801f0da:	3408      	adds	r4, #8
 801f0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801f0de:	6023      	str	r3, [r4, #0]
 801f0e0:	9b08      	ldr	r3, [sp, #32]
 801f0e2:	6063      	str	r3, [r4, #4]
 801f0e4:	9a08      	ldr	r2, [sp, #32]
 801f0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f0e8:	4413      	add	r3, r2
 801f0ea:	9321      	str	r3, [sp, #132]	; 0x84
 801f0ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f0ee:	3301      	adds	r3, #1
 801f0f0:	2b07      	cmp	r3, #7
 801f0f2:	9320      	str	r3, [sp, #128]	; 0x80
 801f0f4:	dc31      	bgt.n	801f15a <_svfprintf_r+0xe1a>
 801f0f6:	3408      	adds	r4, #8
 801f0f8:	2300      	movs	r3, #0
 801f0fa:	2200      	movs	r2, #0
 801f0fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801f100:	f7e1 fd16 	bl	8000b30 <__aeabi_dcmpeq>
 801f104:	9b03      	ldr	r3, [sp, #12]
 801f106:	1e5e      	subs	r6, r3, #1
 801f108:	2800      	cmp	r0, #0
 801f10a:	d12f      	bne.n	801f16c <_svfprintf_r+0xe2c>
 801f10c:	f108 0301 	add.w	r3, r8, #1
 801f110:	e884 0048 	stmia.w	r4, {r3, r6}
 801f114:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f116:	9a03      	ldr	r2, [sp, #12]
 801f118:	3b01      	subs	r3, #1
 801f11a:	4413      	add	r3, r2
 801f11c:	9321      	str	r3, [sp, #132]	; 0x84
 801f11e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f120:	3301      	adds	r3, #1
 801f122:	2b07      	cmp	r3, #7
 801f124:	9320      	str	r3, [sp, #128]	; 0x80
 801f126:	dd4a      	ble.n	801f1be <_svfprintf_r+0xe7e>
 801f128:	aa1f      	add	r2, sp, #124	; 0x7c
 801f12a:	4651      	mov	r1, sl
 801f12c:	4658      	mov	r0, fp
 801f12e:	f001 fb27 	bl	8020780 <__ssprint_r>
 801f132:	2800      	cmp	r0, #0
 801f134:	d165      	bne.n	801f202 <_svfprintf_r+0xec2>
 801f136:	ac2c      	add	r4, sp, #176	; 0xb0
 801f138:	ab1b      	add	r3, sp, #108	; 0x6c
 801f13a:	6023      	str	r3, [r4, #0]
 801f13c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801f13e:	6063      	str	r3, [r4, #4]
 801f140:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801f142:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f144:	4413      	add	r3, r2
 801f146:	e41c      	b.n	801e982 <_svfprintf_r+0x642>
 801f148:	aa1f      	add	r2, sp, #124	; 0x7c
 801f14a:	4651      	mov	r1, sl
 801f14c:	4658      	mov	r0, fp
 801f14e:	f001 fb17 	bl	8020780 <__ssprint_r>
 801f152:	2800      	cmp	r0, #0
 801f154:	d155      	bne.n	801f202 <_svfprintf_r+0xec2>
 801f156:	ac2c      	add	r4, sp, #176	; 0xb0
 801f158:	e7c0      	b.n	801f0dc <_svfprintf_r+0xd9c>
 801f15a:	aa1f      	add	r2, sp, #124	; 0x7c
 801f15c:	4651      	mov	r1, sl
 801f15e:	4658      	mov	r0, fp
 801f160:	f001 fb0e 	bl	8020780 <__ssprint_r>
 801f164:	2800      	cmp	r0, #0
 801f166:	d14c      	bne.n	801f202 <_svfprintf_r+0xec2>
 801f168:	ac2c      	add	r4, sp, #176	; 0xb0
 801f16a:	e7c5      	b.n	801f0f8 <_svfprintf_r+0xdb8>
 801f16c:	2e00      	cmp	r6, #0
 801f16e:	dde3      	ble.n	801f138 <_svfprintf_r+0xdf8>
 801f170:	4f59      	ldr	r7, [pc, #356]	; (801f2d8 <_svfprintf_r+0xf98>)
 801f172:	f04f 0810 	mov.w	r8, #16
 801f176:	2e10      	cmp	r6, #16
 801f178:	6027      	str	r7, [r4, #0]
 801f17a:	dc04      	bgt.n	801f186 <_svfprintf_r+0xe46>
 801f17c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f17e:	6066      	str	r6, [r4, #4]
 801f180:	441e      	add	r6, r3
 801f182:	9621      	str	r6, [sp, #132]	; 0x84
 801f184:	e7cb      	b.n	801f11e <_svfprintf_r+0xdde>
 801f186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f188:	f8c4 8004 	str.w	r8, [r4, #4]
 801f18c:	3310      	adds	r3, #16
 801f18e:	9321      	str	r3, [sp, #132]	; 0x84
 801f190:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f192:	3301      	adds	r3, #1
 801f194:	2b07      	cmp	r3, #7
 801f196:	9320      	str	r3, [sp, #128]	; 0x80
 801f198:	dc02      	bgt.n	801f1a0 <_svfprintf_r+0xe60>
 801f19a:	3408      	adds	r4, #8
 801f19c:	3e10      	subs	r6, #16
 801f19e:	e7ea      	b.n	801f176 <_svfprintf_r+0xe36>
 801f1a0:	aa1f      	add	r2, sp, #124	; 0x7c
 801f1a2:	4651      	mov	r1, sl
 801f1a4:	4658      	mov	r0, fp
 801f1a6:	f001 faeb 	bl	8020780 <__ssprint_r>
 801f1aa:	bb50      	cbnz	r0, 801f202 <_svfprintf_r+0xec2>
 801f1ac:	ac2c      	add	r4, sp, #176	; 0xb0
 801f1ae:	e7f5      	b.n	801f19c <_svfprintf_r+0xe5c>
 801f1b0:	2301      	movs	r3, #1
 801f1b2:	6063      	str	r3, [r4, #4]
 801f1b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f1b6:	f8c4 8000 	str.w	r8, [r4]
 801f1ba:	3301      	adds	r3, #1
 801f1bc:	e7ae      	b.n	801f11c <_svfprintf_r+0xddc>
 801f1be:	3408      	adds	r4, #8
 801f1c0:	e7ba      	b.n	801f138 <_svfprintf_r+0xdf8>
 801f1c2:	3408      	adds	r4, #8
 801f1c4:	f7ff bbed 	b.w	801e9a2 <_svfprintf_r+0x662>
 801f1c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f1ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801f1cc:	1a9d      	subs	r5, r3, r2
 801f1ce:	2d00      	cmp	r5, #0
 801f1d0:	f77f abea 	ble.w	801e9a8 <_svfprintf_r+0x668>
 801f1d4:	2610      	movs	r6, #16
 801f1d6:	4b41      	ldr	r3, [pc, #260]	; (801f2dc <_svfprintf_r+0xf9c>)
 801f1d8:	6023      	str	r3, [r4, #0]
 801f1da:	2d10      	cmp	r5, #16
 801f1dc:	dc1b      	bgt.n	801f216 <_svfprintf_r+0xed6>
 801f1de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f1e0:	6065      	str	r5, [r4, #4]
 801f1e2:	441d      	add	r5, r3
 801f1e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f1e6:	9521      	str	r5, [sp, #132]	; 0x84
 801f1e8:	3301      	adds	r3, #1
 801f1ea:	2b07      	cmp	r3, #7
 801f1ec:	9320      	str	r3, [sp, #128]	; 0x80
 801f1ee:	f77f abdb 	ble.w	801e9a8 <_svfprintf_r+0x668>
 801f1f2:	aa1f      	add	r2, sp, #124	; 0x7c
 801f1f4:	4651      	mov	r1, sl
 801f1f6:	4658      	mov	r0, fp
 801f1f8:	f001 fac2 	bl	8020780 <__ssprint_r>
 801f1fc:	2800      	cmp	r0, #0
 801f1fe:	f43f abd3 	beq.w	801e9a8 <_svfprintf_r+0x668>
 801f202:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801f206:	f013 0f40 	tst.w	r3, #64	; 0x40
 801f20a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f20c:	bf18      	it	ne
 801f20e:	f04f 33ff 	movne.w	r3, #4294967295
 801f212:	f7ff b8b9 	b.w	801e388 <_svfprintf_r+0x48>
 801f216:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f218:	6066      	str	r6, [r4, #4]
 801f21a:	3310      	adds	r3, #16
 801f21c:	9321      	str	r3, [sp, #132]	; 0x84
 801f21e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801f220:	3301      	adds	r3, #1
 801f222:	2b07      	cmp	r3, #7
 801f224:	9320      	str	r3, [sp, #128]	; 0x80
 801f226:	dc02      	bgt.n	801f22e <_svfprintf_r+0xeee>
 801f228:	3408      	adds	r4, #8
 801f22a:	3d10      	subs	r5, #16
 801f22c:	e7d3      	b.n	801f1d6 <_svfprintf_r+0xe96>
 801f22e:	aa1f      	add	r2, sp, #124	; 0x7c
 801f230:	4651      	mov	r1, sl
 801f232:	4658      	mov	r0, fp
 801f234:	f001 faa4 	bl	8020780 <__ssprint_r>
 801f238:	2800      	cmp	r0, #0
 801f23a:	d1e2      	bne.n	801f202 <_svfprintf_r+0xec2>
 801f23c:	ac2c      	add	r4, sp, #176	; 0xb0
 801f23e:	e7f4      	b.n	801f22a <_svfprintf_r+0xeea>
 801f240:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f242:	2b00      	cmp	r3, #0
 801f244:	d0dd      	beq.n	801f202 <_svfprintf_r+0xec2>
 801f246:	aa1f      	add	r2, sp, #124	; 0x7c
 801f248:	4651      	mov	r1, sl
 801f24a:	4658      	mov	r0, fp
 801f24c:	f001 fa98 	bl	8020780 <__ssprint_r>
 801f250:	e7d7      	b.n	801f202 <_svfprintf_r+0xec2>
 801f252:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801f256:	4610      	mov	r0, r2
 801f258:	4619      	mov	r1, r3
 801f25a:	f7e1 fc9b 	bl	8000b94 <__aeabi_dcmpun>
 801f25e:	2800      	cmp	r0, #0
 801f260:	f43f aa44 	beq.w	801e6ec <_svfprintf_r+0x3ac>
 801f264:	4b1e      	ldr	r3, [pc, #120]	; (801f2e0 <_svfprintf_r+0xfa0>)
 801f266:	4a1f      	ldr	r2, [pc, #124]	; (801f2e4 <_svfprintf_r+0xfa4>)
 801f268:	f7ff ba34 	b.w	801e6d4 <_svfprintf_r+0x394>
 801f26c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801f26e:	eba3 0308 	sub.w	r3, r3, r8
 801f272:	9303      	str	r3, [sp, #12]
 801f274:	f7ff bab5 	b.w	801e7e2 <_svfprintf_r+0x4a2>
 801f278:	ea56 0207 	orrs.w	r2, r6, r7
 801f27c:	950b      	str	r5, [sp, #44]	; 0x2c
 801f27e:	f43f ac2b 	beq.w	801ead8 <_svfprintf_r+0x798>
 801f282:	2b01      	cmp	r3, #1
 801f284:	f43f ac9d 	beq.w	801ebc2 <_svfprintf_r+0x882>
 801f288:	2b02      	cmp	r3, #2
 801f28a:	f43f acbd 	beq.w	801ec08 <_svfprintf_r+0x8c8>
 801f28e:	ab2c      	add	r3, sp, #176	; 0xb0
 801f290:	08f1      	lsrs	r1, r6, #3
 801f292:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801f296:	08f8      	lsrs	r0, r7, #3
 801f298:	f006 0207 	and.w	r2, r6, #7
 801f29c:	4607      	mov	r7, r0
 801f29e:	460e      	mov	r6, r1
 801f2a0:	3230      	adds	r2, #48	; 0x30
 801f2a2:	ea56 0107 	orrs.w	r1, r6, r7
 801f2a6:	f103 38ff 	add.w	r8, r3, #4294967295
 801f2aa:	f803 2c01 	strb.w	r2, [r3, #-1]
 801f2ae:	f47f ac86 	bne.w	801ebbe <_svfprintf_r+0x87e>
 801f2b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801f2b4:	07c9      	lsls	r1, r1, #31
 801f2b6:	d506      	bpl.n	801f2c6 <_svfprintf_r+0xf86>
 801f2b8:	2a30      	cmp	r2, #48	; 0x30
 801f2ba:	d004      	beq.n	801f2c6 <_svfprintf_r+0xf86>
 801f2bc:	2230      	movs	r2, #48	; 0x30
 801f2be:	f808 2c01 	strb.w	r2, [r8, #-1]
 801f2c2:	f1a3 0802 	sub.w	r8, r3, #2
 801f2c6:	464e      	mov	r6, r9
 801f2c8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 801f2cc:	eba9 0908 	sub.w	r9, r9, r8
 801f2d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801f2d2:	2700      	movs	r7, #0
 801f2d4:	f7ff bad1 	b.w	801e87a <_svfprintf_r+0x53a>
 801f2d8:	080251cc 	.word	0x080251cc
 801f2dc:	080251bc 	.word	0x080251bc
 801f2e0:	08025190 	.word	0x08025190
 801f2e4:	08025194 	.word	0x08025194

0801f2e8 <quorem>:
 801f2e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f2ec:	6903      	ldr	r3, [r0, #16]
 801f2ee:	690c      	ldr	r4, [r1, #16]
 801f2f0:	429c      	cmp	r4, r3
 801f2f2:	4680      	mov	r8, r0
 801f2f4:	f300 8082 	bgt.w	801f3fc <quorem+0x114>
 801f2f8:	3c01      	subs	r4, #1
 801f2fa:	f101 0714 	add.w	r7, r1, #20
 801f2fe:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801f302:	f100 0614 	add.w	r6, r0, #20
 801f306:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801f30a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801f30e:	eb06 030e 	add.w	r3, r6, lr
 801f312:	3501      	adds	r5, #1
 801f314:	eb07 090e 	add.w	r9, r7, lr
 801f318:	9301      	str	r3, [sp, #4]
 801f31a:	fbb0 f5f5 	udiv	r5, r0, r5
 801f31e:	b395      	cbz	r5, 801f386 <quorem+0x9e>
 801f320:	f04f 0a00 	mov.w	sl, #0
 801f324:	4638      	mov	r0, r7
 801f326:	46b4      	mov	ip, r6
 801f328:	46d3      	mov	fp, sl
 801f32a:	f850 2b04 	ldr.w	r2, [r0], #4
 801f32e:	b293      	uxth	r3, r2
 801f330:	fb05 a303 	mla	r3, r5, r3, sl
 801f334:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f338:	b29b      	uxth	r3, r3
 801f33a:	ebab 0303 	sub.w	r3, fp, r3
 801f33e:	0c12      	lsrs	r2, r2, #16
 801f340:	f8bc b000 	ldrh.w	fp, [ip]
 801f344:	fb05 a202 	mla	r2, r5, r2, sl
 801f348:	fa13 f38b 	uxtah	r3, r3, fp
 801f34c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801f350:	fa1f fb82 	uxth.w	fp, r2
 801f354:	f8dc 2000 	ldr.w	r2, [ip]
 801f358:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801f35c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801f360:	b29b      	uxth	r3, r3
 801f362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f366:	4581      	cmp	r9, r0
 801f368:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801f36c:	f84c 3b04 	str.w	r3, [ip], #4
 801f370:	d2db      	bcs.n	801f32a <quorem+0x42>
 801f372:	f856 300e 	ldr.w	r3, [r6, lr]
 801f376:	b933      	cbnz	r3, 801f386 <quorem+0x9e>
 801f378:	9b01      	ldr	r3, [sp, #4]
 801f37a:	3b04      	subs	r3, #4
 801f37c:	429e      	cmp	r6, r3
 801f37e:	461a      	mov	r2, r3
 801f380:	d330      	bcc.n	801f3e4 <quorem+0xfc>
 801f382:	f8c8 4010 	str.w	r4, [r8, #16]
 801f386:	4640      	mov	r0, r8
 801f388:	f001 f933 	bl	80205f2 <__mcmp>
 801f38c:	2800      	cmp	r0, #0
 801f38e:	db25      	blt.n	801f3dc <quorem+0xf4>
 801f390:	3501      	adds	r5, #1
 801f392:	4630      	mov	r0, r6
 801f394:	f04f 0e00 	mov.w	lr, #0
 801f398:	f857 2b04 	ldr.w	r2, [r7], #4
 801f39c:	f8d0 c000 	ldr.w	ip, [r0]
 801f3a0:	b293      	uxth	r3, r2
 801f3a2:	ebae 0303 	sub.w	r3, lr, r3
 801f3a6:	0c12      	lsrs	r2, r2, #16
 801f3a8:	fa13 f38c 	uxtah	r3, r3, ip
 801f3ac:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801f3b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801f3b4:	b29b      	uxth	r3, r3
 801f3b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f3ba:	45b9      	cmp	r9, r7
 801f3bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801f3c0:	f840 3b04 	str.w	r3, [r0], #4
 801f3c4:	d2e8      	bcs.n	801f398 <quorem+0xb0>
 801f3c6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801f3ca:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801f3ce:	b92a      	cbnz	r2, 801f3dc <quorem+0xf4>
 801f3d0:	3b04      	subs	r3, #4
 801f3d2:	429e      	cmp	r6, r3
 801f3d4:	461a      	mov	r2, r3
 801f3d6:	d30b      	bcc.n	801f3f0 <quorem+0x108>
 801f3d8:	f8c8 4010 	str.w	r4, [r8, #16]
 801f3dc:	4628      	mov	r0, r5
 801f3de:	b003      	add	sp, #12
 801f3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f3e4:	6812      	ldr	r2, [r2, #0]
 801f3e6:	3b04      	subs	r3, #4
 801f3e8:	2a00      	cmp	r2, #0
 801f3ea:	d1ca      	bne.n	801f382 <quorem+0x9a>
 801f3ec:	3c01      	subs	r4, #1
 801f3ee:	e7c5      	b.n	801f37c <quorem+0x94>
 801f3f0:	6812      	ldr	r2, [r2, #0]
 801f3f2:	3b04      	subs	r3, #4
 801f3f4:	2a00      	cmp	r2, #0
 801f3f6:	d1ef      	bne.n	801f3d8 <quorem+0xf0>
 801f3f8:	3c01      	subs	r4, #1
 801f3fa:	e7ea      	b.n	801f3d2 <quorem+0xea>
 801f3fc:	2000      	movs	r0, #0
 801f3fe:	e7ee      	b.n	801f3de <quorem+0xf6>

0801f400 <_dtoa_r>:
 801f400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f404:	ec57 6b10 	vmov	r6, r7, d0
 801f408:	b097      	sub	sp, #92	; 0x5c
 801f40a:	e9cd 6700 	strd	r6, r7, [sp]
 801f40e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801f410:	9107      	str	r1, [sp, #28]
 801f412:	4604      	mov	r4, r0
 801f414:	920a      	str	r2, [sp, #40]	; 0x28
 801f416:	930f      	str	r3, [sp, #60]	; 0x3c
 801f418:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801f41a:	b93e      	cbnz	r6, 801f42c <_dtoa_r+0x2c>
 801f41c:	2010      	movs	r0, #16
 801f41e:	f7fe fcef 	bl	801de00 <malloc>
 801f422:	6260      	str	r0, [r4, #36]	; 0x24
 801f424:	6046      	str	r6, [r0, #4]
 801f426:	6086      	str	r6, [r0, #8]
 801f428:	6006      	str	r6, [r0, #0]
 801f42a:	60c6      	str	r6, [r0, #12]
 801f42c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f42e:	6819      	ldr	r1, [r3, #0]
 801f430:	b151      	cbz	r1, 801f448 <_dtoa_r+0x48>
 801f432:	685a      	ldr	r2, [r3, #4]
 801f434:	604a      	str	r2, [r1, #4]
 801f436:	2301      	movs	r3, #1
 801f438:	4093      	lsls	r3, r2
 801f43a:	608b      	str	r3, [r1, #8]
 801f43c:	4620      	mov	r0, r4
 801f43e:	f000 ff03 	bl	8020248 <_Bfree>
 801f442:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f444:	2200      	movs	r2, #0
 801f446:	601a      	str	r2, [r3, #0]
 801f448:	9b01      	ldr	r3, [sp, #4]
 801f44a:	2b00      	cmp	r3, #0
 801f44c:	bfbf      	itttt	lt
 801f44e:	2301      	movlt	r3, #1
 801f450:	602b      	strlt	r3, [r5, #0]
 801f452:	9b01      	ldrlt	r3, [sp, #4]
 801f454:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801f458:	bfb2      	itee	lt
 801f45a:	9301      	strlt	r3, [sp, #4]
 801f45c:	2300      	movge	r3, #0
 801f45e:	602b      	strge	r3, [r5, #0]
 801f460:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801f464:	4ba8      	ldr	r3, [pc, #672]	; (801f708 <_dtoa_r+0x308>)
 801f466:	ea33 0308 	bics.w	r3, r3, r8
 801f46a:	d11b      	bne.n	801f4a4 <_dtoa_r+0xa4>
 801f46c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801f46e:	f242 730f 	movw	r3, #9999	; 0x270f
 801f472:	6013      	str	r3, [r2, #0]
 801f474:	9b00      	ldr	r3, [sp, #0]
 801f476:	b923      	cbnz	r3, 801f482 <_dtoa_r+0x82>
 801f478:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801f47c:	2800      	cmp	r0, #0
 801f47e:	f000 8578 	beq.w	801ff72 <_dtoa_r+0xb72>
 801f482:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f484:	b953      	cbnz	r3, 801f49c <_dtoa_r+0x9c>
 801f486:	4ba1      	ldr	r3, [pc, #644]	; (801f70c <_dtoa_r+0x30c>)
 801f488:	e021      	b.n	801f4ce <_dtoa_r+0xce>
 801f48a:	4ba1      	ldr	r3, [pc, #644]	; (801f710 <_dtoa_r+0x310>)
 801f48c:	9302      	str	r3, [sp, #8]
 801f48e:	3308      	adds	r3, #8
 801f490:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801f492:	6013      	str	r3, [r2, #0]
 801f494:	9802      	ldr	r0, [sp, #8]
 801f496:	b017      	add	sp, #92	; 0x5c
 801f498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f49c:	4b9b      	ldr	r3, [pc, #620]	; (801f70c <_dtoa_r+0x30c>)
 801f49e:	9302      	str	r3, [sp, #8]
 801f4a0:	3303      	adds	r3, #3
 801f4a2:	e7f5      	b.n	801f490 <_dtoa_r+0x90>
 801f4a4:	e9dd 6700 	ldrd	r6, r7, [sp]
 801f4a8:	2200      	movs	r2, #0
 801f4aa:	2300      	movs	r3, #0
 801f4ac:	4630      	mov	r0, r6
 801f4ae:	4639      	mov	r1, r7
 801f4b0:	f7e1 fb3e 	bl	8000b30 <__aeabi_dcmpeq>
 801f4b4:	4681      	mov	r9, r0
 801f4b6:	b160      	cbz	r0, 801f4d2 <_dtoa_r+0xd2>
 801f4b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801f4ba:	2301      	movs	r3, #1
 801f4bc:	6013      	str	r3, [r2, #0]
 801f4be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801f4c0:	2b00      	cmp	r3, #0
 801f4c2:	f000 8553 	beq.w	801ff6c <_dtoa_r+0xb6c>
 801f4c6:	4b93      	ldr	r3, [pc, #588]	; (801f714 <_dtoa_r+0x314>)
 801f4c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801f4ca:	6013      	str	r3, [r2, #0]
 801f4cc:	3b01      	subs	r3, #1
 801f4ce:	9302      	str	r3, [sp, #8]
 801f4d0:	e7e0      	b.n	801f494 <_dtoa_r+0x94>
 801f4d2:	aa14      	add	r2, sp, #80	; 0x50
 801f4d4:	a915      	add	r1, sp, #84	; 0x54
 801f4d6:	ec47 6b10 	vmov	d0, r6, r7
 801f4da:	4620      	mov	r0, r4
 801f4dc:	f001 f901 	bl	80206e2 <__d2b>
 801f4e0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801f4e4:	4682      	mov	sl, r0
 801f4e6:	2d00      	cmp	r5, #0
 801f4e8:	d07e      	beq.n	801f5e8 <_dtoa_r+0x1e8>
 801f4ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801f4ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801f4f2:	4630      	mov	r0, r6
 801f4f4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801f4f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801f4fc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 801f500:	2200      	movs	r2, #0
 801f502:	4b85      	ldr	r3, [pc, #532]	; (801f718 <_dtoa_r+0x318>)
 801f504:	f7e0 fef8 	bl	80002f8 <__aeabi_dsub>
 801f508:	a379      	add	r3, pc, #484	; (adr r3, 801f6f0 <_dtoa_r+0x2f0>)
 801f50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f50e:	f7e1 f8a7 	bl	8000660 <__aeabi_dmul>
 801f512:	a379      	add	r3, pc, #484	; (adr r3, 801f6f8 <_dtoa_r+0x2f8>)
 801f514:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f518:	f7e0 fef0 	bl	80002fc <__adddf3>
 801f51c:	4606      	mov	r6, r0
 801f51e:	4628      	mov	r0, r5
 801f520:	460f      	mov	r7, r1
 801f522:	f7e1 f837 	bl	8000594 <__aeabi_i2d>
 801f526:	a376      	add	r3, pc, #472	; (adr r3, 801f700 <_dtoa_r+0x300>)
 801f528:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f52c:	f7e1 f898 	bl	8000660 <__aeabi_dmul>
 801f530:	4602      	mov	r2, r0
 801f532:	460b      	mov	r3, r1
 801f534:	4630      	mov	r0, r6
 801f536:	4639      	mov	r1, r7
 801f538:	f7e0 fee0 	bl	80002fc <__adddf3>
 801f53c:	4606      	mov	r6, r0
 801f53e:	460f      	mov	r7, r1
 801f540:	f7e1 fb3e 	bl	8000bc0 <__aeabi_d2iz>
 801f544:	2200      	movs	r2, #0
 801f546:	4683      	mov	fp, r0
 801f548:	2300      	movs	r3, #0
 801f54a:	4630      	mov	r0, r6
 801f54c:	4639      	mov	r1, r7
 801f54e:	f7e1 faf9 	bl	8000b44 <__aeabi_dcmplt>
 801f552:	b158      	cbz	r0, 801f56c <_dtoa_r+0x16c>
 801f554:	4658      	mov	r0, fp
 801f556:	f7e1 f81d 	bl	8000594 <__aeabi_i2d>
 801f55a:	4602      	mov	r2, r0
 801f55c:	460b      	mov	r3, r1
 801f55e:	4630      	mov	r0, r6
 801f560:	4639      	mov	r1, r7
 801f562:	f7e1 fae5 	bl	8000b30 <__aeabi_dcmpeq>
 801f566:	b908      	cbnz	r0, 801f56c <_dtoa_r+0x16c>
 801f568:	f10b 3bff 	add.w	fp, fp, #4294967295
 801f56c:	f1bb 0f16 	cmp.w	fp, #22
 801f570:	d859      	bhi.n	801f626 <_dtoa_r+0x226>
 801f572:	496a      	ldr	r1, [pc, #424]	; (801f71c <_dtoa_r+0x31c>)
 801f574:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801f578:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f580:	f7e1 fafe 	bl	8000b80 <__aeabi_dcmpgt>
 801f584:	2800      	cmp	r0, #0
 801f586:	d050      	beq.n	801f62a <_dtoa_r+0x22a>
 801f588:	f10b 3bff 	add.w	fp, fp, #4294967295
 801f58c:	2300      	movs	r3, #0
 801f58e:	930e      	str	r3, [sp, #56]	; 0x38
 801f590:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f592:	1b5d      	subs	r5, r3, r5
 801f594:	1e6b      	subs	r3, r5, #1
 801f596:	9306      	str	r3, [sp, #24]
 801f598:	bf45      	ittet	mi
 801f59a:	f1c5 0301 	rsbmi	r3, r5, #1
 801f59e:	9305      	strmi	r3, [sp, #20]
 801f5a0:	2300      	movpl	r3, #0
 801f5a2:	2300      	movmi	r3, #0
 801f5a4:	bf4c      	ite	mi
 801f5a6:	9306      	strmi	r3, [sp, #24]
 801f5a8:	9305      	strpl	r3, [sp, #20]
 801f5aa:	f1bb 0f00 	cmp.w	fp, #0
 801f5ae:	db3e      	blt.n	801f62e <_dtoa_r+0x22e>
 801f5b0:	9b06      	ldr	r3, [sp, #24]
 801f5b2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801f5b6:	445b      	add	r3, fp
 801f5b8:	9306      	str	r3, [sp, #24]
 801f5ba:	2300      	movs	r3, #0
 801f5bc:	9308      	str	r3, [sp, #32]
 801f5be:	9b07      	ldr	r3, [sp, #28]
 801f5c0:	2b09      	cmp	r3, #9
 801f5c2:	f200 80af 	bhi.w	801f724 <_dtoa_r+0x324>
 801f5c6:	2b05      	cmp	r3, #5
 801f5c8:	bfc4      	itt	gt
 801f5ca:	3b04      	subgt	r3, #4
 801f5cc:	9307      	strgt	r3, [sp, #28]
 801f5ce:	9b07      	ldr	r3, [sp, #28]
 801f5d0:	f1a3 0302 	sub.w	r3, r3, #2
 801f5d4:	bfcc      	ite	gt
 801f5d6:	2600      	movgt	r6, #0
 801f5d8:	2601      	movle	r6, #1
 801f5da:	2b03      	cmp	r3, #3
 801f5dc:	f200 80ae 	bhi.w	801f73c <_dtoa_r+0x33c>
 801f5e0:	e8df f003 	tbb	[pc, r3]
 801f5e4:	772f8482 	.word	0x772f8482
 801f5e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f5ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801f5ec:	441d      	add	r5, r3
 801f5ee:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801f5f2:	2b20      	cmp	r3, #32
 801f5f4:	dd11      	ble.n	801f61a <_dtoa_r+0x21a>
 801f5f6:	9a00      	ldr	r2, [sp, #0]
 801f5f8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801f5fc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801f600:	fa22 f000 	lsr.w	r0, r2, r0
 801f604:	fa08 f303 	lsl.w	r3, r8, r3
 801f608:	4318      	orrs	r0, r3
 801f60a:	f7e0 ffb3 	bl	8000574 <__aeabi_ui2d>
 801f60e:	2301      	movs	r3, #1
 801f610:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801f614:	3d01      	subs	r5, #1
 801f616:	9312      	str	r3, [sp, #72]	; 0x48
 801f618:	e772      	b.n	801f500 <_dtoa_r+0x100>
 801f61a:	f1c3 0020 	rsb	r0, r3, #32
 801f61e:	9b00      	ldr	r3, [sp, #0]
 801f620:	fa03 f000 	lsl.w	r0, r3, r0
 801f624:	e7f1      	b.n	801f60a <_dtoa_r+0x20a>
 801f626:	2301      	movs	r3, #1
 801f628:	e7b1      	b.n	801f58e <_dtoa_r+0x18e>
 801f62a:	900e      	str	r0, [sp, #56]	; 0x38
 801f62c:	e7b0      	b.n	801f590 <_dtoa_r+0x190>
 801f62e:	9b05      	ldr	r3, [sp, #20]
 801f630:	eba3 030b 	sub.w	r3, r3, fp
 801f634:	9305      	str	r3, [sp, #20]
 801f636:	f1cb 0300 	rsb	r3, fp, #0
 801f63a:	9308      	str	r3, [sp, #32]
 801f63c:	2300      	movs	r3, #0
 801f63e:	930b      	str	r3, [sp, #44]	; 0x2c
 801f640:	e7bd      	b.n	801f5be <_dtoa_r+0x1be>
 801f642:	2301      	movs	r3, #1
 801f644:	9309      	str	r3, [sp, #36]	; 0x24
 801f646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f648:	2b00      	cmp	r3, #0
 801f64a:	dd7a      	ble.n	801f742 <_dtoa_r+0x342>
 801f64c:	9304      	str	r3, [sp, #16]
 801f64e:	9303      	str	r3, [sp, #12]
 801f650:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801f652:	2200      	movs	r2, #0
 801f654:	606a      	str	r2, [r5, #4]
 801f656:	2104      	movs	r1, #4
 801f658:	f101 0214 	add.w	r2, r1, #20
 801f65c:	429a      	cmp	r2, r3
 801f65e:	d975      	bls.n	801f74c <_dtoa_r+0x34c>
 801f660:	6869      	ldr	r1, [r5, #4]
 801f662:	4620      	mov	r0, r4
 801f664:	f000 fdbc 	bl	80201e0 <_Balloc>
 801f668:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f66a:	6028      	str	r0, [r5, #0]
 801f66c:	681b      	ldr	r3, [r3, #0]
 801f66e:	9302      	str	r3, [sp, #8]
 801f670:	9b03      	ldr	r3, [sp, #12]
 801f672:	2b0e      	cmp	r3, #14
 801f674:	f200 80e5 	bhi.w	801f842 <_dtoa_r+0x442>
 801f678:	2e00      	cmp	r6, #0
 801f67a:	f000 80e2 	beq.w	801f842 <_dtoa_r+0x442>
 801f67e:	ed9d 7b00 	vldr	d7, [sp]
 801f682:	f1bb 0f00 	cmp.w	fp, #0
 801f686:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801f68a:	dd74      	ble.n	801f776 <_dtoa_r+0x376>
 801f68c:	4a23      	ldr	r2, [pc, #140]	; (801f71c <_dtoa_r+0x31c>)
 801f68e:	f00b 030f 	and.w	r3, fp, #15
 801f692:	ea4f 162b 	mov.w	r6, fp, asr #4
 801f696:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801f69a:	06f0      	lsls	r0, r6, #27
 801f69c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801f6a0:	d559      	bpl.n	801f756 <_dtoa_r+0x356>
 801f6a2:	4b1f      	ldr	r3, [pc, #124]	; (801f720 <_dtoa_r+0x320>)
 801f6a4:	ec51 0b17 	vmov	r0, r1, d7
 801f6a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801f6ac:	f7e1 f902 	bl	80008b4 <__aeabi_ddiv>
 801f6b0:	e9cd 0100 	strd	r0, r1, [sp]
 801f6b4:	f006 060f 	and.w	r6, r6, #15
 801f6b8:	2503      	movs	r5, #3
 801f6ba:	4f19      	ldr	r7, [pc, #100]	; (801f720 <_dtoa_r+0x320>)
 801f6bc:	2e00      	cmp	r6, #0
 801f6be:	d14c      	bne.n	801f75a <_dtoa_r+0x35a>
 801f6c0:	4642      	mov	r2, r8
 801f6c2:	464b      	mov	r3, r9
 801f6c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f6c8:	f7e1 f8f4 	bl	80008b4 <__aeabi_ddiv>
 801f6cc:	e9cd 0100 	strd	r0, r1, [sp]
 801f6d0:	e06a      	b.n	801f7a8 <_dtoa_r+0x3a8>
 801f6d2:	2301      	movs	r3, #1
 801f6d4:	9309      	str	r3, [sp, #36]	; 0x24
 801f6d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f6d8:	445b      	add	r3, fp
 801f6da:	9304      	str	r3, [sp, #16]
 801f6dc:	3301      	adds	r3, #1
 801f6de:	2b01      	cmp	r3, #1
 801f6e0:	9303      	str	r3, [sp, #12]
 801f6e2:	bfb8      	it	lt
 801f6e4:	2301      	movlt	r3, #1
 801f6e6:	e7b3      	b.n	801f650 <_dtoa_r+0x250>
 801f6e8:	2300      	movs	r3, #0
 801f6ea:	e7ab      	b.n	801f644 <_dtoa_r+0x244>
 801f6ec:	2300      	movs	r3, #0
 801f6ee:	e7f1      	b.n	801f6d4 <_dtoa_r+0x2d4>
 801f6f0:	636f4361 	.word	0x636f4361
 801f6f4:	3fd287a7 	.word	0x3fd287a7
 801f6f8:	8b60c8b3 	.word	0x8b60c8b3
 801f6fc:	3fc68a28 	.word	0x3fc68a28
 801f700:	509f79fb 	.word	0x509f79fb
 801f704:	3fd34413 	.word	0x3fd34413
 801f708:	7ff00000 	.word	0x7ff00000
 801f70c:	080251e5 	.word	0x080251e5
 801f710:	080251dc 	.word	0x080251dc
 801f714:	080251bb 	.word	0x080251bb
 801f718:	3ff80000 	.word	0x3ff80000
 801f71c:	08025278 	.word	0x08025278
 801f720:	08025250 	.word	0x08025250
 801f724:	2601      	movs	r6, #1
 801f726:	2300      	movs	r3, #0
 801f728:	9307      	str	r3, [sp, #28]
 801f72a:	9609      	str	r6, [sp, #36]	; 0x24
 801f72c:	f04f 33ff 	mov.w	r3, #4294967295
 801f730:	9304      	str	r3, [sp, #16]
 801f732:	9303      	str	r3, [sp, #12]
 801f734:	2200      	movs	r2, #0
 801f736:	2312      	movs	r3, #18
 801f738:	920a      	str	r2, [sp, #40]	; 0x28
 801f73a:	e789      	b.n	801f650 <_dtoa_r+0x250>
 801f73c:	2301      	movs	r3, #1
 801f73e:	9309      	str	r3, [sp, #36]	; 0x24
 801f740:	e7f4      	b.n	801f72c <_dtoa_r+0x32c>
 801f742:	2301      	movs	r3, #1
 801f744:	9304      	str	r3, [sp, #16]
 801f746:	9303      	str	r3, [sp, #12]
 801f748:	461a      	mov	r2, r3
 801f74a:	e7f5      	b.n	801f738 <_dtoa_r+0x338>
 801f74c:	686a      	ldr	r2, [r5, #4]
 801f74e:	3201      	adds	r2, #1
 801f750:	606a      	str	r2, [r5, #4]
 801f752:	0049      	lsls	r1, r1, #1
 801f754:	e780      	b.n	801f658 <_dtoa_r+0x258>
 801f756:	2502      	movs	r5, #2
 801f758:	e7af      	b.n	801f6ba <_dtoa_r+0x2ba>
 801f75a:	07f1      	lsls	r1, r6, #31
 801f75c:	d508      	bpl.n	801f770 <_dtoa_r+0x370>
 801f75e:	4640      	mov	r0, r8
 801f760:	4649      	mov	r1, r9
 801f762:	e9d7 2300 	ldrd	r2, r3, [r7]
 801f766:	f7e0 ff7b 	bl	8000660 <__aeabi_dmul>
 801f76a:	3501      	adds	r5, #1
 801f76c:	4680      	mov	r8, r0
 801f76e:	4689      	mov	r9, r1
 801f770:	1076      	asrs	r6, r6, #1
 801f772:	3708      	adds	r7, #8
 801f774:	e7a2      	b.n	801f6bc <_dtoa_r+0x2bc>
 801f776:	f000 809d 	beq.w	801f8b4 <_dtoa_r+0x4b4>
 801f77a:	f1cb 0600 	rsb	r6, fp, #0
 801f77e:	4b9f      	ldr	r3, [pc, #636]	; (801f9fc <_dtoa_r+0x5fc>)
 801f780:	4f9f      	ldr	r7, [pc, #636]	; (801fa00 <_dtoa_r+0x600>)
 801f782:	f006 020f 	and.w	r2, r6, #15
 801f786:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801f78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f78e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801f792:	f7e0 ff65 	bl	8000660 <__aeabi_dmul>
 801f796:	e9cd 0100 	strd	r0, r1, [sp]
 801f79a:	1136      	asrs	r6, r6, #4
 801f79c:	2300      	movs	r3, #0
 801f79e:	2502      	movs	r5, #2
 801f7a0:	2e00      	cmp	r6, #0
 801f7a2:	d17c      	bne.n	801f89e <_dtoa_r+0x49e>
 801f7a4:	2b00      	cmp	r3, #0
 801f7a6:	d191      	bne.n	801f6cc <_dtoa_r+0x2cc>
 801f7a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f7aa:	2b00      	cmp	r3, #0
 801f7ac:	f000 8084 	beq.w	801f8b8 <_dtoa_r+0x4b8>
 801f7b0:	e9dd 8900 	ldrd	r8, r9, [sp]
 801f7b4:	2200      	movs	r2, #0
 801f7b6:	4b93      	ldr	r3, [pc, #588]	; (801fa04 <_dtoa_r+0x604>)
 801f7b8:	4640      	mov	r0, r8
 801f7ba:	4649      	mov	r1, r9
 801f7bc:	f7e1 f9c2 	bl	8000b44 <__aeabi_dcmplt>
 801f7c0:	2800      	cmp	r0, #0
 801f7c2:	d079      	beq.n	801f8b8 <_dtoa_r+0x4b8>
 801f7c4:	9b03      	ldr	r3, [sp, #12]
 801f7c6:	2b00      	cmp	r3, #0
 801f7c8:	d076      	beq.n	801f8b8 <_dtoa_r+0x4b8>
 801f7ca:	9b04      	ldr	r3, [sp, #16]
 801f7cc:	2b00      	cmp	r3, #0
 801f7ce:	dd34      	ble.n	801f83a <_dtoa_r+0x43a>
 801f7d0:	2200      	movs	r2, #0
 801f7d2:	4b8d      	ldr	r3, [pc, #564]	; (801fa08 <_dtoa_r+0x608>)
 801f7d4:	4640      	mov	r0, r8
 801f7d6:	4649      	mov	r1, r9
 801f7d8:	f7e0 ff42 	bl	8000660 <__aeabi_dmul>
 801f7dc:	e9cd 0100 	strd	r0, r1, [sp]
 801f7e0:	9e04      	ldr	r6, [sp, #16]
 801f7e2:	f10b 37ff 	add.w	r7, fp, #4294967295
 801f7e6:	3501      	adds	r5, #1
 801f7e8:	4628      	mov	r0, r5
 801f7ea:	f7e0 fed3 	bl	8000594 <__aeabi_i2d>
 801f7ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f7f2:	f7e0 ff35 	bl	8000660 <__aeabi_dmul>
 801f7f6:	2200      	movs	r2, #0
 801f7f8:	4b84      	ldr	r3, [pc, #528]	; (801fa0c <_dtoa_r+0x60c>)
 801f7fa:	f7e0 fd7f 	bl	80002fc <__adddf3>
 801f7fe:	4680      	mov	r8, r0
 801f800:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801f804:	2e00      	cmp	r6, #0
 801f806:	d15a      	bne.n	801f8be <_dtoa_r+0x4be>
 801f808:	2200      	movs	r2, #0
 801f80a:	4b81      	ldr	r3, [pc, #516]	; (801fa10 <_dtoa_r+0x610>)
 801f80c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f810:	f7e0 fd72 	bl	80002f8 <__aeabi_dsub>
 801f814:	4642      	mov	r2, r8
 801f816:	464b      	mov	r3, r9
 801f818:	e9cd 0100 	strd	r0, r1, [sp]
 801f81c:	f7e1 f9b0 	bl	8000b80 <__aeabi_dcmpgt>
 801f820:	2800      	cmp	r0, #0
 801f822:	f040 829b 	bne.w	801fd5c <_dtoa_r+0x95c>
 801f826:	4642      	mov	r2, r8
 801f828:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801f82c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f830:	f7e1 f988 	bl	8000b44 <__aeabi_dcmplt>
 801f834:	2800      	cmp	r0, #0
 801f836:	f040 828f 	bne.w	801fd58 <_dtoa_r+0x958>
 801f83a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801f83e:	e9cd 2300 	strd	r2, r3, [sp]
 801f842:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f844:	2b00      	cmp	r3, #0
 801f846:	f2c0 8150 	blt.w	801faea <_dtoa_r+0x6ea>
 801f84a:	f1bb 0f0e 	cmp.w	fp, #14
 801f84e:	f300 814c 	bgt.w	801faea <_dtoa_r+0x6ea>
 801f852:	4b6a      	ldr	r3, [pc, #424]	; (801f9fc <_dtoa_r+0x5fc>)
 801f854:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801f858:	e9d3 8900 	ldrd	r8, r9, [r3]
 801f85c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801f85e:	2b00      	cmp	r3, #0
 801f860:	f280 80da 	bge.w	801fa18 <_dtoa_r+0x618>
 801f864:	9b03      	ldr	r3, [sp, #12]
 801f866:	2b00      	cmp	r3, #0
 801f868:	f300 80d6 	bgt.w	801fa18 <_dtoa_r+0x618>
 801f86c:	f040 8273 	bne.w	801fd56 <_dtoa_r+0x956>
 801f870:	2200      	movs	r2, #0
 801f872:	4b67      	ldr	r3, [pc, #412]	; (801fa10 <_dtoa_r+0x610>)
 801f874:	4640      	mov	r0, r8
 801f876:	4649      	mov	r1, r9
 801f878:	f7e0 fef2 	bl	8000660 <__aeabi_dmul>
 801f87c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f880:	f7e1 f974 	bl	8000b6c <__aeabi_dcmpge>
 801f884:	9e03      	ldr	r6, [sp, #12]
 801f886:	4637      	mov	r7, r6
 801f888:	2800      	cmp	r0, #0
 801f88a:	f040 824a 	bne.w	801fd22 <_dtoa_r+0x922>
 801f88e:	9b02      	ldr	r3, [sp, #8]
 801f890:	9a02      	ldr	r2, [sp, #8]
 801f892:	1c5d      	adds	r5, r3, #1
 801f894:	2331      	movs	r3, #49	; 0x31
 801f896:	7013      	strb	r3, [r2, #0]
 801f898:	f10b 0b01 	add.w	fp, fp, #1
 801f89c:	e245      	b.n	801fd2a <_dtoa_r+0x92a>
 801f89e:	07f2      	lsls	r2, r6, #31
 801f8a0:	d505      	bpl.n	801f8ae <_dtoa_r+0x4ae>
 801f8a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 801f8a6:	f7e0 fedb 	bl	8000660 <__aeabi_dmul>
 801f8aa:	3501      	adds	r5, #1
 801f8ac:	2301      	movs	r3, #1
 801f8ae:	1076      	asrs	r6, r6, #1
 801f8b0:	3708      	adds	r7, #8
 801f8b2:	e775      	b.n	801f7a0 <_dtoa_r+0x3a0>
 801f8b4:	2502      	movs	r5, #2
 801f8b6:	e777      	b.n	801f7a8 <_dtoa_r+0x3a8>
 801f8b8:	465f      	mov	r7, fp
 801f8ba:	9e03      	ldr	r6, [sp, #12]
 801f8bc:	e794      	b.n	801f7e8 <_dtoa_r+0x3e8>
 801f8be:	9a02      	ldr	r2, [sp, #8]
 801f8c0:	4b4e      	ldr	r3, [pc, #312]	; (801f9fc <_dtoa_r+0x5fc>)
 801f8c2:	4432      	add	r2, r6
 801f8c4:	9213      	str	r2, [sp, #76]	; 0x4c
 801f8c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801f8c8:	1e71      	subs	r1, r6, #1
 801f8ca:	2a00      	cmp	r2, #0
 801f8cc:	d048      	beq.n	801f960 <_dtoa_r+0x560>
 801f8ce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801f8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801f8d6:	2000      	movs	r0, #0
 801f8d8:	494e      	ldr	r1, [pc, #312]	; (801fa14 <_dtoa_r+0x614>)
 801f8da:	f7e0 ffeb 	bl	80008b4 <__aeabi_ddiv>
 801f8de:	4642      	mov	r2, r8
 801f8e0:	464b      	mov	r3, r9
 801f8e2:	f7e0 fd09 	bl	80002f8 <__aeabi_dsub>
 801f8e6:	9d02      	ldr	r5, [sp, #8]
 801f8e8:	4680      	mov	r8, r0
 801f8ea:	4689      	mov	r9, r1
 801f8ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f8f0:	f7e1 f966 	bl	8000bc0 <__aeabi_d2iz>
 801f8f4:	4606      	mov	r6, r0
 801f8f6:	f7e0 fe4d 	bl	8000594 <__aeabi_i2d>
 801f8fa:	4602      	mov	r2, r0
 801f8fc:	460b      	mov	r3, r1
 801f8fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f902:	f7e0 fcf9 	bl	80002f8 <__aeabi_dsub>
 801f906:	3630      	adds	r6, #48	; 0x30
 801f908:	f805 6b01 	strb.w	r6, [r5], #1
 801f90c:	4642      	mov	r2, r8
 801f90e:	464b      	mov	r3, r9
 801f910:	e9cd 0100 	strd	r0, r1, [sp]
 801f914:	f7e1 f916 	bl	8000b44 <__aeabi_dcmplt>
 801f918:	2800      	cmp	r0, #0
 801f91a:	d165      	bne.n	801f9e8 <_dtoa_r+0x5e8>
 801f91c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801f920:	2000      	movs	r0, #0
 801f922:	4938      	ldr	r1, [pc, #224]	; (801fa04 <_dtoa_r+0x604>)
 801f924:	f7e0 fce8 	bl	80002f8 <__aeabi_dsub>
 801f928:	4642      	mov	r2, r8
 801f92a:	464b      	mov	r3, r9
 801f92c:	f7e1 f90a 	bl	8000b44 <__aeabi_dcmplt>
 801f930:	2800      	cmp	r0, #0
 801f932:	f040 80ba 	bne.w	801faaa <_dtoa_r+0x6aa>
 801f936:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801f938:	429d      	cmp	r5, r3
 801f93a:	f43f af7e 	beq.w	801f83a <_dtoa_r+0x43a>
 801f93e:	2200      	movs	r2, #0
 801f940:	4b31      	ldr	r3, [pc, #196]	; (801fa08 <_dtoa_r+0x608>)
 801f942:	4640      	mov	r0, r8
 801f944:	4649      	mov	r1, r9
 801f946:	f7e0 fe8b 	bl	8000660 <__aeabi_dmul>
 801f94a:	2200      	movs	r2, #0
 801f94c:	4680      	mov	r8, r0
 801f94e:	4689      	mov	r9, r1
 801f950:	4b2d      	ldr	r3, [pc, #180]	; (801fa08 <_dtoa_r+0x608>)
 801f952:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f956:	f7e0 fe83 	bl	8000660 <__aeabi_dmul>
 801f95a:	e9cd 0100 	strd	r0, r1, [sp]
 801f95e:	e7c5      	b.n	801f8ec <_dtoa_r+0x4ec>
 801f960:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801f964:	4642      	mov	r2, r8
 801f966:	464b      	mov	r3, r9
 801f968:	e9d1 0100 	ldrd	r0, r1, [r1]
 801f96c:	f7e0 fe78 	bl	8000660 <__aeabi_dmul>
 801f970:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801f974:	9d02      	ldr	r5, [sp, #8]
 801f976:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f97a:	f7e1 f921 	bl	8000bc0 <__aeabi_d2iz>
 801f97e:	4606      	mov	r6, r0
 801f980:	f7e0 fe08 	bl	8000594 <__aeabi_i2d>
 801f984:	3630      	adds	r6, #48	; 0x30
 801f986:	4602      	mov	r2, r0
 801f988:	460b      	mov	r3, r1
 801f98a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801f98e:	f7e0 fcb3 	bl	80002f8 <__aeabi_dsub>
 801f992:	f805 6b01 	strb.w	r6, [r5], #1
 801f996:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801f998:	42ab      	cmp	r3, r5
 801f99a:	4680      	mov	r8, r0
 801f99c:	4689      	mov	r9, r1
 801f99e:	f04f 0200 	mov.w	r2, #0
 801f9a2:	d125      	bne.n	801f9f0 <_dtoa_r+0x5f0>
 801f9a4:	4b1b      	ldr	r3, [pc, #108]	; (801fa14 <_dtoa_r+0x614>)
 801f9a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801f9aa:	f7e0 fca7 	bl	80002fc <__adddf3>
 801f9ae:	4602      	mov	r2, r0
 801f9b0:	460b      	mov	r3, r1
 801f9b2:	4640      	mov	r0, r8
 801f9b4:	4649      	mov	r1, r9
 801f9b6:	f7e1 f8e3 	bl	8000b80 <__aeabi_dcmpgt>
 801f9ba:	2800      	cmp	r0, #0
 801f9bc:	d175      	bne.n	801faaa <_dtoa_r+0x6aa>
 801f9be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801f9c2:	2000      	movs	r0, #0
 801f9c4:	4913      	ldr	r1, [pc, #76]	; (801fa14 <_dtoa_r+0x614>)
 801f9c6:	f7e0 fc97 	bl	80002f8 <__aeabi_dsub>
 801f9ca:	4602      	mov	r2, r0
 801f9cc:	460b      	mov	r3, r1
 801f9ce:	4640      	mov	r0, r8
 801f9d0:	4649      	mov	r1, r9
 801f9d2:	f7e1 f8b7 	bl	8000b44 <__aeabi_dcmplt>
 801f9d6:	2800      	cmp	r0, #0
 801f9d8:	f43f af2f 	beq.w	801f83a <_dtoa_r+0x43a>
 801f9dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801f9e0:	2b30      	cmp	r3, #48	; 0x30
 801f9e2:	f105 32ff 	add.w	r2, r5, #4294967295
 801f9e6:	d001      	beq.n	801f9ec <_dtoa_r+0x5ec>
 801f9e8:	46bb      	mov	fp, r7
 801f9ea:	e04d      	b.n	801fa88 <_dtoa_r+0x688>
 801f9ec:	4615      	mov	r5, r2
 801f9ee:	e7f5      	b.n	801f9dc <_dtoa_r+0x5dc>
 801f9f0:	4b05      	ldr	r3, [pc, #20]	; (801fa08 <_dtoa_r+0x608>)
 801f9f2:	f7e0 fe35 	bl	8000660 <__aeabi_dmul>
 801f9f6:	e9cd 0100 	strd	r0, r1, [sp]
 801f9fa:	e7bc      	b.n	801f976 <_dtoa_r+0x576>
 801f9fc:	08025278 	.word	0x08025278
 801fa00:	08025250 	.word	0x08025250
 801fa04:	3ff00000 	.word	0x3ff00000
 801fa08:	40240000 	.word	0x40240000
 801fa0c:	401c0000 	.word	0x401c0000
 801fa10:	40140000 	.word	0x40140000
 801fa14:	3fe00000 	.word	0x3fe00000
 801fa18:	e9dd 6700 	ldrd	r6, r7, [sp]
 801fa1c:	9d02      	ldr	r5, [sp, #8]
 801fa1e:	4642      	mov	r2, r8
 801fa20:	464b      	mov	r3, r9
 801fa22:	4630      	mov	r0, r6
 801fa24:	4639      	mov	r1, r7
 801fa26:	f7e0 ff45 	bl	80008b4 <__aeabi_ddiv>
 801fa2a:	f7e1 f8c9 	bl	8000bc0 <__aeabi_d2iz>
 801fa2e:	9000      	str	r0, [sp, #0]
 801fa30:	f7e0 fdb0 	bl	8000594 <__aeabi_i2d>
 801fa34:	4642      	mov	r2, r8
 801fa36:	464b      	mov	r3, r9
 801fa38:	f7e0 fe12 	bl	8000660 <__aeabi_dmul>
 801fa3c:	4602      	mov	r2, r0
 801fa3e:	460b      	mov	r3, r1
 801fa40:	4630      	mov	r0, r6
 801fa42:	4639      	mov	r1, r7
 801fa44:	f7e0 fc58 	bl	80002f8 <__aeabi_dsub>
 801fa48:	9e00      	ldr	r6, [sp, #0]
 801fa4a:	9f03      	ldr	r7, [sp, #12]
 801fa4c:	3630      	adds	r6, #48	; 0x30
 801fa4e:	f805 6b01 	strb.w	r6, [r5], #1
 801fa52:	9e02      	ldr	r6, [sp, #8]
 801fa54:	1bae      	subs	r6, r5, r6
 801fa56:	42b7      	cmp	r7, r6
 801fa58:	4602      	mov	r2, r0
 801fa5a:	460b      	mov	r3, r1
 801fa5c:	d138      	bne.n	801fad0 <_dtoa_r+0x6d0>
 801fa5e:	f7e0 fc4d 	bl	80002fc <__adddf3>
 801fa62:	4606      	mov	r6, r0
 801fa64:	460f      	mov	r7, r1
 801fa66:	4602      	mov	r2, r0
 801fa68:	460b      	mov	r3, r1
 801fa6a:	4640      	mov	r0, r8
 801fa6c:	4649      	mov	r1, r9
 801fa6e:	f7e1 f869 	bl	8000b44 <__aeabi_dcmplt>
 801fa72:	b9c8      	cbnz	r0, 801faa8 <_dtoa_r+0x6a8>
 801fa74:	4632      	mov	r2, r6
 801fa76:	463b      	mov	r3, r7
 801fa78:	4640      	mov	r0, r8
 801fa7a:	4649      	mov	r1, r9
 801fa7c:	f7e1 f858 	bl	8000b30 <__aeabi_dcmpeq>
 801fa80:	b110      	cbz	r0, 801fa88 <_dtoa_r+0x688>
 801fa82:	9b00      	ldr	r3, [sp, #0]
 801fa84:	07db      	lsls	r3, r3, #31
 801fa86:	d40f      	bmi.n	801faa8 <_dtoa_r+0x6a8>
 801fa88:	4651      	mov	r1, sl
 801fa8a:	4620      	mov	r0, r4
 801fa8c:	f000 fbdc 	bl	8020248 <_Bfree>
 801fa90:	2300      	movs	r3, #0
 801fa92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801fa94:	702b      	strb	r3, [r5, #0]
 801fa96:	f10b 0301 	add.w	r3, fp, #1
 801fa9a:	6013      	str	r3, [r2, #0]
 801fa9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801fa9e:	2b00      	cmp	r3, #0
 801faa0:	f43f acf8 	beq.w	801f494 <_dtoa_r+0x94>
 801faa4:	601d      	str	r5, [r3, #0]
 801faa6:	e4f5      	b.n	801f494 <_dtoa_r+0x94>
 801faa8:	465f      	mov	r7, fp
 801faaa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801faae:	2a39      	cmp	r2, #57	; 0x39
 801fab0:	f105 33ff 	add.w	r3, r5, #4294967295
 801fab4:	d106      	bne.n	801fac4 <_dtoa_r+0x6c4>
 801fab6:	9a02      	ldr	r2, [sp, #8]
 801fab8:	429a      	cmp	r2, r3
 801faba:	d107      	bne.n	801facc <_dtoa_r+0x6cc>
 801fabc:	2330      	movs	r3, #48	; 0x30
 801fabe:	7013      	strb	r3, [r2, #0]
 801fac0:	3701      	adds	r7, #1
 801fac2:	4613      	mov	r3, r2
 801fac4:	781a      	ldrb	r2, [r3, #0]
 801fac6:	3201      	adds	r2, #1
 801fac8:	701a      	strb	r2, [r3, #0]
 801faca:	e78d      	b.n	801f9e8 <_dtoa_r+0x5e8>
 801facc:	461d      	mov	r5, r3
 801face:	e7ec      	b.n	801faaa <_dtoa_r+0x6aa>
 801fad0:	2200      	movs	r2, #0
 801fad2:	4ba4      	ldr	r3, [pc, #656]	; (801fd64 <_dtoa_r+0x964>)
 801fad4:	f7e0 fdc4 	bl	8000660 <__aeabi_dmul>
 801fad8:	2200      	movs	r2, #0
 801fada:	2300      	movs	r3, #0
 801fadc:	4606      	mov	r6, r0
 801fade:	460f      	mov	r7, r1
 801fae0:	f7e1 f826 	bl	8000b30 <__aeabi_dcmpeq>
 801fae4:	2800      	cmp	r0, #0
 801fae6:	d09a      	beq.n	801fa1e <_dtoa_r+0x61e>
 801fae8:	e7ce      	b.n	801fa88 <_dtoa_r+0x688>
 801faea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801faec:	2a00      	cmp	r2, #0
 801faee:	f000 80cd 	beq.w	801fc8c <_dtoa_r+0x88c>
 801faf2:	9a07      	ldr	r2, [sp, #28]
 801faf4:	2a01      	cmp	r2, #1
 801faf6:	f300 80af 	bgt.w	801fc58 <_dtoa_r+0x858>
 801fafa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801fafc:	2a00      	cmp	r2, #0
 801fafe:	f000 80a7 	beq.w	801fc50 <_dtoa_r+0x850>
 801fb02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801fb06:	9e08      	ldr	r6, [sp, #32]
 801fb08:	9d05      	ldr	r5, [sp, #20]
 801fb0a:	9a05      	ldr	r2, [sp, #20]
 801fb0c:	441a      	add	r2, r3
 801fb0e:	9205      	str	r2, [sp, #20]
 801fb10:	9a06      	ldr	r2, [sp, #24]
 801fb12:	2101      	movs	r1, #1
 801fb14:	441a      	add	r2, r3
 801fb16:	4620      	mov	r0, r4
 801fb18:	9206      	str	r2, [sp, #24]
 801fb1a:	f000 fc35 	bl	8020388 <__i2b>
 801fb1e:	4607      	mov	r7, r0
 801fb20:	2d00      	cmp	r5, #0
 801fb22:	dd0c      	ble.n	801fb3e <_dtoa_r+0x73e>
 801fb24:	9b06      	ldr	r3, [sp, #24]
 801fb26:	2b00      	cmp	r3, #0
 801fb28:	dd09      	ble.n	801fb3e <_dtoa_r+0x73e>
 801fb2a:	42ab      	cmp	r3, r5
 801fb2c:	9a05      	ldr	r2, [sp, #20]
 801fb2e:	bfa8      	it	ge
 801fb30:	462b      	movge	r3, r5
 801fb32:	1ad2      	subs	r2, r2, r3
 801fb34:	9205      	str	r2, [sp, #20]
 801fb36:	9a06      	ldr	r2, [sp, #24]
 801fb38:	1aed      	subs	r5, r5, r3
 801fb3a:	1ad3      	subs	r3, r2, r3
 801fb3c:	9306      	str	r3, [sp, #24]
 801fb3e:	9b08      	ldr	r3, [sp, #32]
 801fb40:	b1f3      	cbz	r3, 801fb80 <_dtoa_r+0x780>
 801fb42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fb44:	2b00      	cmp	r3, #0
 801fb46:	f000 80a5 	beq.w	801fc94 <_dtoa_r+0x894>
 801fb4a:	2e00      	cmp	r6, #0
 801fb4c:	dd10      	ble.n	801fb70 <_dtoa_r+0x770>
 801fb4e:	4639      	mov	r1, r7
 801fb50:	4632      	mov	r2, r6
 801fb52:	4620      	mov	r0, r4
 801fb54:	f000 fcae 	bl	80204b4 <__pow5mult>
 801fb58:	4652      	mov	r2, sl
 801fb5a:	4601      	mov	r1, r0
 801fb5c:	4607      	mov	r7, r0
 801fb5e:	4620      	mov	r0, r4
 801fb60:	f000 fc1b 	bl	802039a <__multiply>
 801fb64:	4651      	mov	r1, sl
 801fb66:	4680      	mov	r8, r0
 801fb68:	4620      	mov	r0, r4
 801fb6a:	f000 fb6d 	bl	8020248 <_Bfree>
 801fb6e:	46c2      	mov	sl, r8
 801fb70:	9b08      	ldr	r3, [sp, #32]
 801fb72:	1b9a      	subs	r2, r3, r6
 801fb74:	d004      	beq.n	801fb80 <_dtoa_r+0x780>
 801fb76:	4651      	mov	r1, sl
 801fb78:	4620      	mov	r0, r4
 801fb7a:	f000 fc9b 	bl	80204b4 <__pow5mult>
 801fb7e:	4682      	mov	sl, r0
 801fb80:	2101      	movs	r1, #1
 801fb82:	4620      	mov	r0, r4
 801fb84:	f000 fc00 	bl	8020388 <__i2b>
 801fb88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801fb8a:	2b00      	cmp	r3, #0
 801fb8c:	4606      	mov	r6, r0
 801fb8e:	f340 8083 	ble.w	801fc98 <_dtoa_r+0x898>
 801fb92:	461a      	mov	r2, r3
 801fb94:	4601      	mov	r1, r0
 801fb96:	4620      	mov	r0, r4
 801fb98:	f000 fc8c 	bl	80204b4 <__pow5mult>
 801fb9c:	9b07      	ldr	r3, [sp, #28]
 801fb9e:	2b01      	cmp	r3, #1
 801fba0:	4606      	mov	r6, r0
 801fba2:	dd7c      	ble.n	801fc9e <_dtoa_r+0x89e>
 801fba4:	f04f 0800 	mov.w	r8, #0
 801fba8:	6933      	ldr	r3, [r6, #16]
 801fbaa:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801fbae:	6918      	ldr	r0, [r3, #16]
 801fbb0:	f000 fb9c 	bl	80202ec <__hi0bits>
 801fbb4:	f1c0 0020 	rsb	r0, r0, #32
 801fbb8:	9b06      	ldr	r3, [sp, #24]
 801fbba:	4418      	add	r0, r3
 801fbbc:	f010 001f 	ands.w	r0, r0, #31
 801fbc0:	f000 8096 	beq.w	801fcf0 <_dtoa_r+0x8f0>
 801fbc4:	f1c0 0320 	rsb	r3, r0, #32
 801fbc8:	2b04      	cmp	r3, #4
 801fbca:	f340 8087 	ble.w	801fcdc <_dtoa_r+0x8dc>
 801fbce:	9b05      	ldr	r3, [sp, #20]
 801fbd0:	f1c0 001c 	rsb	r0, r0, #28
 801fbd4:	4403      	add	r3, r0
 801fbd6:	9305      	str	r3, [sp, #20]
 801fbd8:	9b06      	ldr	r3, [sp, #24]
 801fbda:	4405      	add	r5, r0
 801fbdc:	4403      	add	r3, r0
 801fbde:	9306      	str	r3, [sp, #24]
 801fbe0:	9b05      	ldr	r3, [sp, #20]
 801fbe2:	2b00      	cmp	r3, #0
 801fbe4:	dd05      	ble.n	801fbf2 <_dtoa_r+0x7f2>
 801fbe6:	4651      	mov	r1, sl
 801fbe8:	461a      	mov	r2, r3
 801fbea:	4620      	mov	r0, r4
 801fbec:	f000 fcb0 	bl	8020550 <__lshift>
 801fbf0:	4682      	mov	sl, r0
 801fbf2:	9b06      	ldr	r3, [sp, #24]
 801fbf4:	2b00      	cmp	r3, #0
 801fbf6:	dd05      	ble.n	801fc04 <_dtoa_r+0x804>
 801fbf8:	4631      	mov	r1, r6
 801fbfa:	461a      	mov	r2, r3
 801fbfc:	4620      	mov	r0, r4
 801fbfe:	f000 fca7 	bl	8020550 <__lshift>
 801fc02:	4606      	mov	r6, r0
 801fc04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801fc06:	2b00      	cmp	r3, #0
 801fc08:	d074      	beq.n	801fcf4 <_dtoa_r+0x8f4>
 801fc0a:	4631      	mov	r1, r6
 801fc0c:	4650      	mov	r0, sl
 801fc0e:	f000 fcf0 	bl	80205f2 <__mcmp>
 801fc12:	2800      	cmp	r0, #0
 801fc14:	da6e      	bge.n	801fcf4 <_dtoa_r+0x8f4>
 801fc16:	2300      	movs	r3, #0
 801fc18:	4651      	mov	r1, sl
 801fc1a:	220a      	movs	r2, #10
 801fc1c:	4620      	mov	r0, r4
 801fc1e:	f000 fb2a 	bl	8020276 <__multadd>
 801fc22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fc24:	f10b 3bff 	add.w	fp, fp, #4294967295
 801fc28:	4682      	mov	sl, r0
 801fc2a:	2b00      	cmp	r3, #0
 801fc2c:	f000 81a8 	beq.w	801ff80 <_dtoa_r+0xb80>
 801fc30:	2300      	movs	r3, #0
 801fc32:	4639      	mov	r1, r7
 801fc34:	220a      	movs	r2, #10
 801fc36:	4620      	mov	r0, r4
 801fc38:	f000 fb1d 	bl	8020276 <__multadd>
 801fc3c:	9b04      	ldr	r3, [sp, #16]
 801fc3e:	2b00      	cmp	r3, #0
 801fc40:	4607      	mov	r7, r0
 801fc42:	f300 80c8 	bgt.w	801fdd6 <_dtoa_r+0x9d6>
 801fc46:	9b07      	ldr	r3, [sp, #28]
 801fc48:	2b02      	cmp	r3, #2
 801fc4a:	f340 80c4 	ble.w	801fdd6 <_dtoa_r+0x9d6>
 801fc4e:	e059      	b.n	801fd04 <_dtoa_r+0x904>
 801fc50:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801fc52:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801fc56:	e756      	b.n	801fb06 <_dtoa_r+0x706>
 801fc58:	9b03      	ldr	r3, [sp, #12]
 801fc5a:	1e5e      	subs	r6, r3, #1
 801fc5c:	9b08      	ldr	r3, [sp, #32]
 801fc5e:	42b3      	cmp	r3, r6
 801fc60:	bfbf      	itttt	lt
 801fc62:	9b08      	ldrlt	r3, [sp, #32]
 801fc64:	9608      	strlt	r6, [sp, #32]
 801fc66:	1af2      	sublt	r2, r6, r3
 801fc68:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801fc6a:	bfb6      	itet	lt
 801fc6c:	189b      	addlt	r3, r3, r2
 801fc6e:	1b9e      	subge	r6, r3, r6
 801fc70:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801fc72:	9b03      	ldr	r3, [sp, #12]
 801fc74:	bfb8      	it	lt
 801fc76:	2600      	movlt	r6, #0
 801fc78:	2b00      	cmp	r3, #0
 801fc7a:	bfb9      	ittee	lt
 801fc7c:	9b05      	ldrlt	r3, [sp, #20]
 801fc7e:	9a03      	ldrlt	r2, [sp, #12]
 801fc80:	9d05      	ldrge	r5, [sp, #20]
 801fc82:	9b03      	ldrge	r3, [sp, #12]
 801fc84:	bfbc      	itt	lt
 801fc86:	1a9d      	sublt	r5, r3, r2
 801fc88:	2300      	movlt	r3, #0
 801fc8a:	e73e      	b.n	801fb0a <_dtoa_r+0x70a>
 801fc8c:	9e08      	ldr	r6, [sp, #32]
 801fc8e:	9d05      	ldr	r5, [sp, #20]
 801fc90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801fc92:	e745      	b.n	801fb20 <_dtoa_r+0x720>
 801fc94:	9a08      	ldr	r2, [sp, #32]
 801fc96:	e76e      	b.n	801fb76 <_dtoa_r+0x776>
 801fc98:	9b07      	ldr	r3, [sp, #28]
 801fc9a:	2b01      	cmp	r3, #1
 801fc9c:	dc19      	bgt.n	801fcd2 <_dtoa_r+0x8d2>
 801fc9e:	9b00      	ldr	r3, [sp, #0]
 801fca0:	b9bb      	cbnz	r3, 801fcd2 <_dtoa_r+0x8d2>
 801fca2:	9b01      	ldr	r3, [sp, #4]
 801fca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801fca8:	b99b      	cbnz	r3, 801fcd2 <_dtoa_r+0x8d2>
 801fcaa:	9b01      	ldr	r3, [sp, #4]
 801fcac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801fcb0:	0d1b      	lsrs	r3, r3, #20
 801fcb2:	051b      	lsls	r3, r3, #20
 801fcb4:	b183      	cbz	r3, 801fcd8 <_dtoa_r+0x8d8>
 801fcb6:	9b05      	ldr	r3, [sp, #20]
 801fcb8:	3301      	adds	r3, #1
 801fcba:	9305      	str	r3, [sp, #20]
 801fcbc:	9b06      	ldr	r3, [sp, #24]
 801fcbe:	3301      	adds	r3, #1
 801fcc0:	9306      	str	r3, [sp, #24]
 801fcc2:	f04f 0801 	mov.w	r8, #1
 801fcc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801fcc8:	2b00      	cmp	r3, #0
 801fcca:	f47f af6d 	bne.w	801fba8 <_dtoa_r+0x7a8>
 801fcce:	2001      	movs	r0, #1
 801fcd0:	e772      	b.n	801fbb8 <_dtoa_r+0x7b8>
 801fcd2:	f04f 0800 	mov.w	r8, #0
 801fcd6:	e7f6      	b.n	801fcc6 <_dtoa_r+0x8c6>
 801fcd8:	4698      	mov	r8, r3
 801fcda:	e7f4      	b.n	801fcc6 <_dtoa_r+0x8c6>
 801fcdc:	d080      	beq.n	801fbe0 <_dtoa_r+0x7e0>
 801fcde:	9a05      	ldr	r2, [sp, #20]
 801fce0:	331c      	adds	r3, #28
 801fce2:	441a      	add	r2, r3
 801fce4:	9205      	str	r2, [sp, #20]
 801fce6:	9a06      	ldr	r2, [sp, #24]
 801fce8:	441a      	add	r2, r3
 801fcea:	441d      	add	r5, r3
 801fcec:	4613      	mov	r3, r2
 801fcee:	e776      	b.n	801fbde <_dtoa_r+0x7de>
 801fcf0:	4603      	mov	r3, r0
 801fcf2:	e7f4      	b.n	801fcde <_dtoa_r+0x8de>
 801fcf4:	9b03      	ldr	r3, [sp, #12]
 801fcf6:	2b00      	cmp	r3, #0
 801fcf8:	dc36      	bgt.n	801fd68 <_dtoa_r+0x968>
 801fcfa:	9b07      	ldr	r3, [sp, #28]
 801fcfc:	2b02      	cmp	r3, #2
 801fcfe:	dd33      	ble.n	801fd68 <_dtoa_r+0x968>
 801fd00:	9b03      	ldr	r3, [sp, #12]
 801fd02:	9304      	str	r3, [sp, #16]
 801fd04:	9b04      	ldr	r3, [sp, #16]
 801fd06:	b963      	cbnz	r3, 801fd22 <_dtoa_r+0x922>
 801fd08:	4631      	mov	r1, r6
 801fd0a:	2205      	movs	r2, #5
 801fd0c:	4620      	mov	r0, r4
 801fd0e:	f000 fab2 	bl	8020276 <__multadd>
 801fd12:	4601      	mov	r1, r0
 801fd14:	4606      	mov	r6, r0
 801fd16:	4650      	mov	r0, sl
 801fd18:	f000 fc6b 	bl	80205f2 <__mcmp>
 801fd1c:	2800      	cmp	r0, #0
 801fd1e:	f73f adb6 	bgt.w	801f88e <_dtoa_r+0x48e>
 801fd22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801fd24:	9d02      	ldr	r5, [sp, #8]
 801fd26:	ea6f 0b03 	mvn.w	fp, r3
 801fd2a:	2300      	movs	r3, #0
 801fd2c:	9303      	str	r3, [sp, #12]
 801fd2e:	4631      	mov	r1, r6
 801fd30:	4620      	mov	r0, r4
 801fd32:	f000 fa89 	bl	8020248 <_Bfree>
 801fd36:	2f00      	cmp	r7, #0
 801fd38:	f43f aea6 	beq.w	801fa88 <_dtoa_r+0x688>
 801fd3c:	9b03      	ldr	r3, [sp, #12]
 801fd3e:	b12b      	cbz	r3, 801fd4c <_dtoa_r+0x94c>
 801fd40:	42bb      	cmp	r3, r7
 801fd42:	d003      	beq.n	801fd4c <_dtoa_r+0x94c>
 801fd44:	4619      	mov	r1, r3
 801fd46:	4620      	mov	r0, r4
 801fd48:	f000 fa7e 	bl	8020248 <_Bfree>
 801fd4c:	4639      	mov	r1, r7
 801fd4e:	4620      	mov	r0, r4
 801fd50:	f000 fa7a 	bl	8020248 <_Bfree>
 801fd54:	e698      	b.n	801fa88 <_dtoa_r+0x688>
 801fd56:	2600      	movs	r6, #0
 801fd58:	4637      	mov	r7, r6
 801fd5a:	e7e2      	b.n	801fd22 <_dtoa_r+0x922>
 801fd5c:	46bb      	mov	fp, r7
 801fd5e:	4637      	mov	r7, r6
 801fd60:	e595      	b.n	801f88e <_dtoa_r+0x48e>
 801fd62:	bf00      	nop
 801fd64:	40240000 	.word	0x40240000
 801fd68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801fd6a:	bb93      	cbnz	r3, 801fdd2 <_dtoa_r+0x9d2>
 801fd6c:	9b03      	ldr	r3, [sp, #12]
 801fd6e:	9304      	str	r3, [sp, #16]
 801fd70:	9d02      	ldr	r5, [sp, #8]
 801fd72:	4631      	mov	r1, r6
 801fd74:	4650      	mov	r0, sl
 801fd76:	f7ff fab7 	bl	801f2e8 <quorem>
 801fd7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801fd7e:	f805 9b01 	strb.w	r9, [r5], #1
 801fd82:	9b02      	ldr	r3, [sp, #8]
 801fd84:	9a04      	ldr	r2, [sp, #16]
 801fd86:	1aeb      	subs	r3, r5, r3
 801fd88:	429a      	cmp	r2, r3
 801fd8a:	f300 80dc 	bgt.w	801ff46 <_dtoa_r+0xb46>
 801fd8e:	9b02      	ldr	r3, [sp, #8]
 801fd90:	2a01      	cmp	r2, #1
 801fd92:	bfac      	ite	ge
 801fd94:	189b      	addge	r3, r3, r2
 801fd96:	3301      	addlt	r3, #1
 801fd98:	4698      	mov	r8, r3
 801fd9a:	2300      	movs	r3, #0
 801fd9c:	9303      	str	r3, [sp, #12]
 801fd9e:	4651      	mov	r1, sl
 801fda0:	2201      	movs	r2, #1
 801fda2:	4620      	mov	r0, r4
 801fda4:	f000 fbd4 	bl	8020550 <__lshift>
 801fda8:	4631      	mov	r1, r6
 801fdaa:	4682      	mov	sl, r0
 801fdac:	f000 fc21 	bl	80205f2 <__mcmp>
 801fdb0:	2800      	cmp	r0, #0
 801fdb2:	f300 808d 	bgt.w	801fed0 <_dtoa_r+0xad0>
 801fdb6:	d103      	bne.n	801fdc0 <_dtoa_r+0x9c0>
 801fdb8:	f019 0f01 	tst.w	r9, #1
 801fdbc:	f040 8088 	bne.w	801fed0 <_dtoa_r+0xad0>
 801fdc0:	4645      	mov	r5, r8
 801fdc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801fdc6:	2b30      	cmp	r3, #48	; 0x30
 801fdc8:	f105 32ff 	add.w	r2, r5, #4294967295
 801fdcc:	d1af      	bne.n	801fd2e <_dtoa_r+0x92e>
 801fdce:	4615      	mov	r5, r2
 801fdd0:	e7f7      	b.n	801fdc2 <_dtoa_r+0x9c2>
 801fdd2:	9b03      	ldr	r3, [sp, #12]
 801fdd4:	9304      	str	r3, [sp, #16]
 801fdd6:	2d00      	cmp	r5, #0
 801fdd8:	dd05      	ble.n	801fde6 <_dtoa_r+0x9e6>
 801fdda:	4639      	mov	r1, r7
 801fddc:	462a      	mov	r2, r5
 801fdde:	4620      	mov	r0, r4
 801fde0:	f000 fbb6 	bl	8020550 <__lshift>
 801fde4:	4607      	mov	r7, r0
 801fde6:	f1b8 0f00 	cmp.w	r8, #0
 801fdea:	d04c      	beq.n	801fe86 <_dtoa_r+0xa86>
 801fdec:	6879      	ldr	r1, [r7, #4]
 801fdee:	4620      	mov	r0, r4
 801fdf0:	f000 f9f6 	bl	80201e0 <_Balloc>
 801fdf4:	693a      	ldr	r2, [r7, #16]
 801fdf6:	3202      	adds	r2, #2
 801fdf8:	4605      	mov	r5, r0
 801fdfa:	0092      	lsls	r2, r2, #2
 801fdfc:	f107 010c 	add.w	r1, r7, #12
 801fe00:	300c      	adds	r0, #12
 801fe02:	f7fe fa1b 	bl	801e23c <memcpy>
 801fe06:	2201      	movs	r2, #1
 801fe08:	4629      	mov	r1, r5
 801fe0a:	4620      	mov	r0, r4
 801fe0c:	f000 fba0 	bl	8020550 <__lshift>
 801fe10:	9b00      	ldr	r3, [sp, #0]
 801fe12:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801fe16:	9703      	str	r7, [sp, #12]
 801fe18:	f003 0301 	and.w	r3, r3, #1
 801fe1c:	4607      	mov	r7, r0
 801fe1e:	9305      	str	r3, [sp, #20]
 801fe20:	4631      	mov	r1, r6
 801fe22:	4650      	mov	r0, sl
 801fe24:	f7ff fa60 	bl	801f2e8 <quorem>
 801fe28:	9903      	ldr	r1, [sp, #12]
 801fe2a:	4605      	mov	r5, r0
 801fe2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801fe30:	4650      	mov	r0, sl
 801fe32:	f000 fbde 	bl	80205f2 <__mcmp>
 801fe36:	463a      	mov	r2, r7
 801fe38:	9000      	str	r0, [sp, #0]
 801fe3a:	4631      	mov	r1, r6
 801fe3c:	4620      	mov	r0, r4
 801fe3e:	f000 fbf2 	bl	8020626 <__mdiff>
 801fe42:	68c3      	ldr	r3, [r0, #12]
 801fe44:	4602      	mov	r2, r0
 801fe46:	bb03      	cbnz	r3, 801fe8a <_dtoa_r+0xa8a>
 801fe48:	4601      	mov	r1, r0
 801fe4a:	9006      	str	r0, [sp, #24]
 801fe4c:	4650      	mov	r0, sl
 801fe4e:	f000 fbd0 	bl	80205f2 <__mcmp>
 801fe52:	9a06      	ldr	r2, [sp, #24]
 801fe54:	4603      	mov	r3, r0
 801fe56:	4611      	mov	r1, r2
 801fe58:	4620      	mov	r0, r4
 801fe5a:	9306      	str	r3, [sp, #24]
 801fe5c:	f000 f9f4 	bl	8020248 <_Bfree>
 801fe60:	9b06      	ldr	r3, [sp, #24]
 801fe62:	b9a3      	cbnz	r3, 801fe8e <_dtoa_r+0xa8e>
 801fe64:	9a07      	ldr	r2, [sp, #28]
 801fe66:	b992      	cbnz	r2, 801fe8e <_dtoa_r+0xa8e>
 801fe68:	9a05      	ldr	r2, [sp, #20]
 801fe6a:	b982      	cbnz	r2, 801fe8e <_dtoa_r+0xa8e>
 801fe6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801fe70:	d029      	beq.n	801fec6 <_dtoa_r+0xac6>
 801fe72:	9b00      	ldr	r3, [sp, #0]
 801fe74:	2b00      	cmp	r3, #0
 801fe76:	dd01      	ble.n	801fe7c <_dtoa_r+0xa7c>
 801fe78:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801fe7c:	f108 0501 	add.w	r5, r8, #1
 801fe80:	f888 9000 	strb.w	r9, [r8]
 801fe84:	e753      	b.n	801fd2e <_dtoa_r+0x92e>
 801fe86:	4638      	mov	r0, r7
 801fe88:	e7c2      	b.n	801fe10 <_dtoa_r+0xa10>
 801fe8a:	2301      	movs	r3, #1
 801fe8c:	e7e3      	b.n	801fe56 <_dtoa_r+0xa56>
 801fe8e:	9a00      	ldr	r2, [sp, #0]
 801fe90:	2a00      	cmp	r2, #0
 801fe92:	db04      	blt.n	801fe9e <_dtoa_r+0xa9e>
 801fe94:	d125      	bne.n	801fee2 <_dtoa_r+0xae2>
 801fe96:	9a07      	ldr	r2, [sp, #28]
 801fe98:	bb1a      	cbnz	r2, 801fee2 <_dtoa_r+0xae2>
 801fe9a:	9a05      	ldr	r2, [sp, #20]
 801fe9c:	bb0a      	cbnz	r2, 801fee2 <_dtoa_r+0xae2>
 801fe9e:	2b00      	cmp	r3, #0
 801fea0:	ddec      	ble.n	801fe7c <_dtoa_r+0xa7c>
 801fea2:	4651      	mov	r1, sl
 801fea4:	2201      	movs	r2, #1
 801fea6:	4620      	mov	r0, r4
 801fea8:	f000 fb52 	bl	8020550 <__lshift>
 801feac:	4631      	mov	r1, r6
 801feae:	4682      	mov	sl, r0
 801feb0:	f000 fb9f 	bl	80205f2 <__mcmp>
 801feb4:	2800      	cmp	r0, #0
 801feb6:	dc03      	bgt.n	801fec0 <_dtoa_r+0xac0>
 801feb8:	d1e0      	bne.n	801fe7c <_dtoa_r+0xa7c>
 801feba:	f019 0f01 	tst.w	r9, #1
 801febe:	d0dd      	beq.n	801fe7c <_dtoa_r+0xa7c>
 801fec0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801fec4:	d1d8      	bne.n	801fe78 <_dtoa_r+0xa78>
 801fec6:	2339      	movs	r3, #57	; 0x39
 801fec8:	f888 3000 	strb.w	r3, [r8]
 801fecc:	f108 0801 	add.w	r8, r8, #1
 801fed0:	4645      	mov	r5, r8
 801fed2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801fed6:	2b39      	cmp	r3, #57	; 0x39
 801fed8:	f105 32ff 	add.w	r2, r5, #4294967295
 801fedc:	d03b      	beq.n	801ff56 <_dtoa_r+0xb56>
 801fede:	3301      	adds	r3, #1
 801fee0:	e040      	b.n	801ff64 <_dtoa_r+0xb64>
 801fee2:	2b00      	cmp	r3, #0
 801fee4:	f108 0501 	add.w	r5, r8, #1
 801fee8:	dd05      	ble.n	801fef6 <_dtoa_r+0xaf6>
 801feea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801feee:	d0ea      	beq.n	801fec6 <_dtoa_r+0xac6>
 801fef0:	f109 0901 	add.w	r9, r9, #1
 801fef4:	e7c4      	b.n	801fe80 <_dtoa_r+0xa80>
 801fef6:	9b02      	ldr	r3, [sp, #8]
 801fef8:	9a04      	ldr	r2, [sp, #16]
 801fefa:	f805 9c01 	strb.w	r9, [r5, #-1]
 801fefe:	1aeb      	subs	r3, r5, r3
 801ff00:	4293      	cmp	r3, r2
 801ff02:	46a8      	mov	r8, r5
 801ff04:	f43f af4b 	beq.w	801fd9e <_dtoa_r+0x99e>
 801ff08:	4651      	mov	r1, sl
 801ff0a:	2300      	movs	r3, #0
 801ff0c:	220a      	movs	r2, #10
 801ff0e:	4620      	mov	r0, r4
 801ff10:	f000 f9b1 	bl	8020276 <__multadd>
 801ff14:	9b03      	ldr	r3, [sp, #12]
 801ff16:	9903      	ldr	r1, [sp, #12]
 801ff18:	42bb      	cmp	r3, r7
 801ff1a:	4682      	mov	sl, r0
 801ff1c:	f04f 0300 	mov.w	r3, #0
 801ff20:	f04f 020a 	mov.w	r2, #10
 801ff24:	4620      	mov	r0, r4
 801ff26:	d104      	bne.n	801ff32 <_dtoa_r+0xb32>
 801ff28:	f000 f9a5 	bl	8020276 <__multadd>
 801ff2c:	9003      	str	r0, [sp, #12]
 801ff2e:	4607      	mov	r7, r0
 801ff30:	e776      	b.n	801fe20 <_dtoa_r+0xa20>
 801ff32:	f000 f9a0 	bl	8020276 <__multadd>
 801ff36:	2300      	movs	r3, #0
 801ff38:	9003      	str	r0, [sp, #12]
 801ff3a:	220a      	movs	r2, #10
 801ff3c:	4639      	mov	r1, r7
 801ff3e:	4620      	mov	r0, r4
 801ff40:	f000 f999 	bl	8020276 <__multadd>
 801ff44:	e7f3      	b.n	801ff2e <_dtoa_r+0xb2e>
 801ff46:	4651      	mov	r1, sl
 801ff48:	2300      	movs	r3, #0
 801ff4a:	220a      	movs	r2, #10
 801ff4c:	4620      	mov	r0, r4
 801ff4e:	f000 f992 	bl	8020276 <__multadd>
 801ff52:	4682      	mov	sl, r0
 801ff54:	e70d      	b.n	801fd72 <_dtoa_r+0x972>
 801ff56:	9b02      	ldr	r3, [sp, #8]
 801ff58:	4293      	cmp	r3, r2
 801ff5a:	d105      	bne.n	801ff68 <_dtoa_r+0xb68>
 801ff5c:	9a02      	ldr	r2, [sp, #8]
 801ff5e:	f10b 0b01 	add.w	fp, fp, #1
 801ff62:	2331      	movs	r3, #49	; 0x31
 801ff64:	7013      	strb	r3, [r2, #0]
 801ff66:	e6e2      	b.n	801fd2e <_dtoa_r+0x92e>
 801ff68:	4615      	mov	r5, r2
 801ff6a:	e7b2      	b.n	801fed2 <_dtoa_r+0xad2>
 801ff6c:	4b09      	ldr	r3, [pc, #36]	; (801ff94 <_dtoa_r+0xb94>)
 801ff6e:	f7ff baae 	b.w	801f4ce <_dtoa_r+0xce>
 801ff72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ff74:	2b00      	cmp	r3, #0
 801ff76:	f47f aa88 	bne.w	801f48a <_dtoa_r+0x8a>
 801ff7a:	4b07      	ldr	r3, [pc, #28]	; (801ff98 <_dtoa_r+0xb98>)
 801ff7c:	f7ff baa7 	b.w	801f4ce <_dtoa_r+0xce>
 801ff80:	9b04      	ldr	r3, [sp, #16]
 801ff82:	2b00      	cmp	r3, #0
 801ff84:	f73f aef4 	bgt.w	801fd70 <_dtoa_r+0x970>
 801ff88:	9b07      	ldr	r3, [sp, #28]
 801ff8a:	2b02      	cmp	r3, #2
 801ff8c:	f77f aef0 	ble.w	801fd70 <_dtoa_r+0x970>
 801ff90:	e6b8      	b.n	801fd04 <_dtoa_r+0x904>
 801ff92:	bf00      	nop
 801ff94:	080251ba 	.word	0x080251ba
 801ff98:	080251dc 	.word	0x080251dc

0801ff9c <_malloc_trim_r>:
 801ff9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ffa0:	4f25      	ldr	r7, [pc, #148]	; (8020038 <_malloc_trim_r+0x9c>)
 801ffa2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8020044 <_malloc_trim_r+0xa8>
 801ffa6:	4689      	mov	r9, r1
 801ffa8:	4606      	mov	r6, r0
 801ffaa:	f7fe f95b 	bl	801e264 <__malloc_lock>
 801ffae:	68bb      	ldr	r3, [r7, #8]
 801ffb0:	685d      	ldr	r5, [r3, #4]
 801ffb2:	f1a8 0411 	sub.w	r4, r8, #17
 801ffb6:	f025 0503 	bic.w	r5, r5, #3
 801ffba:	eba4 0409 	sub.w	r4, r4, r9
 801ffbe:	442c      	add	r4, r5
 801ffc0:	fbb4 f4f8 	udiv	r4, r4, r8
 801ffc4:	3c01      	subs	r4, #1
 801ffc6:	fb08 f404 	mul.w	r4, r8, r4
 801ffca:	4544      	cmp	r4, r8
 801ffcc:	da05      	bge.n	801ffda <_malloc_trim_r+0x3e>
 801ffce:	4630      	mov	r0, r6
 801ffd0:	f7fe f94e 	bl	801e270 <__malloc_unlock>
 801ffd4:	2000      	movs	r0, #0
 801ffd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ffda:	2100      	movs	r1, #0
 801ffdc:	4630      	mov	r0, r6
 801ffde:	f7fe f94d 	bl	801e27c <_sbrk_r>
 801ffe2:	68bb      	ldr	r3, [r7, #8]
 801ffe4:	442b      	add	r3, r5
 801ffe6:	4298      	cmp	r0, r3
 801ffe8:	d1f1      	bne.n	801ffce <_malloc_trim_r+0x32>
 801ffea:	4261      	negs	r1, r4
 801ffec:	4630      	mov	r0, r6
 801ffee:	f7fe f945 	bl	801e27c <_sbrk_r>
 801fff2:	3001      	adds	r0, #1
 801fff4:	d110      	bne.n	8020018 <_malloc_trim_r+0x7c>
 801fff6:	2100      	movs	r1, #0
 801fff8:	4630      	mov	r0, r6
 801fffa:	f7fe f93f 	bl	801e27c <_sbrk_r>
 801fffe:	68ba      	ldr	r2, [r7, #8]
 8020000:	1a83      	subs	r3, r0, r2
 8020002:	2b0f      	cmp	r3, #15
 8020004:	dde3      	ble.n	801ffce <_malloc_trim_r+0x32>
 8020006:	490d      	ldr	r1, [pc, #52]	; (802003c <_malloc_trim_r+0xa0>)
 8020008:	6809      	ldr	r1, [r1, #0]
 802000a:	1a40      	subs	r0, r0, r1
 802000c:	490c      	ldr	r1, [pc, #48]	; (8020040 <_malloc_trim_r+0xa4>)
 802000e:	f043 0301 	orr.w	r3, r3, #1
 8020012:	6008      	str	r0, [r1, #0]
 8020014:	6053      	str	r3, [r2, #4]
 8020016:	e7da      	b.n	801ffce <_malloc_trim_r+0x32>
 8020018:	68bb      	ldr	r3, [r7, #8]
 802001a:	4a09      	ldr	r2, [pc, #36]	; (8020040 <_malloc_trim_r+0xa4>)
 802001c:	1b2d      	subs	r5, r5, r4
 802001e:	f045 0501 	orr.w	r5, r5, #1
 8020022:	605d      	str	r5, [r3, #4]
 8020024:	6813      	ldr	r3, [r2, #0]
 8020026:	4630      	mov	r0, r6
 8020028:	1b1c      	subs	r4, r3, r4
 802002a:	6014      	str	r4, [r2, #0]
 802002c:	f7fe f920 	bl	801e270 <__malloc_unlock>
 8020030:	2001      	movs	r0, #1
 8020032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020036:	bf00      	nop
 8020038:	20020140 	.word	0x20020140
 802003c:	20020548 	.word	0x20020548
 8020040:	20020cc4 	.word	0x20020cc4
 8020044:	00001000 	.word	0x00001000

08020048 <_free_r>:
 8020048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802004c:	4604      	mov	r4, r0
 802004e:	4688      	mov	r8, r1
 8020050:	2900      	cmp	r1, #0
 8020052:	f000 80ab 	beq.w	80201ac <_free_r+0x164>
 8020056:	f7fe f905 	bl	801e264 <__malloc_lock>
 802005a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 802005e:	4d54      	ldr	r5, [pc, #336]	; (80201b0 <_free_r+0x168>)
 8020060:	f022 0001 	bic.w	r0, r2, #1
 8020064:	f1a8 0308 	sub.w	r3, r8, #8
 8020068:	181f      	adds	r7, r3, r0
 802006a:	68a9      	ldr	r1, [r5, #8]
 802006c:	687e      	ldr	r6, [r7, #4]
 802006e:	428f      	cmp	r7, r1
 8020070:	f026 0603 	bic.w	r6, r6, #3
 8020074:	f002 0201 	and.w	r2, r2, #1
 8020078:	d11b      	bne.n	80200b2 <_free_r+0x6a>
 802007a:	4430      	add	r0, r6
 802007c:	b93a      	cbnz	r2, 802008e <_free_r+0x46>
 802007e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8020082:	1a9b      	subs	r3, r3, r2
 8020084:	4410      	add	r0, r2
 8020086:	6899      	ldr	r1, [r3, #8]
 8020088:	68da      	ldr	r2, [r3, #12]
 802008a:	60ca      	str	r2, [r1, #12]
 802008c:	6091      	str	r1, [r2, #8]
 802008e:	f040 0201 	orr.w	r2, r0, #1
 8020092:	605a      	str	r2, [r3, #4]
 8020094:	60ab      	str	r3, [r5, #8]
 8020096:	4b47      	ldr	r3, [pc, #284]	; (80201b4 <_free_r+0x16c>)
 8020098:	681b      	ldr	r3, [r3, #0]
 802009a:	4298      	cmp	r0, r3
 802009c:	d304      	bcc.n	80200a8 <_free_r+0x60>
 802009e:	4b46      	ldr	r3, [pc, #280]	; (80201b8 <_free_r+0x170>)
 80200a0:	4620      	mov	r0, r4
 80200a2:	6819      	ldr	r1, [r3, #0]
 80200a4:	f7ff ff7a 	bl	801ff9c <_malloc_trim_r>
 80200a8:	4620      	mov	r0, r4
 80200aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80200ae:	f7fe b8df 	b.w	801e270 <__malloc_unlock>
 80200b2:	607e      	str	r6, [r7, #4]
 80200b4:	2a00      	cmp	r2, #0
 80200b6:	d139      	bne.n	802012c <_free_r+0xe4>
 80200b8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80200bc:	1a5b      	subs	r3, r3, r1
 80200be:	4408      	add	r0, r1
 80200c0:	6899      	ldr	r1, [r3, #8]
 80200c2:	f105 0e08 	add.w	lr, r5, #8
 80200c6:	4571      	cmp	r1, lr
 80200c8:	d032      	beq.n	8020130 <_free_r+0xe8>
 80200ca:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80200ce:	f8c1 e00c 	str.w	lr, [r1, #12]
 80200d2:	f8ce 1008 	str.w	r1, [lr, #8]
 80200d6:	19b9      	adds	r1, r7, r6
 80200d8:	6849      	ldr	r1, [r1, #4]
 80200da:	07c9      	lsls	r1, r1, #31
 80200dc:	d40a      	bmi.n	80200f4 <_free_r+0xac>
 80200de:	4430      	add	r0, r6
 80200e0:	68b9      	ldr	r1, [r7, #8]
 80200e2:	bb3a      	cbnz	r2, 8020134 <_free_r+0xec>
 80200e4:	4e35      	ldr	r6, [pc, #212]	; (80201bc <_free_r+0x174>)
 80200e6:	42b1      	cmp	r1, r6
 80200e8:	d124      	bne.n	8020134 <_free_r+0xec>
 80200ea:	616b      	str	r3, [r5, #20]
 80200ec:	612b      	str	r3, [r5, #16]
 80200ee:	2201      	movs	r2, #1
 80200f0:	60d9      	str	r1, [r3, #12]
 80200f2:	6099      	str	r1, [r3, #8]
 80200f4:	f040 0101 	orr.w	r1, r0, #1
 80200f8:	6059      	str	r1, [r3, #4]
 80200fa:	5018      	str	r0, [r3, r0]
 80200fc:	2a00      	cmp	r2, #0
 80200fe:	d1d3      	bne.n	80200a8 <_free_r+0x60>
 8020100:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8020104:	d21a      	bcs.n	802013c <_free_r+0xf4>
 8020106:	08c0      	lsrs	r0, r0, #3
 8020108:	1081      	asrs	r1, r0, #2
 802010a:	2201      	movs	r2, #1
 802010c:	408a      	lsls	r2, r1
 802010e:	6869      	ldr	r1, [r5, #4]
 8020110:	3001      	adds	r0, #1
 8020112:	430a      	orrs	r2, r1
 8020114:	606a      	str	r2, [r5, #4]
 8020116:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 802011a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 802011e:	6099      	str	r1, [r3, #8]
 8020120:	3a08      	subs	r2, #8
 8020122:	60da      	str	r2, [r3, #12]
 8020124:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8020128:	60cb      	str	r3, [r1, #12]
 802012a:	e7bd      	b.n	80200a8 <_free_r+0x60>
 802012c:	2200      	movs	r2, #0
 802012e:	e7d2      	b.n	80200d6 <_free_r+0x8e>
 8020130:	2201      	movs	r2, #1
 8020132:	e7d0      	b.n	80200d6 <_free_r+0x8e>
 8020134:	68fe      	ldr	r6, [r7, #12]
 8020136:	60ce      	str	r6, [r1, #12]
 8020138:	60b1      	str	r1, [r6, #8]
 802013a:	e7db      	b.n	80200f4 <_free_r+0xac>
 802013c:	0a42      	lsrs	r2, r0, #9
 802013e:	2a04      	cmp	r2, #4
 8020140:	d813      	bhi.n	802016a <_free_r+0x122>
 8020142:	0982      	lsrs	r2, r0, #6
 8020144:	3238      	adds	r2, #56	; 0x38
 8020146:	1c51      	adds	r1, r2, #1
 8020148:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 802014c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8020150:	428e      	cmp	r6, r1
 8020152:	d124      	bne.n	802019e <_free_r+0x156>
 8020154:	2001      	movs	r0, #1
 8020156:	1092      	asrs	r2, r2, #2
 8020158:	fa00 f202 	lsl.w	r2, r0, r2
 802015c:	6868      	ldr	r0, [r5, #4]
 802015e:	4302      	orrs	r2, r0
 8020160:	606a      	str	r2, [r5, #4]
 8020162:	60de      	str	r6, [r3, #12]
 8020164:	6099      	str	r1, [r3, #8]
 8020166:	60b3      	str	r3, [r6, #8]
 8020168:	e7de      	b.n	8020128 <_free_r+0xe0>
 802016a:	2a14      	cmp	r2, #20
 802016c:	d801      	bhi.n	8020172 <_free_r+0x12a>
 802016e:	325b      	adds	r2, #91	; 0x5b
 8020170:	e7e9      	b.n	8020146 <_free_r+0xfe>
 8020172:	2a54      	cmp	r2, #84	; 0x54
 8020174:	d802      	bhi.n	802017c <_free_r+0x134>
 8020176:	0b02      	lsrs	r2, r0, #12
 8020178:	326e      	adds	r2, #110	; 0x6e
 802017a:	e7e4      	b.n	8020146 <_free_r+0xfe>
 802017c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8020180:	d802      	bhi.n	8020188 <_free_r+0x140>
 8020182:	0bc2      	lsrs	r2, r0, #15
 8020184:	3277      	adds	r2, #119	; 0x77
 8020186:	e7de      	b.n	8020146 <_free_r+0xfe>
 8020188:	f240 5154 	movw	r1, #1364	; 0x554
 802018c:	428a      	cmp	r2, r1
 802018e:	bf9a      	itte	ls
 8020190:	0c82      	lsrls	r2, r0, #18
 8020192:	327c      	addls	r2, #124	; 0x7c
 8020194:	227e      	movhi	r2, #126	; 0x7e
 8020196:	e7d6      	b.n	8020146 <_free_r+0xfe>
 8020198:	6889      	ldr	r1, [r1, #8]
 802019a:	428e      	cmp	r6, r1
 802019c:	d004      	beq.n	80201a8 <_free_r+0x160>
 802019e:	684a      	ldr	r2, [r1, #4]
 80201a0:	f022 0203 	bic.w	r2, r2, #3
 80201a4:	4290      	cmp	r0, r2
 80201a6:	d3f7      	bcc.n	8020198 <_free_r+0x150>
 80201a8:	68ce      	ldr	r6, [r1, #12]
 80201aa:	e7da      	b.n	8020162 <_free_r+0x11a>
 80201ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80201b0:	20020140 	.word	0x20020140
 80201b4:	2002054c 	.word	0x2002054c
 80201b8:	20020cf4 	.word	0x20020cf4
 80201bc:	20020148 	.word	0x20020148

080201c0 <_localeconv_r>:
 80201c0:	4b04      	ldr	r3, [pc, #16]	; (80201d4 <_localeconv_r+0x14>)
 80201c2:	681b      	ldr	r3, [r3, #0]
 80201c4:	6a18      	ldr	r0, [r3, #32]
 80201c6:	4b04      	ldr	r3, [pc, #16]	; (80201d8 <_localeconv_r+0x18>)
 80201c8:	2800      	cmp	r0, #0
 80201ca:	bf08      	it	eq
 80201cc:	4618      	moveq	r0, r3
 80201ce:	30f0      	adds	r0, #240	; 0xf0
 80201d0:	4770      	bx	lr
 80201d2:	bf00      	nop
 80201d4:	20020550 	.word	0x20020550
 80201d8:	20020644 	.word	0x20020644

080201dc <__retarget_lock_acquire_recursive>:
 80201dc:	4770      	bx	lr

080201de <__retarget_lock_release_recursive>:
 80201de:	4770      	bx	lr

080201e0 <_Balloc>:
 80201e0:	b570      	push	{r4, r5, r6, lr}
 80201e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80201e4:	4604      	mov	r4, r0
 80201e6:	460e      	mov	r6, r1
 80201e8:	b93d      	cbnz	r5, 80201fa <_Balloc+0x1a>
 80201ea:	2010      	movs	r0, #16
 80201ec:	f7fd fe08 	bl	801de00 <malloc>
 80201f0:	6260      	str	r0, [r4, #36]	; 0x24
 80201f2:	6045      	str	r5, [r0, #4]
 80201f4:	6085      	str	r5, [r0, #8]
 80201f6:	6005      	str	r5, [r0, #0]
 80201f8:	60c5      	str	r5, [r0, #12]
 80201fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80201fc:	68eb      	ldr	r3, [r5, #12]
 80201fe:	b183      	cbz	r3, 8020222 <_Balloc+0x42>
 8020200:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8020202:	68db      	ldr	r3, [r3, #12]
 8020204:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8020208:	b9b8      	cbnz	r0, 802023a <_Balloc+0x5a>
 802020a:	2101      	movs	r1, #1
 802020c:	fa01 f506 	lsl.w	r5, r1, r6
 8020210:	1d6a      	adds	r2, r5, #5
 8020212:	0092      	lsls	r2, r2, #2
 8020214:	4620      	mov	r0, r4
 8020216:	f000 fb2d 	bl	8020874 <_calloc_r>
 802021a:	b160      	cbz	r0, 8020236 <_Balloc+0x56>
 802021c:	6046      	str	r6, [r0, #4]
 802021e:	6085      	str	r5, [r0, #8]
 8020220:	e00e      	b.n	8020240 <_Balloc+0x60>
 8020222:	2221      	movs	r2, #33	; 0x21
 8020224:	2104      	movs	r1, #4
 8020226:	4620      	mov	r0, r4
 8020228:	f000 fb24 	bl	8020874 <_calloc_r>
 802022c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802022e:	60e8      	str	r0, [r5, #12]
 8020230:	68db      	ldr	r3, [r3, #12]
 8020232:	2b00      	cmp	r3, #0
 8020234:	d1e4      	bne.n	8020200 <_Balloc+0x20>
 8020236:	2000      	movs	r0, #0
 8020238:	bd70      	pop	{r4, r5, r6, pc}
 802023a:	6802      	ldr	r2, [r0, #0]
 802023c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8020240:	2300      	movs	r3, #0
 8020242:	6103      	str	r3, [r0, #16]
 8020244:	60c3      	str	r3, [r0, #12]
 8020246:	bd70      	pop	{r4, r5, r6, pc}

08020248 <_Bfree>:
 8020248:	b570      	push	{r4, r5, r6, lr}
 802024a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 802024c:	4606      	mov	r6, r0
 802024e:	460d      	mov	r5, r1
 8020250:	b93c      	cbnz	r4, 8020262 <_Bfree+0x1a>
 8020252:	2010      	movs	r0, #16
 8020254:	f7fd fdd4 	bl	801de00 <malloc>
 8020258:	6270      	str	r0, [r6, #36]	; 0x24
 802025a:	6044      	str	r4, [r0, #4]
 802025c:	6084      	str	r4, [r0, #8]
 802025e:	6004      	str	r4, [r0, #0]
 8020260:	60c4      	str	r4, [r0, #12]
 8020262:	b13d      	cbz	r5, 8020274 <_Bfree+0x2c>
 8020264:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8020266:	686a      	ldr	r2, [r5, #4]
 8020268:	68db      	ldr	r3, [r3, #12]
 802026a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802026e:	6029      	str	r1, [r5, #0]
 8020270:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8020274:	bd70      	pop	{r4, r5, r6, pc}

08020276 <__multadd>:
 8020276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802027a:	690d      	ldr	r5, [r1, #16]
 802027c:	461f      	mov	r7, r3
 802027e:	4606      	mov	r6, r0
 8020280:	460c      	mov	r4, r1
 8020282:	f101 0e14 	add.w	lr, r1, #20
 8020286:	2300      	movs	r3, #0
 8020288:	f8de 0000 	ldr.w	r0, [lr]
 802028c:	b281      	uxth	r1, r0
 802028e:	fb02 7101 	mla	r1, r2, r1, r7
 8020292:	0c0f      	lsrs	r7, r1, #16
 8020294:	0c00      	lsrs	r0, r0, #16
 8020296:	fb02 7000 	mla	r0, r2, r0, r7
 802029a:	b289      	uxth	r1, r1
 802029c:	3301      	adds	r3, #1
 802029e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80202a2:	429d      	cmp	r5, r3
 80202a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80202a8:	f84e 1b04 	str.w	r1, [lr], #4
 80202ac:	dcec      	bgt.n	8020288 <__multadd+0x12>
 80202ae:	b1d7      	cbz	r7, 80202e6 <__multadd+0x70>
 80202b0:	68a3      	ldr	r3, [r4, #8]
 80202b2:	429d      	cmp	r5, r3
 80202b4:	db12      	blt.n	80202dc <__multadd+0x66>
 80202b6:	6861      	ldr	r1, [r4, #4]
 80202b8:	4630      	mov	r0, r6
 80202ba:	3101      	adds	r1, #1
 80202bc:	f7ff ff90 	bl	80201e0 <_Balloc>
 80202c0:	6922      	ldr	r2, [r4, #16]
 80202c2:	3202      	adds	r2, #2
 80202c4:	f104 010c 	add.w	r1, r4, #12
 80202c8:	4680      	mov	r8, r0
 80202ca:	0092      	lsls	r2, r2, #2
 80202cc:	300c      	adds	r0, #12
 80202ce:	f7fd ffb5 	bl	801e23c <memcpy>
 80202d2:	4621      	mov	r1, r4
 80202d4:	4630      	mov	r0, r6
 80202d6:	f7ff ffb7 	bl	8020248 <_Bfree>
 80202da:	4644      	mov	r4, r8
 80202dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80202e0:	3501      	adds	r5, #1
 80202e2:	615f      	str	r7, [r3, #20]
 80202e4:	6125      	str	r5, [r4, #16]
 80202e6:	4620      	mov	r0, r4
 80202e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080202ec <__hi0bits>:
 80202ec:	0c02      	lsrs	r2, r0, #16
 80202ee:	0412      	lsls	r2, r2, #16
 80202f0:	4603      	mov	r3, r0
 80202f2:	b9b2      	cbnz	r2, 8020322 <__hi0bits+0x36>
 80202f4:	0403      	lsls	r3, r0, #16
 80202f6:	2010      	movs	r0, #16
 80202f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80202fc:	bf04      	itt	eq
 80202fe:	021b      	lsleq	r3, r3, #8
 8020300:	3008      	addeq	r0, #8
 8020302:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8020306:	bf04      	itt	eq
 8020308:	011b      	lsleq	r3, r3, #4
 802030a:	3004      	addeq	r0, #4
 802030c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8020310:	bf04      	itt	eq
 8020312:	009b      	lsleq	r3, r3, #2
 8020314:	3002      	addeq	r0, #2
 8020316:	2b00      	cmp	r3, #0
 8020318:	db06      	blt.n	8020328 <__hi0bits+0x3c>
 802031a:	005b      	lsls	r3, r3, #1
 802031c:	d503      	bpl.n	8020326 <__hi0bits+0x3a>
 802031e:	3001      	adds	r0, #1
 8020320:	4770      	bx	lr
 8020322:	2000      	movs	r0, #0
 8020324:	e7e8      	b.n	80202f8 <__hi0bits+0xc>
 8020326:	2020      	movs	r0, #32
 8020328:	4770      	bx	lr

0802032a <__lo0bits>:
 802032a:	6803      	ldr	r3, [r0, #0]
 802032c:	f013 0207 	ands.w	r2, r3, #7
 8020330:	4601      	mov	r1, r0
 8020332:	d00b      	beq.n	802034c <__lo0bits+0x22>
 8020334:	07da      	lsls	r2, r3, #31
 8020336:	d423      	bmi.n	8020380 <__lo0bits+0x56>
 8020338:	0798      	lsls	r0, r3, #30
 802033a:	bf49      	itett	mi
 802033c:	085b      	lsrmi	r3, r3, #1
 802033e:	089b      	lsrpl	r3, r3, #2
 8020340:	2001      	movmi	r0, #1
 8020342:	600b      	strmi	r3, [r1, #0]
 8020344:	bf5c      	itt	pl
 8020346:	600b      	strpl	r3, [r1, #0]
 8020348:	2002      	movpl	r0, #2
 802034a:	4770      	bx	lr
 802034c:	b298      	uxth	r0, r3
 802034e:	b9a8      	cbnz	r0, 802037c <__lo0bits+0x52>
 8020350:	0c1b      	lsrs	r3, r3, #16
 8020352:	2010      	movs	r0, #16
 8020354:	f013 0fff 	tst.w	r3, #255	; 0xff
 8020358:	bf04      	itt	eq
 802035a:	0a1b      	lsreq	r3, r3, #8
 802035c:	3008      	addeq	r0, #8
 802035e:	071a      	lsls	r2, r3, #28
 8020360:	bf04      	itt	eq
 8020362:	091b      	lsreq	r3, r3, #4
 8020364:	3004      	addeq	r0, #4
 8020366:	079a      	lsls	r2, r3, #30
 8020368:	bf04      	itt	eq
 802036a:	089b      	lsreq	r3, r3, #2
 802036c:	3002      	addeq	r0, #2
 802036e:	07da      	lsls	r2, r3, #31
 8020370:	d402      	bmi.n	8020378 <__lo0bits+0x4e>
 8020372:	085b      	lsrs	r3, r3, #1
 8020374:	d006      	beq.n	8020384 <__lo0bits+0x5a>
 8020376:	3001      	adds	r0, #1
 8020378:	600b      	str	r3, [r1, #0]
 802037a:	4770      	bx	lr
 802037c:	4610      	mov	r0, r2
 802037e:	e7e9      	b.n	8020354 <__lo0bits+0x2a>
 8020380:	2000      	movs	r0, #0
 8020382:	4770      	bx	lr
 8020384:	2020      	movs	r0, #32
 8020386:	4770      	bx	lr

08020388 <__i2b>:
 8020388:	b510      	push	{r4, lr}
 802038a:	460c      	mov	r4, r1
 802038c:	2101      	movs	r1, #1
 802038e:	f7ff ff27 	bl	80201e0 <_Balloc>
 8020392:	2201      	movs	r2, #1
 8020394:	6144      	str	r4, [r0, #20]
 8020396:	6102      	str	r2, [r0, #16]
 8020398:	bd10      	pop	{r4, pc}

0802039a <__multiply>:
 802039a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802039e:	4614      	mov	r4, r2
 80203a0:	690a      	ldr	r2, [r1, #16]
 80203a2:	6923      	ldr	r3, [r4, #16]
 80203a4:	429a      	cmp	r2, r3
 80203a6:	bfb8      	it	lt
 80203a8:	460b      	movlt	r3, r1
 80203aa:	4689      	mov	r9, r1
 80203ac:	bfbc      	itt	lt
 80203ae:	46a1      	movlt	r9, r4
 80203b0:	461c      	movlt	r4, r3
 80203b2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80203b6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80203ba:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80203be:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80203c2:	eb07 060a 	add.w	r6, r7, sl
 80203c6:	429e      	cmp	r6, r3
 80203c8:	bfc8      	it	gt
 80203ca:	3101      	addgt	r1, #1
 80203cc:	f7ff ff08 	bl	80201e0 <_Balloc>
 80203d0:	f100 0514 	add.w	r5, r0, #20
 80203d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80203d8:	462b      	mov	r3, r5
 80203da:	2200      	movs	r2, #0
 80203dc:	4543      	cmp	r3, r8
 80203de:	d316      	bcc.n	802040e <__multiply+0x74>
 80203e0:	f104 0214 	add.w	r2, r4, #20
 80203e4:	f109 0114 	add.w	r1, r9, #20
 80203e8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80203ec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80203f0:	9301      	str	r3, [sp, #4]
 80203f2:	9c01      	ldr	r4, [sp, #4]
 80203f4:	4294      	cmp	r4, r2
 80203f6:	4613      	mov	r3, r2
 80203f8:	d80c      	bhi.n	8020414 <__multiply+0x7a>
 80203fa:	2e00      	cmp	r6, #0
 80203fc:	dd03      	ble.n	8020406 <__multiply+0x6c>
 80203fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8020402:	2b00      	cmp	r3, #0
 8020404:	d054      	beq.n	80204b0 <__multiply+0x116>
 8020406:	6106      	str	r6, [r0, #16]
 8020408:	b003      	add	sp, #12
 802040a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802040e:	f843 2b04 	str.w	r2, [r3], #4
 8020412:	e7e3      	b.n	80203dc <__multiply+0x42>
 8020414:	f8b3 a000 	ldrh.w	sl, [r3]
 8020418:	3204      	adds	r2, #4
 802041a:	f1ba 0f00 	cmp.w	sl, #0
 802041e:	d020      	beq.n	8020462 <__multiply+0xc8>
 8020420:	46ae      	mov	lr, r5
 8020422:	4689      	mov	r9, r1
 8020424:	f04f 0c00 	mov.w	ip, #0
 8020428:	f859 4b04 	ldr.w	r4, [r9], #4
 802042c:	f8be b000 	ldrh.w	fp, [lr]
 8020430:	b2a3      	uxth	r3, r4
 8020432:	fb0a b303 	mla	r3, sl, r3, fp
 8020436:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 802043a:	f8de 4000 	ldr.w	r4, [lr]
 802043e:	4463      	add	r3, ip
 8020440:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8020444:	fb0a c40b 	mla	r4, sl, fp, ip
 8020448:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 802044c:	b29b      	uxth	r3, r3
 802044e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8020452:	454f      	cmp	r7, r9
 8020454:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8020458:	f84e 3b04 	str.w	r3, [lr], #4
 802045c:	d8e4      	bhi.n	8020428 <__multiply+0x8e>
 802045e:	f8ce c000 	str.w	ip, [lr]
 8020462:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8020466:	f1b9 0f00 	cmp.w	r9, #0
 802046a:	d01f      	beq.n	80204ac <__multiply+0x112>
 802046c:	682b      	ldr	r3, [r5, #0]
 802046e:	46ae      	mov	lr, r5
 8020470:	468c      	mov	ip, r1
 8020472:	f04f 0a00 	mov.w	sl, #0
 8020476:	f8bc 4000 	ldrh.w	r4, [ip]
 802047a:	f8be b002 	ldrh.w	fp, [lr, #2]
 802047e:	fb09 b404 	mla	r4, r9, r4, fp
 8020482:	44a2      	add	sl, r4
 8020484:	b29b      	uxth	r3, r3
 8020486:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 802048a:	f84e 3b04 	str.w	r3, [lr], #4
 802048e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8020492:	f8be 4000 	ldrh.w	r4, [lr]
 8020496:	0c1b      	lsrs	r3, r3, #16
 8020498:	fb09 4303 	mla	r3, r9, r3, r4
 802049c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80204a0:	4567      	cmp	r7, ip
 80204a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80204a6:	d8e6      	bhi.n	8020476 <__multiply+0xdc>
 80204a8:	f8ce 3000 	str.w	r3, [lr]
 80204ac:	3504      	adds	r5, #4
 80204ae:	e7a0      	b.n	80203f2 <__multiply+0x58>
 80204b0:	3e01      	subs	r6, #1
 80204b2:	e7a2      	b.n	80203fa <__multiply+0x60>

080204b4 <__pow5mult>:
 80204b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80204b8:	4615      	mov	r5, r2
 80204ba:	f012 0203 	ands.w	r2, r2, #3
 80204be:	4606      	mov	r6, r0
 80204c0:	460f      	mov	r7, r1
 80204c2:	d007      	beq.n	80204d4 <__pow5mult+0x20>
 80204c4:	3a01      	subs	r2, #1
 80204c6:	4c21      	ldr	r4, [pc, #132]	; (802054c <__pow5mult+0x98>)
 80204c8:	2300      	movs	r3, #0
 80204ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80204ce:	f7ff fed2 	bl	8020276 <__multadd>
 80204d2:	4607      	mov	r7, r0
 80204d4:	10ad      	asrs	r5, r5, #2
 80204d6:	d035      	beq.n	8020544 <__pow5mult+0x90>
 80204d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80204da:	b93c      	cbnz	r4, 80204ec <__pow5mult+0x38>
 80204dc:	2010      	movs	r0, #16
 80204de:	f7fd fc8f 	bl	801de00 <malloc>
 80204e2:	6270      	str	r0, [r6, #36]	; 0x24
 80204e4:	6044      	str	r4, [r0, #4]
 80204e6:	6084      	str	r4, [r0, #8]
 80204e8:	6004      	str	r4, [r0, #0]
 80204ea:	60c4      	str	r4, [r0, #12]
 80204ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80204f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80204f4:	b94c      	cbnz	r4, 802050a <__pow5mult+0x56>
 80204f6:	f240 2171 	movw	r1, #625	; 0x271
 80204fa:	4630      	mov	r0, r6
 80204fc:	f7ff ff44 	bl	8020388 <__i2b>
 8020500:	2300      	movs	r3, #0
 8020502:	f8c8 0008 	str.w	r0, [r8, #8]
 8020506:	4604      	mov	r4, r0
 8020508:	6003      	str	r3, [r0, #0]
 802050a:	f04f 0800 	mov.w	r8, #0
 802050e:	07eb      	lsls	r3, r5, #31
 8020510:	d50a      	bpl.n	8020528 <__pow5mult+0x74>
 8020512:	4639      	mov	r1, r7
 8020514:	4622      	mov	r2, r4
 8020516:	4630      	mov	r0, r6
 8020518:	f7ff ff3f 	bl	802039a <__multiply>
 802051c:	4639      	mov	r1, r7
 802051e:	4681      	mov	r9, r0
 8020520:	4630      	mov	r0, r6
 8020522:	f7ff fe91 	bl	8020248 <_Bfree>
 8020526:	464f      	mov	r7, r9
 8020528:	106d      	asrs	r5, r5, #1
 802052a:	d00b      	beq.n	8020544 <__pow5mult+0x90>
 802052c:	6820      	ldr	r0, [r4, #0]
 802052e:	b938      	cbnz	r0, 8020540 <__pow5mult+0x8c>
 8020530:	4622      	mov	r2, r4
 8020532:	4621      	mov	r1, r4
 8020534:	4630      	mov	r0, r6
 8020536:	f7ff ff30 	bl	802039a <__multiply>
 802053a:	6020      	str	r0, [r4, #0]
 802053c:	f8c0 8000 	str.w	r8, [r0]
 8020540:	4604      	mov	r4, r0
 8020542:	e7e4      	b.n	802050e <__pow5mult+0x5a>
 8020544:	4638      	mov	r0, r7
 8020546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802054a:	bf00      	nop
 802054c:	08025340 	.word	0x08025340

08020550 <__lshift>:
 8020550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020554:	460c      	mov	r4, r1
 8020556:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802055a:	6923      	ldr	r3, [r4, #16]
 802055c:	6849      	ldr	r1, [r1, #4]
 802055e:	eb0a 0903 	add.w	r9, sl, r3
 8020562:	68a3      	ldr	r3, [r4, #8]
 8020564:	4607      	mov	r7, r0
 8020566:	4616      	mov	r6, r2
 8020568:	f109 0501 	add.w	r5, r9, #1
 802056c:	42ab      	cmp	r3, r5
 802056e:	db31      	blt.n	80205d4 <__lshift+0x84>
 8020570:	4638      	mov	r0, r7
 8020572:	f7ff fe35 	bl	80201e0 <_Balloc>
 8020576:	2200      	movs	r2, #0
 8020578:	4680      	mov	r8, r0
 802057a:	f100 0314 	add.w	r3, r0, #20
 802057e:	4611      	mov	r1, r2
 8020580:	4552      	cmp	r2, sl
 8020582:	db2a      	blt.n	80205da <__lshift+0x8a>
 8020584:	6920      	ldr	r0, [r4, #16]
 8020586:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802058a:	f104 0114 	add.w	r1, r4, #20
 802058e:	f016 021f 	ands.w	r2, r6, #31
 8020592:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8020596:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 802059a:	d022      	beq.n	80205e2 <__lshift+0x92>
 802059c:	f1c2 0c20 	rsb	ip, r2, #32
 80205a0:	2000      	movs	r0, #0
 80205a2:	680e      	ldr	r6, [r1, #0]
 80205a4:	4096      	lsls	r6, r2
 80205a6:	4330      	orrs	r0, r6
 80205a8:	f843 0b04 	str.w	r0, [r3], #4
 80205ac:	f851 0b04 	ldr.w	r0, [r1], #4
 80205b0:	458e      	cmp	lr, r1
 80205b2:	fa20 f00c 	lsr.w	r0, r0, ip
 80205b6:	d8f4      	bhi.n	80205a2 <__lshift+0x52>
 80205b8:	6018      	str	r0, [r3, #0]
 80205ba:	b108      	cbz	r0, 80205c0 <__lshift+0x70>
 80205bc:	f109 0502 	add.w	r5, r9, #2
 80205c0:	3d01      	subs	r5, #1
 80205c2:	4638      	mov	r0, r7
 80205c4:	f8c8 5010 	str.w	r5, [r8, #16]
 80205c8:	4621      	mov	r1, r4
 80205ca:	f7ff fe3d 	bl	8020248 <_Bfree>
 80205ce:	4640      	mov	r0, r8
 80205d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80205d4:	3101      	adds	r1, #1
 80205d6:	005b      	lsls	r3, r3, #1
 80205d8:	e7c8      	b.n	802056c <__lshift+0x1c>
 80205da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80205de:	3201      	adds	r2, #1
 80205e0:	e7ce      	b.n	8020580 <__lshift+0x30>
 80205e2:	3b04      	subs	r3, #4
 80205e4:	f851 2b04 	ldr.w	r2, [r1], #4
 80205e8:	f843 2f04 	str.w	r2, [r3, #4]!
 80205ec:	458e      	cmp	lr, r1
 80205ee:	d8f9      	bhi.n	80205e4 <__lshift+0x94>
 80205f0:	e7e6      	b.n	80205c0 <__lshift+0x70>

080205f2 <__mcmp>:
 80205f2:	6903      	ldr	r3, [r0, #16]
 80205f4:	690a      	ldr	r2, [r1, #16]
 80205f6:	1a9b      	subs	r3, r3, r2
 80205f8:	b530      	push	{r4, r5, lr}
 80205fa:	d10c      	bne.n	8020616 <__mcmp+0x24>
 80205fc:	0092      	lsls	r2, r2, #2
 80205fe:	3014      	adds	r0, #20
 8020600:	3114      	adds	r1, #20
 8020602:	1884      	adds	r4, r0, r2
 8020604:	4411      	add	r1, r2
 8020606:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 802060a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802060e:	4295      	cmp	r5, r2
 8020610:	d003      	beq.n	802061a <__mcmp+0x28>
 8020612:	d305      	bcc.n	8020620 <__mcmp+0x2e>
 8020614:	2301      	movs	r3, #1
 8020616:	4618      	mov	r0, r3
 8020618:	bd30      	pop	{r4, r5, pc}
 802061a:	42a0      	cmp	r0, r4
 802061c:	d3f3      	bcc.n	8020606 <__mcmp+0x14>
 802061e:	e7fa      	b.n	8020616 <__mcmp+0x24>
 8020620:	f04f 33ff 	mov.w	r3, #4294967295
 8020624:	e7f7      	b.n	8020616 <__mcmp+0x24>

08020626 <__mdiff>:
 8020626:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802062a:	460d      	mov	r5, r1
 802062c:	4607      	mov	r7, r0
 802062e:	4611      	mov	r1, r2
 8020630:	4628      	mov	r0, r5
 8020632:	4614      	mov	r4, r2
 8020634:	f7ff ffdd 	bl	80205f2 <__mcmp>
 8020638:	1e06      	subs	r6, r0, #0
 802063a:	d108      	bne.n	802064e <__mdiff+0x28>
 802063c:	4631      	mov	r1, r6
 802063e:	4638      	mov	r0, r7
 8020640:	f7ff fdce 	bl	80201e0 <_Balloc>
 8020644:	2301      	movs	r3, #1
 8020646:	6103      	str	r3, [r0, #16]
 8020648:	6146      	str	r6, [r0, #20]
 802064a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802064e:	bfa4      	itt	ge
 8020650:	4623      	movge	r3, r4
 8020652:	462c      	movge	r4, r5
 8020654:	4638      	mov	r0, r7
 8020656:	6861      	ldr	r1, [r4, #4]
 8020658:	bfa6      	itte	ge
 802065a:	461d      	movge	r5, r3
 802065c:	2600      	movge	r6, #0
 802065e:	2601      	movlt	r6, #1
 8020660:	f7ff fdbe 	bl	80201e0 <_Balloc>
 8020664:	692b      	ldr	r3, [r5, #16]
 8020666:	60c6      	str	r6, [r0, #12]
 8020668:	6926      	ldr	r6, [r4, #16]
 802066a:	f105 0914 	add.w	r9, r5, #20
 802066e:	f104 0214 	add.w	r2, r4, #20
 8020672:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8020676:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 802067a:	f100 0514 	add.w	r5, r0, #20
 802067e:	f04f 0c00 	mov.w	ip, #0
 8020682:	f852 ab04 	ldr.w	sl, [r2], #4
 8020686:	f859 4b04 	ldr.w	r4, [r9], #4
 802068a:	fa1c f18a 	uxtah	r1, ip, sl
 802068e:	b2a3      	uxth	r3, r4
 8020690:	1ac9      	subs	r1, r1, r3
 8020692:	0c23      	lsrs	r3, r4, #16
 8020694:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8020698:	eb03 4321 	add.w	r3, r3, r1, asr #16
 802069c:	b289      	uxth	r1, r1
 802069e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80206a2:	45c8      	cmp	r8, r9
 80206a4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80206a8:	4696      	mov	lr, r2
 80206aa:	f845 3b04 	str.w	r3, [r5], #4
 80206ae:	d8e8      	bhi.n	8020682 <__mdiff+0x5c>
 80206b0:	45be      	cmp	lr, r7
 80206b2:	d305      	bcc.n	80206c0 <__mdiff+0x9a>
 80206b4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80206b8:	b18b      	cbz	r3, 80206de <__mdiff+0xb8>
 80206ba:	6106      	str	r6, [r0, #16]
 80206bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80206c0:	f85e 1b04 	ldr.w	r1, [lr], #4
 80206c4:	fa1c f381 	uxtah	r3, ip, r1
 80206c8:	141a      	asrs	r2, r3, #16
 80206ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80206ce:	b29b      	uxth	r3, r3
 80206d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80206d4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80206d8:	f845 3b04 	str.w	r3, [r5], #4
 80206dc:	e7e8      	b.n	80206b0 <__mdiff+0x8a>
 80206de:	3e01      	subs	r6, #1
 80206e0:	e7e8      	b.n	80206b4 <__mdiff+0x8e>

080206e2 <__d2b>:
 80206e2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80206e6:	460e      	mov	r6, r1
 80206e8:	2101      	movs	r1, #1
 80206ea:	ec59 8b10 	vmov	r8, r9, d0
 80206ee:	4615      	mov	r5, r2
 80206f0:	f7ff fd76 	bl	80201e0 <_Balloc>
 80206f4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80206f8:	4607      	mov	r7, r0
 80206fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80206fe:	bb34      	cbnz	r4, 802074e <__d2b+0x6c>
 8020700:	9301      	str	r3, [sp, #4]
 8020702:	f1b8 0f00 	cmp.w	r8, #0
 8020706:	d027      	beq.n	8020758 <__d2b+0x76>
 8020708:	a802      	add	r0, sp, #8
 802070a:	f840 8d08 	str.w	r8, [r0, #-8]!
 802070e:	f7ff fe0c 	bl	802032a <__lo0bits>
 8020712:	9900      	ldr	r1, [sp, #0]
 8020714:	b1f0      	cbz	r0, 8020754 <__d2b+0x72>
 8020716:	9a01      	ldr	r2, [sp, #4]
 8020718:	f1c0 0320 	rsb	r3, r0, #32
 802071c:	fa02 f303 	lsl.w	r3, r2, r3
 8020720:	430b      	orrs	r3, r1
 8020722:	40c2      	lsrs	r2, r0
 8020724:	617b      	str	r3, [r7, #20]
 8020726:	9201      	str	r2, [sp, #4]
 8020728:	9b01      	ldr	r3, [sp, #4]
 802072a:	61bb      	str	r3, [r7, #24]
 802072c:	2b00      	cmp	r3, #0
 802072e:	bf14      	ite	ne
 8020730:	2102      	movne	r1, #2
 8020732:	2101      	moveq	r1, #1
 8020734:	6139      	str	r1, [r7, #16]
 8020736:	b1c4      	cbz	r4, 802076a <__d2b+0x88>
 8020738:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 802073c:	4404      	add	r4, r0
 802073e:	6034      	str	r4, [r6, #0]
 8020740:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8020744:	6028      	str	r0, [r5, #0]
 8020746:	4638      	mov	r0, r7
 8020748:	b003      	add	sp, #12
 802074a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802074e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8020752:	e7d5      	b.n	8020700 <__d2b+0x1e>
 8020754:	6179      	str	r1, [r7, #20]
 8020756:	e7e7      	b.n	8020728 <__d2b+0x46>
 8020758:	a801      	add	r0, sp, #4
 802075a:	f7ff fde6 	bl	802032a <__lo0bits>
 802075e:	9b01      	ldr	r3, [sp, #4]
 8020760:	617b      	str	r3, [r7, #20]
 8020762:	2101      	movs	r1, #1
 8020764:	6139      	str	r1, [r7, #16]
 8020766:	3020      	adds	r0, #32
 8020768:	e7e5      	b.n	8020736 <__d2b+0x54>
 802076a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 802076e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8020772:	6030      	str	r0, [r6, #0]
 8020774:	6918      	ldr	r0, [r3, #16]
 8020776:	f7ff fdb9 	bl	80202ec <__hi0bits>
 802077a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 802077e:	e7e1      	b.n	8020744 <__d2b+0x62>

08020780 <__ssprint_r>:
 8020780:	6893      	ldr	r3, [r2, #8]
 8020782:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020786:	4681      	mov	r9, r0
 8020788:	460c      	mov	r4, r1
 802078a:	4617      	mov	r7, r2
 802078c:	2b00      	cmp	r3, #0
 802078e:	d060      	beq.n	8020852 <__ssprint_r+0xd2>
 8020790:	f04f 0b00 	mov.w	fp, #0
 8020794:	f8d2 a000 	ldr.w	sl, [r2]
 8020798:	465e      	mov	r6, fp
 802079a:	b356      	cbz	r6, 80207f2 <__ssprint_r+0x72>
 802079c:	68a3      	ldr	r3, [r4, #8]
 802079e:	429e      	cmp	r6, r3
 80207a0:	d344      	bcc.n	802082c <__ssprint_r+0xac>
 80207a2:	89a2      	ldrh	r2, [r4, #12]
 80207a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80207a8:	d03e      	beq.n	8020828 <__ssprint_r+0xa8>
 80207aa:	6825      	ldr	r5, [r4, #0]
 80207ac:	6921      	ldr	r1, [r4, #16]
 80207ae:	eba5 0801 	sub.w	r8, r5, r1
 80207b2:	6965      	ldr	r5, [r4, #20]
 80207b4:	2302      	movs	r3, #2
 80207b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80207ba:	fb95 f5f3 	sdiv	r5, r5, r3
 80207be:	f108 0301 	add.w	r3, r8, #1
 80207c2:	4433      	add	r3, r6
 80207c4:	429d      	cmp	r5, r3
 80207c6:	bf38      	it	cc
 80207c8:	461d      	movcc	r5, r3
 80207ca:	0553      	lsls	r3, r2, #21
 80207cc:	d546      	bpl.n	802085c <__ssprint_r+0xdc>
 80207ce:	4629      	mov	r1, r5
 80207d0:	4648      	mov	r0, r9
 80207d2:	f7fd fb25 	bl	801de20 <_malloc_r>
 80207d6:	b998      	cbnz	r0, 8020800 <__ssprint_r+0x80>
 80207d8:	230c      	movs	r3, #12
 80207da:	f8c9 3000 	str.w	r3, [r9]
 80207de:	89a3      	ldrh	r3, [r4, #12]
 80207e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80207e4:	81a3      	strh	r3, [r4, #12]
 80207e6:	2300      	movs	r3, #0
 80207e8:	60bb      	str	r3, [r7, #8]
 80207ea:	607b      	str	r3, [r7, #4]
 80207ec:	f04f 30ff 	mov.w	r0, #4294967295
 80207f0:	e031      	b.n	8020856 <__ssprint_r+0xd6>
 80207f2:	f8da b000 	ldr.w	fp, [sl]
 80207f6:	f8da 6004 	ldr.w	r6, [sl, #4]
 80207fa:	f10a 0a08 	add.w	sl, sl, #8
 80207fe:	e7cc      	b.n	802079a <__ssprint_r+0x1a>
 8020800:	4642      	mov	r2, r8
 8020802:	6921      	ldr	r1, [r4, #16]
 8020804:	9001      	str	r0, [sp, #4]
 8020806:	f7fd fd19 	bl	801e23c <memcpy>
 802080a:	89a2      	ldrh	r2, [r4, #12]
 802080c:	9b01      	ldr	r3, [sp, #4]
 802080e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8020812:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8020816:	81a2      	strh	r2, [r4, #12]
 8020818:	6123      	str	r3, [r4, #16]
 802081a:	6165      	str	r5, [r4, #20]
 802081c:	4443      	add	r3, r8
 802081e:	eba5 0508 	sub.w	r5, r5, r8
 8020822:	6023      	str	r3, [r4, #0]
 8020824:	60a5      	str	r5, [r4, #8]
 8020826:	4633      	mov	r3, r6
 8020828:	429e      	cmp	r6, r3
 802082a:	d200      	bcs.n	802082e <__ssprint_r+0xae>
 802082c:	4633      	mov	r3, r6
 802082e:	461a      	mov	r2, r3
 8020830:	4659      	mov	r1, fp
 8020832:	6820      	ldr	r0, [r4, #0]
 8020834:	9301      	str	r3, [sp, #4]
 8020836:	f000 f85c 	bl	80208f2 <memmove>
 802083a:	68a2      	ldr	r2, [r4, #8]
 802083c:	9b01      	ldr	r3, [sp, #4]
 802083e:	1ad2      	subs	r2, r2, r3
 8020840:	60a2      	str	r2, [r4, #8]
 8020842:	6822      	ldr	r2, [r4, #0]
 8020844:	4413      	add	r3, r2
 8020846:	6023      	str	r3, [r4, #0]
 8020848:	68bb      	ldr	r3, [r7, #8]
 802084a:	1b9e      	subs	r6, r3, r6
 802084c:	60be      	str	r6, [r7, #8]
 802084e:	2e00      	cmp	r6, #0
 8020850:	d1cf      	bne.n	80207f2 <__ssprint_r+0x72>
 8020852:	2000      	movs	r0, #0
 8020854:	6078      	str	r0, [r7, #4]
 8020856:	b003      	add	sp, #12
 8020858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802085c:	462a      	mov	r2, r5
 802085e:	4648      	mov	r0, r9
 8020860:	f000 f862 	bl	8020928 <_realloc_r>
 8020864:	4603      	mov	r3, r0
 8020866:	2800      	cmp	r0, #0
 8020868:	d1d6      	bne.n	8020818 <__ssprint_r+0x98>
 802086a:	6921      	ldr	r1, [r4, #16]
 802086c:	4648      	mov	r0, r9
 802086e:	f7ff fbeb 	bl	8020048 <_free_r>
 8020872:	e7b1      	b.n	80207d8 <__ssprint_r+0x58>

08020874 <_calloc_r>:
 8020874:	b510      	push	{r4, lr}
 8020876:	4351      	muls	r1, r2
 8020878:	f7fd fad2 	bl	801de20 <_malloc_r>
 802087c:	4604      	mov	r4, r0
 802087e:	b198      	cbz	r0, 80208a8 <_calloc_r+0x34>
 8020880:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8020884:	f022 0203 	bic.w	r2, r2, #3
 8020888:	3a04      	subs	r2, #4
 802088a:	2a24      	cmp	r2, #36	; 0x24
 802088c:	d81b      	bhi.n	80208c6 <_calloc_r+0x52>
 802088e:	2a13      	cmp	r2, #19
 8020890:	d917      	bls.n	80208c2 <_calloc_r+0x4e>
 8020892:	2100      	movs	r1, #0
 8020894:	2a1b      	cmp	r2, #27
 8020896:	6001      	str	r1, [r0, #0]
 8020898:	6041      	str	r1, [r0, #4]
 802089a:	d807      	bhi.n	80208ac <_calloc_r+0x38>
 802089c:	f100 0308 	add.w	r3, r0, #8
 80208a0:	2200      	movs	r2, #0
 80208a2:	601a      	str	r2, [r3, #0]
 80208a4:	605a      	str	r2, [r3, #4]
 80208a6:	609a      	str	r2, [r3, #8]
 80208a8:	4620      	mov	r0, r4
 80208aa:	bd10      	pop	{r4, pc}
 80208ac:	2a24      	cmp	r2, #36	; 0x24
 80208ae:	6081      	str	r1, [r0, #8]
 80208b0:	60c1      	str	r1, [r0, #12]
 80208b2:	bf11      	iteee	ne
 80208b4:	f100 0310 	addne.w	r3, r0, #16
 80208b8:	6101      	streq	r1, [r0, #16]
 80208ba:	f100 0318 	addeq.w	r3, r0, #24
 80208be:	6141      	streq	r1, [r0, #20]
 80208c0:	e7ee      	b.n	80208a0 <_calloc_r+0x2c>
 80208c2:	4603      	mov	r3, r0
 80208c4:	e7ec      	b.n	80208a0 <_calloc_r+0x2c>
 80208c6:	2100      	movs	r1, #0
 80208c8:	f7fd fcc3 	bl	801e252 <memset>
 80208cc:	e7ec      	b.n	80208a8 <_calloc_r+0x34>

080208ce <__ascii_mbtowc>:
 80208ce:	b082      	sub	sp, #8
 80208d0:	b901      	cbnz	r1, 80208d4 <__ascii_mbtowc+0x6>
 80208d2:	a901      	add	r1, sp, #4
 80208d4:	b142      	cbz	r2, 80208e8 <__ascii_mbtowc+0x1a>
 80208d6:	b14b      	cbz	r3, 80208ec <__ascii_mbtowc+0x1e>
 80208d8:	7813      	ldrb	r3, [r2, #0]
 80208da:	600b      	str	r3, [r1, #0]
 80208dc:	7812      	ldrb	r2, [r2, #0]
 80208de:	1c10      	adds	r0, r2, #0
 80208e0:	bf18      	it	ne
 80208e2:	2001      	movne	r0, #1
 80208e4:	b002      	add	sp, #8
 80208e6:	4770      	bx	lr
 80208e8:	4610      	mov	r0, r2
 80208ea:	e7fb      	b.n	80208e4 <__ascii_mbtowc+0x16>
 80208ec:	f06f 0001 	mvn.w	r0, #1
 80208f0:	e7f8      	b.n	80208e4 <__ascii_mbtowc+0x16>

080208f2 <memmove>:
 80208f2:	4288      	cmp	r0, r1
 80208f4:	b510      	push	{r4, lr}
 80208f6:	eb01 0302 	add.w	r3, r1, r2
 80208fa:	d803      	bhi.n	8020904 <memmove+0x12>
 80208fc:	1e42      	subs	r2, r0, #1
 80208fe:	4299      	cmp	r1, r3
 8020900:	d10c      	bne.n	802091c <memmove+0x2a>
 8020902:	bd10      	pop	{r4, pc}
 8020904:	4298      	cmp	r0, r3
 8020906:	d2f9      	bcs.n	80208fc <memmove+0xa>
 8020908:	1881      	adds	r1, r0, r2
 802090a:	1ad2      	subs	r2, r2, r3
 802090c:	42d3      	cmn	r3, r2
 802090e:	d100      	bne.n	8020912 <memmove+0x20>
 8020910:	bd10      	pop	{r4, pc}
 8020912:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020916:	f801 4d01 	strb.w	r4, [r1, #-1]!
 802091a:	e7f7      	b.n	802090c <memmove+0x1a>
 802091c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020920:	f802 4f01 	strb.w	r4, [r2, #1]!
 8020924:	e7eb      	b.n	80208fe <memmove+0xc>
	...

08020928 <_realloc_r>:
 8020928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802092c:	4682      	mov	sl, r0
 802092e:	460c      	mov	r4, r1
 8020930:	b929      	cbnz	r1, 802093e <_realloc_r+0x16>
 8020932:	4611      	mov	r1, r2
 8020934:	b003      	add	sp, #12
 8020936:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802093a:	f7fd ba71 	b.w	801de20 <_malloc_r>
 802093e:	9201      	str	r2, [sp, #4]
 8020940:	f7fd fc90 	bl	801e264 <__malloc_lock>
 8020944:	9a01      	ldr	r2, [sp, #4]
 8020946:	f854 5c04 	ldr.w	r5, [r4, #-4]
 802094a:	f102 080b 	add.w	r8, r2, #11
 802094e:	f1b8 0f16 	cmp.w	r8, #22
 8020952:	f1a4 0908 	sub.w	r9, r4, #8
 8020956:	f025 0603 	bic.w	r6, r5, #3
 802095a:	d90a      	bls.n	8020972 <_realloc_r+0x4a>
 802095c:	f038 0807 	bics.w	r8, r8, #7
 8020960:	d509      	bpl.n	8020976 <_realloc_r+0x4e>
 8020962:	230c      	movs	r3, #12
 8020964:	f8ca 3000 	str.w	r3, [sl]
 8020968:	2700      	movs	r7, #0
 802096a:	4638      	mov	r0, r7
 802096c:	b003      	add	sp, #12
 802096e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020972:	f04f 0810 	mov.w	r8, #16
 8020976:	4590      	cmp	r8, r2
 8020978:	d3f3      	bcc.n	8020962 <_realloc_r+0x3a>
 802097a:	45b0      	cmp	r8, r6
 802097c:	f340 8145 	ble.w	8020c0a <_realloc_r+0x2e2>
 8020980:	4ba8      	ldr	r3, [pc, #672]	; (8020c24 <_realloc_r+0x2fc>)
 8020982:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8020986:	eb09 0106 	add.w	r1, r9, r6
 802098a:	4571      	cmp	r1, lr
 802098c:	469b      	mov	fp, r3
 802098e:	684b      	ldr	r3, [r1, #4]
 8020990:	d005      	beq.n	802099e <_realloc_r+0x76>
 8020992:	f023 0001 	bic.w	r0, r3, #1
 8020996:	4408      	add	r0, r1
 8020998:	6840      	ldr	r0, [r0, #4]
 802099a:	07c7      	lsls	r7, r0, #31
 802099c:	d447      	bmi.n	8020a2e <_realloc_r+0x106>
 802099e:	f023 0303 	bic.w	r3, r3, #3
 80209a2:	4571      	cmp	r1, lr
 80209a4:	eb06 0703 	add.w	r7, r6, r3
 80209a8:	d119      	bne.n	80209de <_realloc_r+0xb6>
 80209aa:	f108 0010 	add.w	r0, r8, #16
 80209ae:	4287      	cmp	r7, r0
 80209b0:	db3f      	blt.n	8020a32 <_realloc_r+0x10a>
 80209b2:	eb09 0308 	add.w	r3, r9, r8
 80209b6:	eba7 0708 	sub.w	r7, r7, r8
 80209ba:	f047 0701 	orr.w	r7, r7, #1
 80209be:	f8cb 3008 	str.w	r3, [fp, #8]
 80209c2:	605f      	str	r7, [r3, #4]
 80209c4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80209c8:	f003 0301 	and.w	r3, r3, #1
 80209cc:	ea43 0308 	orr.w	r3, r3, r8
 80209d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80209d4:	4650      	mov	r0, sl
 80209d6:	f7fd fc4b 	bl	801e270 <__malloc_unlock>
 80209da:	4627      	mov	r7, r4
 80209dc:	e7c5      	b.n	802096a <_realloc_r+0x42>
 80209de:	45b8      	cmp	r8, r7
 80209e0:	dc27      	bgt.n	8020a32 <_realloc_r+0x10a>
 80209e2:	68cb      	ldr	r3, [r1, #12]
 80209e4:	688a      	ldr	r2, [r1, #8]
 80209e6:	60d3      	str	r3, [r2, #12]
 80209e8:	609a      	str	r2, [r3, #8]
 80209ea:	eba7 0008 	sub.w	r0, r7, r8
 80209ee:	280f      	cmp	r0, #15
 80209f0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80209f4:	eb09 0207 	add.w	r2, r9, r7
 80209f8:	f240 8109 	bls.w	8020c0e <_realloc_r+0x2e6>
 80209fc:	eb09 0108 	add.w	r1, r9, r8
 8020a00:	f003 0301 	and.w	r3, r3, #1
 8020a04:	ea43 0308 	orr.w	r3, r3, r8
 8020a08:	f040 0001 	orr.w	r0, r0, #1
 8020a0c:	f8c9 3004 	str.w	r3, [r9, #4]
 8020a10:	6048      	str	r0, [r1, #4]
 8020a12:	6853      	ldr	r3, [r2, #4]
 8020a14:	f043 0301 	orr.w	r3, r3, #1
 8020a18:	6053      	str	r3, [r2, #4]
 8020a1a:	3108      	adds	r1, #8
 8020a1c:	4650      	mov	r0, sl
 8020a1e:	f7ff fb13 	bl	8020048 <_free_r>
 8020a22:	4650      	mov	r0, sl
 8020a24:	f7fd fc24 	bl	801e270 <__malloc_unlock>
 8020a28:	f109 0708 	add.w	r7, r9, #8
 8020a2c:	e79d      	b.n	802096a <_realloc_r+0x42>
 8020a2e:	2300      	movs	r3, #0
 8020a30:	4619      	mov	r1, r3
 8020a32:	07e8      	lsls	r0, r5, #31
 8020a34:	f100 8084 	bmi.w	8020b40 <_realloc_r+0x218>
 8020a38:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8020a3c:	eba9 0505 	sub.w	r5, r9, r5
 8020a40:	6868      	ldr	r0, [r5, #4]
 8020a42:	f020 0003 	bic.w	r0, r0, #3
 8020a46:	4430      	add	r0, r6
 8020a48:	2900      	cmp	r1, #0
 8020a4a:	d076      	beq.n	8020b3a <_realloc_r+0x212>
 8020a4c:	4571      	cmp	r1, lr
 8020a4e:	d150      	bne.n	8020af2 <_realloc_r+0x1ca>
 8020a50:	4403      	add	r3, r0
 8020a52:	f108 0110 	add.w	r1, r8, #16
 8020a56:	428b      	cmp	r3, r1
 8020a58:	db6f      	blt.n	8020b3a <_realloc_r+0x212>
 8020a5a:	462f      	mov	r7, r5
 8020a5c:	68ea      	ldr	r2, [r5, #12]
 8020a5e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8020a62:	60ca      	str	r2, [r1, #12]
 8020a64:	6091      	str	r1, [r2, #8]
 8020a66:	1f32      	subs	r2, r6, #4
 8020a68:	2a24      	cmp	r2, #36	; 0x24
 8020a6a:	d83b      	bhi.n	8020ae4 <_realloc_r+0x1bc>
 8020a6c:	2a13      	cmp	r2, #19
 8020a6e:	d936      	bls.n	8020ade <_realloc_r+0x1b6>
 8020a70:	6821      	ldr	r1, [r4, #0]
 8020a72:	60a9      	str	r1, [r5, #8]
 8020a74:	6861      	ldr	r1, [r4, #4]
 8020a76:	60e9      	str	r1, [r5, #12]
 8020a78:	2a1b      	cmp	r2, #27
 8020a7a:	d81c      	bhi.n	8020ab6 <_realloc_r+0x18e>
 8020a7c:	f105 0210 	add.w	r2, r5, #16
 8020a80:	f104 0108 	add.w	r1, r4, #8
 8020a84:	6808      	ldr	r0, [r1, #0]
 8020a86:	6010      	str	r0, [r2, #0]
 8020a88:	6848      	ldr	r0, [r1, #4]
 8020a8a:	6050      	str	r0, [r2, #4]
 8020a8c:	6889      	ldr	r1, [r1, #8]
 8020a8e:	6091      	str	r1, [r2, #8]
 8020a90:	eb05 0208 	add.w	r2, r5, r8
 8020a94:	eba3 0308 	sub.w	r3, r3, r8
 8020a98:	f043 0301 	orr.w	r3, r3, #1
 8020a9c:	f8cb 2008 	str.w	r2, [fp, #8]
 8020aa0:	6053      	str	r3, [r2, #4]
 8020aa2:	686b      	ldr	r3, [r5, #4]
 8020aa4:	f003 0301 	and.w	r3, r3, #1
 8020aa8:	ea43 0308 	orr.w	r3, r3, r8
 8020aac:	606b      	str	r3, [r5, #4]
 8020aae:	4650      	mov	r0, sl
 8020ab0:	f7fd fbde 	bl	801e270 <__malloc_unlock>
 8020ab4:	e759      	b.n	802096a <_realloc_r+0x42>
 8020ab6:	68a1      	ldr	r1, [r4, #8]
 8020ab8:	6129      	str	r1, [r5, #16]
 8020aba:	68e1      	ldr	r1, [r4, #12]
 8020abc:	6169      	str	r1, [r5, #20]
 8020abe:	2a24      	cmp	r2, #36	; 0x24
 8020ac0:	bf01      	itttt	eq
 8020ac2:	6922      	ldreq	r2, [r4, #16]
 8020ac4:	61aa      	streq	r2, [r5, #24]
 8020ac6:	6960      	ldreq	r0, [r4, #20]
 8020ac8:	61e8      	streq	r0, [r5, #28]
 8020aca:	bf19      	ittee	ne
 8020acc:	f105 0218 	addne.w	r2, r5, #24
 8020ad0:	f104 0110 	addne.w	r1, r4, #16
 8020ad4:	f105 0220 	addeq.w	r2, r5, #32
 8020ad8:	f104 0118 	addeq.w	r1, r4, #24
 8020adc:	e7d2      	b.n	8020a84 <_realloc_r+0x15c>
 8020ade:	463a      	mov	r2, r7
 8020ae0:	4621      	mov	r1, r4
 8020ae2:	e7cf      	b.n	8020a84 <_realloc_r+0x15c>
 8020ae4:	4621      	mov	r1, r4
 8020ae6:	4638      	mov	r0, r7
 8020ae8:	9301      	str	r3, [sp, #4]
 8020aea:	f7ff ff02 	bl	80208f2 <memmove>
 8020aee:	9b01      	ldr	r3, [sp, #4]
 8020af0:	e7ce      	b.n	8020a90 <_realloc_r+0x168>
 8020af2:	18c7      	adds	r7, r0, r3
 8020af4:	45b8      	cmp	r8, r7
 8020af6:	dc20      	bgt.n	8020b3a <_realloc_r+0x212>
 8020af8:	68cb      	ldr	r3, [r1, #12]
 8020afa:	688a      	ldr	r2, [r1, #8]
 8020afc:	60d3      	str	r3, [r2, #12]
 8020afe:	609a      	str	r2, [r3, #8]
 8020b00:	4628      	mov	r0, r5
 8020b02:	68eb      	ldr	r3, [r5, #12]
 8020b04:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8020b08:	60d3      	str	r3, [r2, #12]
 8020b0a:	609a      	str	r2, [r3, #8]
 8020b0c:	1f32      	subs	r2, r6, #4
 8020b0e:	2a24      	cmp	r2, #36	; 0x24
 8020b10:	d842      	bhi.n	8020b98 <_realloc_r+0x270>
 8020b12:	2a13      	cmp	r2, #19
 8020b14:	d93e      	bls.n	8020b94 <_realloc_r+0x26c>
 8020b16:	6823      	ldr	r3, [r4, #0]
 8020b18:	60ab      	str	r3, [r5, #8]
 8020b1a:	6863      	ldr	r3, [r4, #4]
 8020b1c:	60eb      	str	r3, [r5, #12]
 8020b1e:	2a1b      	cmp	r2, #27
 8020b20:	d824      	bhi.n	8020b6c <_realloc_r+0x244>
 8020b22:	f105 0010 	add.w	r0, r5, #16
 8020b26:	f104 0308 	add.w	r3, r4, #8
 8020b2a:	681a      	ldr	r2, [r3, #0]
 8020b2c:	6002      	str	r2, [r0, #0]
 8020b2e:	685a      	ldr	r2, [r3, #4]
 8020b30:	6042      	str	r2, [r0, #4]
 8020b32:	689b      	ldr	r3, [r3, #8]
 8020b34:	6083      	str	r3, [r0, #8]
 8020b36:	46a9      	mov	r9, r5
 8020b38:	e757      	b.n	80209ea <_realloc_r+0xc2>
 8020b3a:	4580      	cmp	r8, r0
 8020b3c:	4607      	mov	r7, r0
 8020b3e:	dddf      	ble.n	8020b00 <_realloc_r+0x1d8>
 8020b40:	4611      	mov	r1, r2
 8020b42:	4650      	mov	r0, sl
 8020b44:	f7fd f96c 	bl	801de20 <_malloc_r>
 8020b48:	4607      	mov	r7, r0
 8020b4a:	2800      	cmp	r0, #0
 8020b4c:	d0af      	beq.n	8020aae <_realloc_r+0x186>
 8020b4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8020b52:	f023 0301 	bic.w	r3, r3, #1
 8020b56:	f1a0 0208 	sub.w	r2, r0, #8
 8020b5a:	444b      	add	r3, r9
 8020b5c:	429a      	cmp	r2, r3
 8020b5e:	d11f      	bne.n	8020ba0 <_realloc_r+0x278>
 8020b60:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8020b64:	f027 0703 	bic.w	r7, r7, #3
 8020b68:	4437      	add	r7, r6
 8020b6a:	e73e      	b.n	80209ea <_realloc_r+0xc2>
 8020b6c:	68a3      	ldr	r3, [r4, #8]
 8020b6e:	612b      	str	r3, [r5, #16]
 8020b70:	68e3      	ldr	r3, [r4, #12]
 8020b72:	616b      	str	r3, [r5, #20]
 8020b74:	2a24      	cmp	r2, #36	; 0x24
 8020b76:	bf01      	itttt	eq
 8020b78:	6923      	ldreq	r3, [r4, #16]
 8020b7a:	61ab      	streq	r3, [r5, #24]
 8020b7c:	6962      	ldreq	r2, [r4, #20]
 8020b7e:	61ea      	streq	r2, [r5, #28]
 8020b80:	bf19      	ittee	ne
 8020b82:	f105 0018 	addne.w	r0, r5, #24
 8020b86:	f104 0310 	addne.w	r3, r4, #16
 8020b8a:	f105 0020 	addeq.w	r0, r5, #32
 8020b8e:	f104 0318 	addeq.w	r3, r4, #24
 8020b92:	e7ca      	b.n	8020b2a <_realloc_r+0x202>
 8020b94:	4623      	mov	r3, r4
 8020b96:	e7c8      	b.n	8020b2a <_realloc_r+0x202>
 8020b98:	4621      	mov	r1, r4
 8020b9a:	f7ff feaa 	bl	80208f2 <memmove>
 8020b9e:	e7ca      	b.n	8020b36 <_realloc_r+0x20e>
 8020ba0:	1f32      	subs	r2, r6, #4
 8020ba2:	2a24      	cmp	r2, #36	; 0x24
 8020ba4:	d82d      	bhi.n	8020c02 <_realloc_r+0x2da>
 8020ba6:	2a13      	cmp	r2, #19
 8020ba8:	d928      	bls.n	8020bfc <_realloc_r+0x2d4>
 8020baa:	6823      	ldr	r3, [r4, #0]
 8020bac:	6003      	str	r3, [r0, #0]
 8020bae:	6863      	ldr	r3, [r4, #4]
 8020bb0:	6043      	str	r3, [r0, #4]
 8020bb2:	2a1b      	cmp	r2, #27
 8020bb4:	d80e      	bhi.n	8020bd4 <_realloc_r+0x2ac>
 8020bb6:	f100 0308 	add.w	r3, r0, #8
 8020bba:	f104 0208 	add.w	r2, r4, #8
 8020bbe:	6811      	ldr	r1, [r2, #0]
 8020bc0:	6019      	str	r1, [r3, #0]
 8020bc2:	6851      	ldr	r1, [r2, #4]
 8020bc4:	6059      	str	r1, [r3, #4]
 8020bc6:	6892      	ldr	r2, [r2, #8]
 8020bc8:	609a      	str	r2, [r3, #8]
 8020bca:	4621      	mov	r1, r4
 8020bcc:	4650      	mov	r0, sl
 8020bce:	f7ff fa3b 	bl	8020048 <_free_r>
 8020bd2:	e76c      	b.n	8020aae <_realloc_r+0x186>
 8020bd4:	68a3      	ldr	r3, [r4, #8]
 8020bd6:	6083      	str	r3, [r0, #8]
 8020bd8:	68e3      	ldr	r3, [r4, #12]
 8020bda:	60c3      	str	r3, [r0, #12]
 8020bdc:	2a24      	cmp	r2, #36	; 0x24
 8020bde:	bf01      	itttt	eq
 8020be0:	6923      	ldreq	r3, [r4, #16]
 8020be2:	6103      	streq	r3, [r0, #16]
 8020be4:	6961      	ldreq	r1, [r4, #20]
 8020be6:	6141      	streq	r1, [r0, #20]
 8020be8:	bf19      	ittee	ne
 8020bea:	f100 0310 	addne.w	r3, r0, #16
 8020bee:	f104 0210 	addne.w	r2, r4, #16
 8020bf2:	f100 0318 	addeq.w	r3, r0, #24
 8020bf6:	f104 0218 	addeq.w	r2, r4, #24
 8020bfa:	e7e0      	b.n	8020bbe <_realloc_r+0x296>
 8020bfc:	4603      	mov	r3, r0
 8020bfe:	4622      	mov	r2, r4
 8020c00:	e7dd      	b.n	8020bbe <_realloc_r+0x296>
 8020c02:	4621      	mov	r1, r4
 8020c04:	f7ff fe75 	bl	80208f2 <memmove>
 8020c08:	e7df      	b.n	8020bca <_realloc_r+0x2a2>
 8020c0a:	4637      	mov	r7, r6
 8020c0c:	e6ed      	b.n	80209ea <_realloc_r+0xc2>
 8020c0e:	f003 0301 	and.w	r3, r3, #1
 8020c12:	431f      	orrs	r7, r3
 8020c14:	f8c9 7004 	str.w	r7, [r9, #4]
 8020c18:	6853      	ldr	r3, [r2, #4]
 8020c1a:	f043 0301 	orr.w	r3, r3, #1
 8020c1e:	6053      	str	r3, [r2, #4]
 8020c20:	e6ff      	b.n	8020a22 <_realloc_r+0xfa>
 8020c22:	bf00      	nop
 8020c24:	20020140 	.word	0x20020140

08020c28 <__ascii_wctomb>:
 8020c28:	b149      	cbz	r1, 8020c3e <__ascii_wctomb+0x16>
 8020c2a:	2aff      	cmp	r2, #255	; 0xff
 8020c2c:	bf85      	ittet	hi
 8020c2e:	238a      	movhi	r3, #138	; 0x8a
 8020c30:	6003      	strhi	r3, [r0, #0]
 8020c32:	700a      	strbls	r2, [r1, #0]
 8020c34:	f04f 30ff 	movhi.w	r0, #4294967295
 8020c38:	bf98      	it	ls
 8020c3a:	2001      	movls	r0, #1
 8020c3c:	4770      	bx	lr
 8020c3e:	4608      	mov	r0, r1
 8020c40:	4770      	bx	lr
	...

08020c44 <_sbrk>:
 8020c44:	4b04      	ldr	r3, [pc, #16]	; (8020c58 <_sbrk+0x14>)
 8020c46:	6819      	ldr	r1, [r3, #0]
 8020c48:	4602      	mov	r2, r0
 8020c4a:	b909      	cbnz	r1, 8020c50 <_sbrk+0xc>
 8020c4c:	4903      	ldr	r1, [pc, #12]	; (8020c5c <_sbrk+0x18>)
 8020c4e:	6019      	str	r1, [r3, #0]
 8020c50:	6818      	ldr	r0, [r3, #0]
 8020c52:	4402      	add	r2, r0
 8020c54:	601a      	str	r2, [r3, #0]
 8020c56:	4770      	bx	lr
 8020c58:	20020cf8 	.word	0x20020cf8
 8020c5c:	20037ba8 	.word	0x20037ba8

08020c60 <_init>:
 8020c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c62:	bf00      	nop
 8020c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020c66:	bc08      	pop	{r3}
 8020c68:	469e      	mov	lr, r3
 8020c6a:	4770      	bx	lr

08020c6c <_fini>:
 8020c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c6e:	bf00      	nop
 8020c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020c72:	bc08      	pop	{r3}
 8020c74:	469e      	mov	lr, r3
 8020c76:	4770      	bx	lr
