add_input_file {"D:/CAD/cad_lib/hdl/RV32I_pkg.vhd"} -format {VHDL_2008} 
add_input_file {"D:/CAD/cad_lib/hdl/Memory_stage_entity.vhd"} -format {VHDL_2008} 
setup_design -design Memory_stage
setup_design -architecture Structure
