empirical evaluation features instruction set processor architectures paper presents methods empirical evaluation features instruction set processors isps isp features evaluated terms time saved feature methods based analysis traces program executions concept register life troduced answer questions registers simultaneously sufficient time time overhead number registers reduced registers lives paper discusses problem detecting desirable nonexisting instructions problems briefly discussed experimental results presented obtained analyzing 41 programs running dec system 1 isp cacm march 1977 lunde computer architecture program behavior instruction sets op code utilization register structures register utilization simultaneous register lives instruction tracing execution time 6.2 6.21 6.33 ca7733 jb december 3 1977 1: 1653 4 2989 2411 4 2989 279 4 2989 2889 4 2989 2937 4 2989 2989 4 2989 2989 4 2989 35 4 2989 325 4 2989 311 4 2989 169 5 2989 2138 5 2989 2989 5 2989 2989 5 2989 2989 5 2989 325 5 2989 2138 6 2989 2989 6 2989 cacm2989 