{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478930462577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478930462582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 01:01:02 2016 " "Processing started: Sat Nov 12 01:01:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478930462582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930462582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UnidadLogica -c UnidadLogica " "Command: quartus_map --read_settings_files=on --write_settings_files=off UnidadLogica -c UnidadLogica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930462582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1478930463050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1478930463050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nors/andtota/andtota32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nors/andtota/andtota32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andtota32_1-interna " "Found design unit 1: Andtota32_1-interna" {  } { { "Nors/Andtota/Andtota32_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473276 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andtota32_1 " "Found entity 1: Andtota32_1" {  } { { "Nors/Andtota/Andtota32_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nors/andtota/andtota.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nors/andtota/andtota.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andtota-interna " "Found design unit 1: Andtota-interna" {  } { { "Nors/Andtota/Andtota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andtota " "Found entity 1: Andtota" {  } { { "Nors/Andtota/Andtota.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nors/zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nors/zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero-interna " "Found design unit 1: Zero-interna" {  } { { "Nors/Zero.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Nors/Zero.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nors/nors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nors/nors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nors-interna " "Found design unit 1: Nors-interna" {  } { { "Nors/Nors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Nors.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nors " "Found entity 1: Nors" {  } { { "Nors/Nors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Nors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xors/xors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xors/xors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Xors-interna " "Found design unit 1: Xors-interna" {  } { { "Xors/Xors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Xors/Xors.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473282 ""} { "Info" "ISGN_ENTITY_NAME" "1 Xors " "Found entity 1: Xors" {  } { { "Xors/Xors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Xors/Xors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftizquierda/shiftizquierda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftizquierda/shiftizquierda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftIzquierda-interna " "Found design unit 1: ShiftIzquierda-interna" {  } { { "ShiftIzquierda/ShiftIzquierda.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftIzquierda/ShiftIzquierda.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473284 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftIzquierda " "Found entity 1: ShiftIzquierda" {  } { { "ShiftIzquierda/ShiftIzquierda.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftIzquierda/ShiftIzquierda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftderecha/shiftderecha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftderecha/shiftderecha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDerecha-interna " "Found design unit 1: ShiftDerecha-interna" {  } { { "ShiftDerecha/ShiftDerecha.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftDerecha/ShiftDerecha.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDerecha " "Found entity 1: ShiftDerecha" {  } { { "ShiftDerecha/ShiftDerecha.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/ShiftDerecha/ShiftDerecha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nots/nots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nots/nots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nots-interna " "Found design unit 1: nots-interna" {  } { { "Nots/Nots.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nots/Nots.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473287 ""} { "Info" "ISGN_ENTITY_NAME" "1 nots " "Found entity 1: nots" {  } { { "Nots/Nots.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nots/Nots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador8_1-interna " "Found design unit 1: multiplexador8_1-interna" {  } { { "../plexores/multiplexador8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473289 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador8_1 " "Found entity 1: multiplexador8_1" {  } { { "../plexores/multiplexador8_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador4_1-interna " "Found design unit 1: multiplexador4_1-interna" {  } { { "../plexores/multiplexador4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473290 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador4_1 " "Found entity 1: multiplexador4_1" {  } { { "../plexores/multiplexador4_1.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-interna " "Found design unit 1: multiplexador-interna" {  } { { "../plexores/multiplexador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473292 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "../plexores/multiplexador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorrestador/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorrestador/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-interna " "Found design unit 1: sumador-interna" {  } { { "SumadorRestador/sumador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473293 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "SumadorRestador/sumador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumador.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorrestador/sumadorrestador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumadorrestador/sumadorrestador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumadorRestador-interna " "Found design unit 1: sumadorRestador-interna" {  } { { "SumadorRestador/sumadorRestador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473295 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumadorRestador " "Found entity 1: sumadorRestador" {  } { { "SumadorRestador/sumadorRestador.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador32_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /escritorio/universidad/semestre 6/digitales/procesador/plexores/multiplexador32_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador32_b-interna " "Found design unit 1: multiplexador32_b-interna" {  } { { "../plexores/multiplexador32_b.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473297 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador32_b " "Found entity 1: multiplexador32_b" {  } { { "../plexores/multiplexador32_b.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ors/ors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ors/ors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ors-interna " "Found design unit 1: ors-interna" {  } { { "Ors/Ors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ors/Ors.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ors " "Found entity 1: ors" {  } { { "Ors/Ors.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ors/Ors.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ands/ands.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ands/ands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ands-interna " "Found design unit 1: ands-interna" {  } { { "Ands/Ands.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ands/Ands.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ands " "Found entity 1: ands" {  } { { "Ands/Ands.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Ands/Ands.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadlogica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadlogica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadLogica-interna " "Found design unit 1: UnidadLogica-interna" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473301 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogica " "Found entity 1: UnidadLogica" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478930473301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930473301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UnidadLogica " "Elaborating entity \"UnidadLogica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478930473338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador32_b multiplexador32_b:plexor " "Elaborating entity \"multiplexador32_b\" for hierarchy \"multiplexador32_b:plexor\"" {  } { { "UnidadLogica.vhd" "plexor" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador8_1 multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal " "Elaborating entity \"multiplexador8_1\" for hierarchy \"multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal\"" {  } { { "../plexores/multiplexador32_b.vhd" "\\ciclo:31:MULTItotal" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador32_b.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador4_1 multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1 " "Elaborating entity \"multiplexador4_1\" for hierarchy \"multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\"" {  } { { "../plexores/multiplexador8_1.vhd" "MULTI1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador8_1.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\|multiplexador:MULTI1 " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador32_b:plexor\|multiplexador8_1:\\ciclo:31:MULTItotal\|multiplexador4_1:MULTI1\|multiplexador:MULTI1\"" {  } { { "../plexores/multiplexador4_1.vhd" "MULTI1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/plexores/multiplexador4_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumadorRestador sumadorRestador:sumador " "Elaborating entity \"sumadorRestador\" for hierarchy \"sumadorRestador:sumador\"" {  } { { "UnidadLogica.vhd" "sumador" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumadorRestador:sumador\|sumador:SUM0 " "Elaborating entity \"sumador\" for hierarchy \"sumadorRestador:sumador\|sumador:SUM0\"" {  } { { "SumadorRestador/sumadorRestador.vhd" "SUM0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/SumadorRestador/sumadorRestador.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ands ands:and0 " "Elaborating entity \"ands\" for hierarchy \"ands:and0\"" {  } { { "UnidadLogica.vhd" "and0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ors ors:or0 " "Elaborating entity \"ors\" for hierarchy \"ors:or0\"" {  } { { "UnidadLogica.vhd" "or0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nots nots:not0 " "Elaborating entity \"nots\" for hierarchy \"nots:not0\"" {  } { { "UnidadLogica.vhd" "not0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xors Xors:Xor0 " "Elaborating entity \"Xors\" for hierarchy \"Xors:Xor0\"" {  } { { "UnidadLogica.vhd" "Xor0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftDerecha ShiftDerecha:shift0 " "Elaborating entity \"ShiftDerecha\" for hierarchy \"ShiftDerecha:shift0\"" {  } { { "UnidadLogica.vhd" "shift0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftIzquierda ShiftIzquierda:shift1 " "Elaborating entity \"ShiftIzquierda\" for hierarchy \"ShiftIzquierda:shift1\"" {  } { { "UnidadLogica.vhd" "shift1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Zero:bandera1 " "Elaborating entity \"Zero\" for hierarchy \"Zero:bandera1\"" {  } { { "UnidadLogica.vhd" "bandera1" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nors Zero:bandera1\|Nors:Norero " "Elaborating entity \"Nors\" for hierarchy \"Zero:bandera1\|Nors:Norero\"" {  } { { "Nors/Zero.vhd" "Norero" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andtota32_1 Zero:bandera1\|Andtota32_1:Andero " "Elaborating entity \"Andtota32_1\" for hierarchy \"Zero:bandera1\|Andtota32_1:Andero\"" {  } { { "Nors/Zero.vhd" "Andero" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Zero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Andtota Zero:bandera1\|Andtota32_1:Andero\|Andtota:Ant0 " "Elaborating entity \"Andtota\" for hierarchy \"Zero:bandera1\|Andtota32_1:Andero\|Andtota:Ant0\"" {  } { { "Nors/Andtota/Andtota32_1.vhd" "Ant0" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/Nors/Andtota/Andtota32_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930473612 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[31\] " "Inserted always-enabled tri-state buffer between \"Res\[31\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[30\] " "Inserted always-enabled tri-state buffer between \"Res\[30\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[29\] " "Inserted always-enabled tri-state buffer between \"Res\[29\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[28\] " "Inserted always-enabled tri-state buffer between \"Res\[28\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[27\] " "Inserted always-enabled tri-state buffer between \"Res\[27\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[26\] " "Inserted always-enabled tri-state buffer between \"Res\[26\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[25\] " "Inserted always-enabled tri-state buffer between \"Res\[25\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[24\] " "Inserted always-enabled tri-state buffer between \"Res\[24\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[23\] " "Inserted always-enabled tri-state buffer between \"Res\[23\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[22\] " "Inserted always-enabled tri-state buffer between \"Res\[22\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[21\] " "Inserted always-enabled tri-state buffer between \"Res\[21\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[20\] " "Inserted always-enabled tri-state buffer between \"Res\[20\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[19\] " "Inserted always-enabled tri-state buffer between \"Res\[19\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[18\] " "Inserted always-enabled tri-state buffer between \"Res\[18\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[17\] " "Inserted always-enabled tri-state buffer between \"Res\[17\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[16\] " "Inserted always-enabled tri-state buffer between \"Res\[16\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[15\] " "Inserted always-enabled tri-state buffer between \"Res\[15\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[14\] " "Inserted always-enabled tri-state buffer between \"Res\[14\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[13\] " "Inserted always-enabled tri-state buffer between \"Res\[13\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[12\] " "Inserted always-enabled tri-state buffer between \"Res\[12\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[11\] " "Inserted always-enabled tri-state buffer between \"Res\[11\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[10\] " "Inserted always-enabled tri-state buffer between \"Res\[10\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[9\] " "Inserted always-enabled tri-state buffer between \"Res\[9\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[8\] " "Inserted always-enabled tri-state buffer between \"Res\[8\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[7\] " "Inserted always-enabled tri-state buffer between \"Res\[7\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[6\] " "Inserted always-enabled tri-state buffer between \"Res\[6\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[5\] " "Inserted always-enabled tri-state buffer between \"Res\[5\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[4\] " "Inserted always-enabled tri-state buffer between \"Res\[4\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[3\] " "Inserted always-enabled tri-state buffer between \"Res\[3\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[2\] " "Inserted always-enabled tri-state buffer between \"Res\[2\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[1\] " "Inserted always-enabled tri-state buffer between \"Res\[1\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Res\[0\] " "Inserted always-enabled tri-state buffer between \"Res\[0\]\" and its non-tri-state driver." {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1478930474399 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1478930474399 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[31\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[30\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[29\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[28\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[27\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[26\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[25\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[24\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[23\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[22\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[21\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[20\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[19\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[18\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[17\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[16\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[15\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[14\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[13\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[12\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[11\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[10\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[9\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[8\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[7\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[6\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[5\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[4\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[3\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[2\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[1\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Res\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Res\[0\]\" is moved to its source" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1478930474431 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1478930474431 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Res\[0\]~synth " "Node \"Res\[0\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[1\]~synth " "Node \"Res\[1\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[2\]~synth " "Node \"Res\[2\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[3\]~synth " "Node \"Res\[3\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[4\]~synth " "Node \"Res\[4\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[5\]~synth " "Node \"Res\[5\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[6\]~synth " "Node \"Res\[6\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[7\]~synth " "Node \"Res\[7\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[8\]~synth " "Node \"Res\[8\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[9\]~synth " "Node \"Res\[9\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[10\]~synth " "Node \"Res\[10\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[11\]~synth " "Node \"Res\[11\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[12\]~synth " "Node \"Res\[12\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[13\]~synth " "Node \"Res\[13\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[14\]~synth " "Node \"Res\[14\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[15\]~synth " "Node \"Res\[15\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[16\]~synth " "Node \"Res\[16\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[17\]~synth " "Node \"Res\[17\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[18\]~synth " "Node \"Res\[18\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[19\]~synth " "Node \"Res\[19\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[20\]~synth " "Node \"Res\[20\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[21\]~synth " "Node \"Res\[21\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[22\]~synth " "Node \"Res\[22\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[23\]~synth " "Node \"Res\[23\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[24\]~synth " "Node \"Res\[24\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[25\]~synth " "Node \"Res\[25\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[26\]~synth " "Node \"Res\[26\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[27\]~synth " "Node \"Res\[27\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[28\]~synth " "Node \"Res\[28\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[29\]~synth " "Node \"Res\[29\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[30\]~synth " "Node \"Res\[30\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Res\[31\]~synth " "Node \"Res\[31\]~synth\"" {  } { { "UnidadLogica.vhd" "" { Text "F:/Escritorio/universidad/Semestre 6/Digitales/Procesador/ALU/UnidadLogica.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1478930474803 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1478930474803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1478930474925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1478930475606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478930475606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1478930475656 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1478930475656 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1478930475656 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1478930475656 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1478930475656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478930475692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 01:01:15 2016 " "Processing ended: Sat Nov 12 01:01:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478930475692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478930475692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478930475692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478930475692 ""}
