<profile>

<section name = "Vivado HLS Report for 'generate_req'" level="0">
<item name = "Date">Sun Nov 14 19:57:36 2021
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">proj_traffic_gen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 1.237 ns, 0.83 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 2162, 26.640 ns, 14.399 us, 4, 2162, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_in">0, 1079, 1, 1, 1, 0 ~ 1079, yes</column>
<column name="- write_out">0, 1079, 2, 1, 1, 0 ~ 1079, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 41, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_U">generate_req_local, 4, 0, 0, 0, 1080, 32, 1, 34560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ii_fu_125_p2">+, 0, 0, 18, 11, 1</column>
<column name="jj_fu_141_p2">+, 0, 0, 18, 11, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln39_fu_120_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln44_fu_136_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ii_0_reg_94">9, 2, 11, 22</column>
<column name="jj_0_reg_105">9, 2, 11, 22</column>
<column name="local_address0">15, 3, 11, 33</column>
<column name="stream_in_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="empty_reg_152">11, 0, 11, 0</column>
<column name="icmp_ln44_reg_166">1, 0, 1, 0</column>
<column name="ii_0_reg_94">11, 0, 11, 0</column>
<column name="jj_0_reg_105">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generate_req, return value</column>
<column name="stream_in_V_TDATA">in, 32, axis, stream_in_V, pointer</column>
<column name="stream_in_V_TVALID">in, 1, axis, stream_in_V, pointer</column>
<column name="stream_in_V_TREADY">out, 1, axis, stream_in_V, pointer</column>
<column name="stream_out_V_TDATA">out, 32, axis, stream_out_V, pointer</column>
<column name="stream_out_V_TVALID">out, 1, axis, stream_out_V, pointer</column>
<column name="stream_out_V_TREADY">in, 1, axis, stream_out_V, pointer</column>
<column name="n_trans">in, 32, ap_none, n_trans, scalar</column>
</table>
</item>
</section>
</profile>
