{
    "DESIGN_NAME": "zipdiv",
    "VERILOG_FILES": "dir::src/zipdiv.v",
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "pdk::sky130*": {
        "CLOCK_PERIOD": 20,
        "SYNTH_MAX_FANOUT": 6,
        "FP_CORE_UTIL": 40,
        "scl::sky130_fd_sc_hd": {
            "SYNTH_STRATEGY": "DELAY 2"
        },
        "scl::sky130_fd_sc_hs": {
            "FP_CORE_UTIL": 35
        },
        "scl::sky130_fd_sc_ms": {
            "FP_CORE_UTIL": 35
        }
    },
    "pdk::gf180mcu*": {
        "DIODE_INSERTION_STRATEGY": 6,
        "GPL_CELL_PADDING": 4,
        "DPL_CELL_PADDING": 4,
        "PL_TARGET_DENSITY": 0.62
    }
}