#--  Synopsys, Inc.
#--  Version I-2013.09L-SP1-1 
#--  Project file E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\scratchproject.prs

#project files
add_file -verilog "C:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/pmi_def.v"
add_file -verilog "C:/lscc/diamond/3.2_x64/module/reveal/src/ertl/ertl.v"
add_file -verilog "C:/lscc/diamond/3.2_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v"
add_file -verilog "C:/lscc/diamond/3.2_x64/module/reveal/src/rvl_j2w_module/wb2sci.v"
add_file -verilog "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/reveal_workspace/tmpreveal/toplevel_la0_trig_gen.v"
add_file -verilog "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/reveal_workspace/tmpreveal/toplevel_la0_gen.v"
add_file -vhdl -lib work "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/reveal_workspace/tmpreveal/TopLevel_rvl_top.vhd"



#implementation: "SeeBetterLogic_FX3"
impl -add E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/}
set_option -include_path {E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC}

#device options
set_option -technology LATTICE-ECP3
set_option -part LFE3_17EA
set_option -package FTN256I
set_option -speed_grade -7
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "TopLevel"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -dup 1
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/SeeBetterLogic_FX3_SeeBetterLogic_FX3.edi"

#set log file 
set_option log_file "E:/JAER_SVN/devices/logic/LatticeECP3/SeeBetterLogic/FX3_OMC/SeeBetterLogic_FX3/SeeBetterLogic_FX3_SeeBetterLogic_FX3.srf" 
impl -active "SeeBetterLogic_FX3"
