<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p284" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_284{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_284{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_284{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_284{left:69px;bottom:659px;letter-spacing:0.16px;}
#t5_284{left:150px;bottom:659px;letter-spacing:0.2px;word-spacing:-0.02px;}
#t6_284{left:69px;bottom:634px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t7_284{left:537px;bottom:641px;}
#t8_284{left:552px;bottom:634px;letter-spacing:-0.31px;}
#t9_284{left:586px;bottom:641px;}
#ta_284{left:602px;bottom:634px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_284{left:69px;bottom:617px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tc_284{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_284{left:69px;bottom:584px;letter-spacing:-0.14px;}
#te_284{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_284{left:593px;bottom:566px;}
#tg_284{left:608px;bottom:559px;letter-spacing:-0.31px;}
#th_284{left:643px;bottom:566px;}
#ti_284{left:658px;bottom:559px;letter-spacing:-0.26px;word-spacing:-0.4px;}
#tj_284{left:189px;bottom:998px;letter-spacing:-0.14px;}
#tk_284{left:438px;bottom:998px;letter-spacing:-0.14px;}
#tl_284{left:532px;bottom:998px;letter-spacing:-0.12px;}
#tm_284{left:532px;bottom:976px;letter-spacing:-0.11px;}
#tn_284{left:189px;bottom:952px;letter-spacing:-0.14px;}
#to_284{left:438px;bottom:952px;letter-spacing:-0.14px;}
#tp_284{left:532px;bottom:952px;letter-spacing:-0.12px;}
#tq_284{left:532px;bottom:930px;letter-spacing:-0.11px;}
#tr_284{left:189px;bottom:906px;letter-spacing:-0.14px;}
#ts_284{left:438px;bottom:906px;letter-spacing:-0.14px;}
#tt_284{left:532px;bottom:906px;letter-spacing:-0.12px;}
#tu_284{left:532px;bottom:885px;letter-spacing:-0.11px;}
#tv_284{left:189px;bottom:860px;letter-spacing:-0.14px;}
#tw_284{left:438px;bottom:860px;letter-spacing:-0.14px;}
#tx_284{left:532px;bottom:860px;letter-spacing:-0.12px;}
#ty_284{left:532px;bottom:839px;letter-spacing:-0.11px;}
#tz_284{left:189px;bottom:814px;letter-spacing:-0.14px;}
#t10_284{left:532px;bottom:814px;letter-spacing:-0.14px;}
#t11_284{left:81px;bottom:790px;letter-spacing:-0.17px;}
#t12_284{left:138px;bottom:790px;letter-spacing:-0.16px;}
#t13_284{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t14_284{left:438px;bottom:790px;letter-spacing:-0.13px;}
#t15_284{left:532px;bottom:790px;letter-spacing:-0.12px;}
#t16_284{left:532px;bottom:768px;letter-spacing:-0.12px;}
#t17_284{left:75px;bottom:744px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t18_284{left:75px;bottom:727px;letter-spacing:-0.12px;}
#t19_284{left:69px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t1a_284{left:155px;bottom:515px;letter-spacing:0.12px;word-spacing:-0.18px;}
#t1b_284{left:327px;bottom:496px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1c_284{left:100px;bottom:474px;letter-spacing:-0.12px;}
#t1d_284{left:101px;bottom:457px;letter-spacing:-0.13px;}
#t1e_284{left:224px;bottom:457px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1f_284{left:455px;bottom:457px;letter-spacing:-0.16px;}
#t1g_284{left:641px;bottom:457px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1h_284{left:87px;bottom:432px;letter-spacing:-0.18px;}
#t1i_284{left:143px;bottom:432px;letter-spacing:-0.14px;}
#t1j_284{left:85px;bottom:408px;letter-spacing:-0.16px;}
#t1k_284{left:146px;bottom:408px;letter-spacing:-0.12px;}
#t1l_284{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1m_284{left:189px;bottom:386px;letter-spacing:-0.14px;}
#t1n_284{left:433px;bottom:408px;letter-spacing:-0.14px;}
#t1o_284{left:526px;bottom:408px;letter-spacing:-0.12px;}
#t1p_284{left:526px;bottom:391px;letter-spacing:-0.13px;}
#t1q_284{left:189px;bottom:362px;}
#t1r_284{left:526px;bottom:362px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_284{left:526px;bottom:341px;letter-spacing:-0.11px;}
#t1t_284{left:189px;bottom:316px;}
#t1u_284{left:526px;bottom:316px;letter-spacing:-0.13px;}
#t1v_284{left:526px;bottom:295px;letter-spacing:-0.11px;}
#t1w_284{left:189px;bottom:270px;letter-spacing:-0.14px;}
#t1x_284{left:526px;bottom:270px;letter-spacing:-0.14px;}
#t1y_284{left:85px;bottom:246px;letter-spacing:-0.16px;}
#t1z_284{left:146px;bottom:246px;letter-spacing:-0.12px;}
#t20_284{left:189px;bottom:246px;letter-spacing:-0.13px;}
#t21_284{left:189px;bottom:224px;letter-spacing:-0.13px;}
#t22_284{left:433px;bottom:246px;letter-spacing:-0.13px;}
#t23_284{left:526px;bottom:246px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_284{left:189px;bottom:200px;letter-spacing:-0.15px;}
#t25_284{left:526px;bottom:200px;letter-spacing:-0.12px;}
#t26_284{left:526px;bottom:179px;letter-spacing:-0.11px;}
#t27_284{left:86px;bottom:154px;letter-spacing:-0.17px;}
#t28_284{left:142px;bottom:154px;letter-spacing:-0.15px;}
#t29_284{left:189px;bottom:154px;letter-spacing:-0.16px;}
#t2a_284{left:433px;bottom:154px;letter-spacing:-0.12px;}
#t2b_284{left:526px;bottom:154px;letter-spacing:-0.12px;}
#t2c_284{left:526px;bottom:133px;letter-spacing:-0.12px;}
#t2d_284{left:526px;bottom:116px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2e_284{left:76px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2f_284{left:161px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2g_284{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_284{left:101px;bottom:1046px;letter-spacing:-0.15px;}
#t2i_284{left:261px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2j_284{left:460px;bottom:1063px;letter-spacing:-0.16px;}
#t2k_284{left:644px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_284{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2m_284{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_284{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_284{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_284{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_284{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_284{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_284{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_284{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_284{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts284" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg284Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg284" style="-webkit-user-select: none;"><object width="935" height="1210" data="284/284.svg" type="image/svg+xml" id="pdf284" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_284" class="t s1_284">2-268 </span><span id="t2_284" class="t s1_284">Vol. 4 </span>
<span id="t3_284" class="t s2_284">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_284" class="t s3_284">2.16 </span><span id="t5_284" class="t s3_284">MSRS IN THE INTEL® XEON® PROCESSOR E5 V4 FAMILY </span>
<span id="t6_284" class="t s4_284">The MSRs listed in Table 2-36 are available and common to the Intel </span>
<span id="t7_284" class="t s5_284">® </span>
<span id="t8_284" class="t s4_284">Xeon </span>
<span id="t9_284" class="t s5_284">® </span>
<span id="ta_284" class="t s4_284">Processor D Product Family (CPUID </span>
<span id="tb_284" class="t s4_284">Signature DisplayFamily_DisplayModel value of 06_56H) and to the Intel Xeon processors E5 v4 and E7 v4 families </span>
<span id="tc_284" class="t s4_284">(CPUID Signature DisplayFamily_DisplayModel value of 06_4FH). These processors are based on Broadwell </span>
<span id="td_284" class="t s4_284">microarchitecture. </span>
<span id="te_284" class="t s4_284">See Section 2.16.1 for lists of tables of MSRs that are supported by the Intel </span>
<span id="tf_284" class="t s5_284">® </span>
<span id="tg_284" class="t s4_284">Xeon </span>
<span id="th_284" class="t s5_284">® </span>
<span id="ti_284" class="t s4_284">Processor D Family. </span>
<span id="tj_284" class="t s6_284">23:16 </span><span id="tk_284" class="t s6_284">Package </span><span id="tl_284" class="t s6_284">Maximum Ratio Limit for 3C </span>
<span id="tm_284" class="t s6_284">Maximum turbo ratio limit of 3 core active. </span>
<span id="tn_284" class="t s6_284">31:24 </span><span id="to_284" class="t s6_284">Package </span><span id="tp_284" class="t s6_284">Maximum Ratio Limit for 4C </span>
<span id="tq_284" class="t s6_284">Maximum turbo ratio limit of 4 core active. </span>
<span id="tr_284" class="t s6_284">39:32 </span><span id="ts_284" class="t s6_284">Package </span><span id="tt_284" class="t s6_284">Maximum Ratio Limit for 5C </span>
<span id="tu_284" class="t s6_284">Maximum turbo ratio limit of 5core active. </span>
<span id="tv_284" class="t s6_284">47:40 </span><span id="tw_284" class="t s6_284">Package </span><span id="tx_284" class="t s6_284">Maximum Ratio Limit for 6C </span>
<span id="ty_284" class="t s6_284">Maximum turbo ratio limit of 6core active. </span>
<span id="tz_284" class="t s6_284">63:48 </span><span id="t10_284" class="t s6_284">Reserved </span>
<span id="t11_284" class="t s6_284">639H </span><span id="t12_284" class="t s6_284">1593 </span><span id="t13_284" class="t s6_284">MSR_PP0_ENERGY_STATUS </span><span id="t14_284" class="t s6_284">Package </span><span id="t15_284" class="t s6_284">PP0 Energy Status (R/O) </span>
<span id="t16_284" class="t s6_284">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t17_284" class="t s6_284">See Table 2-20, Table 2-21, Table 2-22, Table 2-25, Table 2-29, Table 2-30, and Table 2-34 for other MSR definitions applicable to </span>
<span id="t18_284" class="t s6_284">processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH. </span>
<span id="t19_284" class="t s7_284">Table 2-36. </span><span id="t1a_284" class="t s7_284">Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family </span>
<span id="t1b_284" class="t s7_284">Based on Broadwell Microarchitecture </span>
<span id="t1c_284" class="t s8_284">Register </span>
<span id="t1d_284" class="t s8_284">Address </span><span id="t1e_284" class="t s8_284">Register Name / Bit Fields </span><span id="t1f_284" class="t s8_284">Scope </span><span id="t1g_284" class="t s8_284">Bit Description </span>
<span id="t1h_284" class="t s8_284">Hex </span><span id="t1i_284" class="t s8_284">Dec </span>
<span id="t1j_284" class="t s6_284">4EH </span><span id="t1k_284" class="t s6_284">78 </span><span id="t1l_284" class="t s6_284">IA32_PPIN_CTL </span>
<span id="t1m_284" class="t s6_284">(MSR_PPIN_CTL) </span>
<span id="t1n_284" class="t s6_284">Package </span><span id="t1o_284" class="t s6_284">Protected Processor Inventory Number Enable Control </span>
<span id="t1p_284" class="t s6_284">(R/W) </span>
<span id="t1q_284" class="t s6_284">0 </span><span id="t1r_284" class="t s6_284">LockOut (R/WO) </span>
<span id="t1s_284" class="t s6_284">See Table 2-2. </span>
<span id="t1t_284" class="t s6_284">1 </span><span id="t1u_284" class="t s6_284">Enable_PPIN (R/W) </span>
<span id="t1v_284" class="t s6_284">See Table 2-2. </span>
<span id="t1w_284" class="t s6_284">63:2 </span><span id="t1x_284" class="t s6_284">Reserved </span>
<span id="t1y_284" class="t s6_284">4FH </span><span id="t1z_284" class="t s6_284">79 </span><span id="t20_284" class="t s6_284">IA32_PPIN </span>
<span id="t21_284" class="t s6_284">(MSR_PPIN) </span>
<span id="t22_284" class="t s6_284">Package </span><span id="t23_284" class="t s6_284">Protected Processor Inventory Number (R/O) </span>
<span id="t24_284" class="t s6_284">63:0 </span><span id="t25_284" class="t s6_284">Protected Processor Inventory Number (R/O) </span>
<span id="t26_284" class="t s6_284">See Table 2-2. </span>
<span id="t27_284" class="t s6_284">CEH </span><span id="t28_284" class="t s6_284">206 </span><span id="t29_284" class="t s6_284">MSR_PLATFORM_INFO </span><span id="t2a_284" class="t s6_284">Package </span><span id="t2b_284" class="t s6_284">Platform Information </span>
<span id="t2c_284" class="t s6_284">Contains power management and other model specific </span>
<span id="t2d_284" class="t s6_284">features enumeration. See http://biosbits.org. </span>
<span id="t2e_284" class="t s7_284">Table 2-35. </span><span id="t2f_284" class="t s7_284">Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors </span>
<span id="t2g_284" class="t s8_284">Register </span>
<span id="t2h_284" class="t s8_284">Address </span><span id="t2i_284" class="t s8_284">Register Name </span>
<span id="t2j_284" class="t s8_284">Scope </span>
<span id="t2k_284" class="t s8_284">Bit Description </span>
<span id="t2l_284" class="t s8_284">Hex </span><span id="t2m_284" class="t s8_284">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
