// Seed: 655438246
module module_0 #(
    parameter id_6 = 32'd33
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  parameter id_6 = 1;
  wire [id_6 : -1] id_7;
  wire [1 : -1  !=  1] id_8;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_3 = 32'd78,
    parameter id_4 = 32'd88
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2
  );
  inout wire id_1;
  wire [1 : id_3] _id_4;
  logic [7:0] id_5;
  ;
  logic id_6;
  wire  id_7;
  ;
  assign id_5[-1 : id_4] = 1 == id_2;
endmodule
