INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/cpu_part/cpu_part.srcs/sim_1/new/cpu_part_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_part_tb
