
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/GitHub/UartWithFIFO/FPGAtester/pa.fromNcd.tcl
# create_project -name UartWithFifo -dir "E:/GitHub/UartWithFIFO/FPGAtester/planAhead_run_2" -part xc6slx9tqg144-2
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/GitHub/UartWithFIFO/FPGAtester} {ipcore_dir} }
# add_files [list {ipcore_dir/Blockram.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "BPC3011-Papilio_Pro-general.ucf" [current_fileset -constrset]
Adding file 'E:/GitHub/UartWithFIFO/FPGAtester/BPC3011-Papilio_Pro-general.ucf' to fileset 'constrs_1'
# add_files [list {BPC3011-Papilio_Pro-general.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design UARTecho.ngc ...
WARNING:NetListWriters:298 - No output is written to UARTecho.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file UARTecho.edif ...
ngc2edif: Total memory usage is 4323272 kilobytes

Parsing EDIF File [./planAhead_run_2/UartWithFifo.data/cache/UARTecho_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/UartWithFifo.data/cache/UARTecho_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Blockram.ngc ...
WARNING:NetListWriters:298 - No output is written to Blockram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Blockram.edif ...
ngc2edif: Total memory usage is 4319176 kilobytes

Reading core file 'E:/GitHub/UartWithFIFO/FPGAtester/Blockram.ngc' for (cell view 'Blockram', library 'UARTecho_lib', file 'UARTecho.ngc')
Parsing EDIF File [./planAhead_run_2/UartWithFifo.data/cache/Blockram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/UartWithFifo.data/cache/Blockram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/ipcore_dir/Blockram.ncf]
Finished Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/ipcore_dir/Blockram.ncf]
Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/ipcore_dir/Blockram.ncf]
Finished Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/ipcore_dir/Blockram.ncf]
Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/BPC3011-Papilio_Pro-general.ucf]
Finished Parsing UCF File [E:/GitHub/UartWithFIFO/FPGAtester/BPC3011-Papilio_Pro-general.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: dec0119b
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 711.531 ; gain = 242.359
# read_xdl -file "E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "UARTecho" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.ncd' to 'E:\GitHub\UartWithFIFO\FPGAtester\UARTecho.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.ncd
INFO: [Designutils 20-671] Placed 218 instances
read_xdl: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 711.531 ; gain = 0.000
# if {[catch {read_twx -name results_1 -file "E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"E:/GitHub/UartWithFIFO/FPGAtester/UARTecho.twx\": $eInfo"
# }
