{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634636262460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634636262475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 14:37:40 2021 " "Processing started: Tue Oct 19 14:37:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634636262475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636262475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder7 -c FullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder7 -c FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636262475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634636263069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634636263069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammad zubair/desktop/creative/a/repos prev/new folder/prj4/src/four_bit_full_adder_7_segment_display_structural.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/muhammad zubair/desktop/creative/a/repos prev/new folder/prj4/src/four_bit_full_adder_7_segment_display_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Full_Adder_7_Segment_Display_Structural-rtl " "Found design unit 1: Four_bit_Full_Adder_7_Segment_Display_Structural-rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 C4M1P3-C4M1P3_rtl " "Found design unit 2: C4M1P3-C4M1P3_rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdder-full_adder_rtl " "Found design unit 3: fullAdder-full_adder_rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Full_Adder_7_Segment_Display_Structural " "Found entity 1: Four_bit_Full_Adder_7_Segment_Display_Structural" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""} { "Info" "ISGN_ENTITY_NAME" "2 C4M1P3 " "Found entity 2: C4M1P3" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636276150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634636276212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Full_Adder_7_Segment_Display_Structural Four_bit_Full_Adder_7_Segment_Display_Structural:u0 " "Elaborating entity \"Four_bit_Full_Adder_7_Segment_Display_Structural\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\"" {  } { { "DE10_LITE_Default.v" "u0" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xy Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(20) " "Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(20): object \"xy\" assigned a value but never read" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sout Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(30) " "Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(30): object \"Sout\" assigned a value but never read" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xsw Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(68) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(68): signal \"Xsw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(79) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(79): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ysw Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(82) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(82): signal \"Ysw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(93) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(93): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(112) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(112): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(114) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(114): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(116) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(116): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(118) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(118): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(120) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(120): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(122) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(122): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(124) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(124): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(126) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(126): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(128) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(128): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(130) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(130): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(136) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(136): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(138) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(138): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(140) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(140): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(142) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(142): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(144) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(144): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(146) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(146): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(148) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(148): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(150) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(150): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(152) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(152): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(154) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(154): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636276290 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"S0\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[8\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[9\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[10\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[11\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[12\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[13\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[14\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[15\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[16\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[17\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[18\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[19\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[20\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[21\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[22\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[23\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[24\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[25\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[26\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[27\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[28\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[29\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[30\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[31\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[8\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[9\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[10\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[11\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[12\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[13\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[14\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[15\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[16\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[17\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[18\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[19\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[20\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[21\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[22\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[23\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[24\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[25\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[26\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[27\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[28\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[29\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[30\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[31\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276306 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX5\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59) " "Inferred latch for \"HEX3\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(59)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636276322 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4M1P3 Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding " "Elaborating entity \"C4M1P3\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "Adding" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636276368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F0 " "Elaborating entity \"fullAdder\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F0\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "F0" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636276415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634636277728 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[5\]\$latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[5\]\$latch\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[4\]\$latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[4\]\$latch\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[3\]\$latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[3\]\$latch\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\$latch\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[6\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[7\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[8\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[9\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[10\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[11\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[12\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[13\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[14\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[15\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[16\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[17\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[18\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[19\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[20\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[21\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[22\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[23\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[24\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[25\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[26\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[27\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[28\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[29\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[30\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[31\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636277837 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[0\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[1\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[2\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[3\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[4\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[5\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[6\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[3\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[3\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[0\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[1\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[2\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[3\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[4\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[5\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[6\]\$latch " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE SW\[7\] " "Ports ENA and PRE on the latch are fed by the same signal SW\[7\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 59 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[1\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[2\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F2\|sout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F2\|sout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[3\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|sout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|sout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[4\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S1\[0\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636277837 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636277837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636277931 "|DE10_LITE_Default|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634636277931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634636278165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634636279056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636279056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634636279228 "|DE10_LITE_Default|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634636279228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634636279228 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634636279228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634636279228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634636279228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634636279306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 14:37:59 2021 " "Processing ended: Tue Oct 19 14:37:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634636279306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634636279306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634636279306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636279306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634636285421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634636285427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 14:38:01 2021 " "Processing started: Tue Oct 19 14:38:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634636285427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634636285427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FullAdder7 -c FullAdder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FullAdder7 -c FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634636285427 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634636285568 ""}
{ "Info" "0" "" "Project  = FullAdder7" {  } {  } 0 0 "Project  = FullAdder7" 0 0 "Fitter" 0 0 1634636285568 ""}
{ "Info" "0" "" "Revision = FullAdder" {  } {  } 0 0 "Revision = FullAdder" 0 0 "Fitter" 0 0 1634636285568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634636285912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634636285912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FullAdder 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"FullAdder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634636285912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634636285974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634636285974 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634636286537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634636286568 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634636286646 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "52 52 " "No exact pin location assignment(s) for 52 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634636286907 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634636295735 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634636295923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634636295923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634636295923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634636295938 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634636295938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634636295938 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634636295938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634636295938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634636295938 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634636295938 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634636295954 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1634636305469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FullAdder.sdc " "Synopsys Design Constraints File file not found: 'FullAdder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634636305469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634636305469 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634636305469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634636305485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634636305485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634636305500 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634636305641 ""}
