# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# File: D:\CODE\Quartus-18\vga_protocol\prj\vga_protocol.tcl
# Generated on: Wed Jun 01 21:29:26 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_AG14,3,B3_N0,PIN_AG14,2.5 V,,,,,
disp_vld,Output,PIN_F11,8,B8_N1,PIN_F11,2.5 V,,,,,
h_sync,Output,PIN_G13,8,B8_N0,PIN_G13,2.5 V,,,,,
rst_n,Input,,,,PIN_AH14,,,,,,
v_sync,Output,PIN_C13,8,B8_N0,PIN_C13,2.5 V,,,,,
vga_b[7],Output,PIN_D12,8,B8_N0,PIN_D12,2.5 V,,,,,
vga_b[6],Output,PIN_D11,8,B8_N1,PIN_D11,2.5 V,,,,,
vga_b[5],Output,PIN_C12,8,B8_N0,PIN_C12,2.5 V,,,,,
vga_b[4],Output,PIN_A11,8,B8_N0,PIN_A11,2.5 V,,,,,
vga_b[3],Output,PIN_B11,8,B8_N0,PIN_B11,2.5 V,,,,,
vga_b[2],Output,PIN_C11,8,B8_N1,PIN_C11,2.5 V,,,,,
vga_b[1],Output,PIN_A10,8,B8_N0,PIN_A10,2.5 V,,,,,
vga_b[0],Output,PIN_B10,8,B8_N0,PIN_B10,2.5 V,,,,,
vga_clk,Output,PIN_A12,8,B8_N0,PIN_A12,2.5 V,,,,,
vga_g[7],Output,PIN_C9,8,B8_N1,PIN_C9,2.5 V,,,,,
vga_g[6],Output,PIN_F10,8,B8_N1,PIN_F10,2.5 V,,,,,
vga_g[5],Output,PIN_B8,8,B8_N1,PIN_B8,2.5 V,,,,,
vga_g[4],Output,PIN_C8,8,B8_N1,PIN_C8,2.5 V,,,,,
vga_g[3],Output,PIN_H12,8,B8_N1,PIN_H12,2.5 V,,,,,
vga_g[2],Output,PIN_F8,8,B8_N2,PIN_F8,2.5 V,,,,,
vga_g[1],Output,PIN_G11,8,B8_N1,PIN_G11,2.5 V,,,,,
vga_g[0],Output,PIN_G8,8,B8_N2,PIN_G8,2.5 V,,,,,
vga_r[7],Output,PIN_H10,8,B8_N1,PIN_H10,2.5 V,,,,,
vga_r[6],Output,PIN_H8,8,B8_N2,PIN_H8,2.5 V,,,,,
vga_r[5],Output,PIN_J12,8,B8_N0,PIN_J12,2.5 V,,,,,
vga_r[4],Output,PIN_G10,8,B8_N1,PIN_G10,2.5 V,,,,,
vga_r[3],Output,PIN_F12,8,B8_N1,PIN_F12,2.5 V,,,,,
vga_r[2],Output,PIN_D10,8,B8_N1,PIN_D10,2.5 V,,,,,
vga_r[1],Output,PIN_E11,8,B8_N1,PIN_E11,2.5 V,,,,,
vga_r[0],Output,PIN_E12,8,B8_N1,PIN_E12,2.5 V,,,,,
