Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  7 11:21:33 2018
| Host         : pc-klas2-10.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file hweval_adder_control_sets_placed.rpt
| Design       : hweval_adder
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4122 |         1047 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------+---------------------+------------------+----------------+
|  Clock Signal  |   Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                  |                     |                1 |              2 |
|  clk_IBUF_BUFG | dut/input_enable | dut/a[1031]_i_1_n_0 |                4 |              5 |
|  clk_IBUF_BUFG |                  | dut/p_0_in          |                8 |             24 |
|  clk_IBUF_BUFG | dut/input_enable | dut/p_0_in          |              582 |           2054 |
|  clk_IBUF_BUFG | in_b             | dut/p_0_in          |              461 |           2063 |
+----------------+------------------+---------------------+------------------+----------------+


