Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date             : Fri Jan 29 06:42:31 2016
| Host             : athena running 64-bit Ubuntu 14.04.3 LTS
| Command          : 
| Design           : top_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.886 |
| Dynamic (W)              | 1.721 |
| Device Static (W)        | 0.165 |
| Total Off-Chip Power (W) | 0.002 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.3  |
| Junction Temperature (C) | 46.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |       10 |       --- |             --- |
| Slice Logic             |     0.003 |     1973 |       --- |             --- |
|   LUT as Logic          |     0.003 |      736 |     53200 |            1.38 |
|   Register              |    <0.001 |      758 |    106400 |            0.71 |
|   F7/F8 Muxes           |    <0.001 |       30 |     53200 |            0.06 |
|   CARRY4                |    <0.001 |        9 |     13300 |            0.07 |
|   LUT as Shift Register |    <0.001 |       68 |     17400 |            0.39 |
|   Others                |     0.000 |      214 |       --- |             --- |
| Signals                 |     0.004 |     1515 |       --- |             --- |
| Block RAM               |     0.002 |        2 |       140 |            1.43 |
| MMCM                    |     0.104 |        1 |         4 |           25.00 |
| I/O                     |     0.072 |        6 |       200 |            3.00 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.165 |          |           |                 |
| Total                   |     1.884 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.015 |      0.016 |
| Vccaux    |       1.800 |     0.079 |       0.058 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.030 |       0.029 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.717 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+--------------------------------------------------------+-----------------+
| Clock                    | Domain                                                 | Constraint (ns) |
+--------------------------+--------------------------------------------------------+-----------------+
| clk_fpga_0               | top_i/processing_system7_0/inst/FCLK_CLK0              |            25.0 |
| clk_fpga_0               | top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            25.0 |
| clk_fpga_1               | top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            25.0 |
| clk_out1_top_clk_wiz_0_0 | top_i/clk_wiz_0/inst/clk_out1                          |            25.0 |
| clk_out1_top_clk_wiz_0_0 | top_i/clk_wiz_0/inst/clk_out1_top_clk_wiz_0_0          |            25.0 |
| clk_out2_top_clk_wiz_0_0 | top_i/clk_wiz_0/inst/clk_out2                          |             3.1 |
| clk_out2_top_clk_wiz_0_0 | top_i/clk_wiz_0/inst/clk_out2_top_clk_wiz_0_0          |             3.1 |
| clkfbout_top_clk_wiz_0_0 | top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_0          |            25.0 |
+--------------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------+-----------+
| Name                                                | Power (W) |
+-----------------------------------------------------+-----------+
| top_wrapper                                         |     1.719 |
|   top_i                                             |     1.719 |
|     clk_wiz_0                                       |     0.105 |
|       inst                                          |     0.105 |
|     hgc_zed_common_0                                |     0.035 |
|       U0                                            |     0.035 |
|         ref_clk_inst                                |     0.035 |
|     processing_system7_0                            |     1.529 |
|       inst                                          |     1.529 |
|         xlnx_axi_wrshim_unwrap_inst_gp0             |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1             |     0.000 |
|     processing_system7_0_axi_periph                 |     0.002 |
|       s00_couplers                                  |     0.002 |
|         auto_pc                                     |     0.002 |
|           inst                                      |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s    |     0.002 |
|               RD.ar_channel_0                       |    <0.001 |
|                 ar_cmd_fsm_0                        |    <0.001 |
|                 cmd_translator_0                    |    <0.001 |
|                   incr_cmd_0                        |    <0.001 |
|                   wrap_cmd_0                        |    <0.001 |
|               RD.r_channel_0                        |    <0.001 |
|                 rd_data_fifo_0                      |    <0.001 |
|                 transaction_fifo_0                  |    <0.001 |
|               SI_REG                                |    <0.001 |
|                 ar_pipe                             |    <0.001 |
|                 aw_pipe                             |    <0.001 |
|                 b_pipe                              |    <0.001 |
|                 r_pipe                              |    <0.001 |
|               WR.aw_channel_0                       |    <0.001 |
|                 aw_cmd_fsm_0                        |    <0.001 |
|                 cmd_translator_0                    |    <0.001 |
|                   incr_cmd_0                        |    <0.001 |
|                   wrap_cmd_0                        |    <0.001 |
|               WR.b_channel_0                        |    <0.001 |
|                 bid_fifo_0                          |    <0.001 |
|                 bresp_fifo_0                        |    <0.001 |
|     rst_processing_system7_0_100M                   |    <0.001 |
|       U0                                            |    <0.001 |
|         EXT_LPF                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                 |    <0.001 |
|         SEQ                                         |    <0.001 |
|           SEQ_COUNTER                               |    <0.001 |
|     zed_channel_0                                   |     0.048 |
|       U0                                            |     0.048 |
|         hgc_zed_ip_channel_0                        |     0.009 |
|           U0                                        |     0.009 |
|             hgc_zed_channel_inst                    |     0.009 |
|               MasterFSM_inst                        |     0.003 |
|               align_deser_data_inst                 |    <0.001 |
|               ctrl_rcv_mem_inst                     |     0.001 |
|                 rcv_mem_inst                        |     0.001 |
|                   U0                                |     0.001 |
|                     inst_blk_mem_gen                |     0.001 |
|                       gnativebmg.native_blk_mem_gen |     0.001 |
|                         valid.cstr                  |     0.001 |
|                           ramloop[0].ram.r          |     0.001 |
|                             prim_noinit.ram         |     0.001 |
|               ctrl_send_mem_inst                    |     0.003 |
|                 send_mem_inst                       |     0.002 |
|                   U0                                |     0.002 |
|                     inst_blk_mem_gen                |     0.002 |
|                       gnativebmg.native_blk_mem_gen |     0.002 |
|                         valid.cstr                  |     0.002 |
|                           ramloop[0].ram.r          |     0.002 |
|                             prim_noinit.ram         |     0.002 |
|               mdec_nibble_inst                      |    <0.001 |
|                 inst_ROM256X1_data_bit0             |    <0.001 |
|                 inst_ROM256X1_data_bit1             |    <0.001 |
|                 inst_ROM256X1_data_bit2             |    <0.001 |
|                 inst_ROM256X1_data_bit3             |    <0.001 |
|                 inst_ROM256X1_data_valid            |    <0.001 |
|               menc_nibble_inst                      |    <0.001 |
|             hgc_zed_ip_v1_0_S00_AXI_inst            |    <0.001 |
|         selectio_deserializer                       |     0.003 |
|           inst                                      |     0.003 |
|         selectio_serializer                         |     0.036 |
|           inst                                      |     0.036 |
+-----------------------------------------------------+-----------+


