---
# Note: The contents of this file are automatically generated.
# Any changes made by hand may be overwritten.
version: '0.2'
work_dir: .
design_root_dir: E:\git\V850\sim_test\sim_test_1\src
simulations:
  - name: sim_test
    options: '-top IFetcher -L dut +acc+b -waves waves.mxd'
source_files:
  - language: verilog
    path: '"E:\Gowin\Gowin_V1.9.11.01_x64\IDE\simlib\gw5a\prim_sim.v"'
    library_name: prim
  - language: verilog
    path: '"E:\git\V850\sim_test\sim_test_1\src\IFetcher.sv"'
  - language: verilog
    path: '"E:\git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv"'
library_search_paths:
  - $STD_LIBS\ieee93
