Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\tag2\de1_hardware\hps_fpga\tag_nios_system.qsys --block-symbol-file --output-directory=D:\tag2\de1_hardware\hps_fpga\tag_nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hps_fpga/tag_nios_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding JTAG_To_FPGA_bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_FPGA_bridge
Progress: Adding bt_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module bt_rs232_uart
Progress: Adding dma_fpga_to_hps [altera_avalon_dma 15.0]
Progress: Parameterizing module dma_fpga_to_hps
Progress: Adding dma_hps_to_fpga [altera_avalon_dma 15.0]
Progress: Parameterizing module dma_hps_to_fpga
Progress: Adding dnn_accelerator [dnn_accelerator 1.0]
Progress: Parameterizing module dnn_accelerator
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_arm_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_arm_0
Progress: Adding jtag_uart_arm_1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_arm_1
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_sram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_sram
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding system_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module system_pll
Progress: Adding wifi_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module wifi_reset
Progress: Adding wifi_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module wifi_rs232_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tag_nios_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: tag_nios_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: tag_nios_system.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: tag_nios_system.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: tag_nios_system.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: tag_nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: tag_nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: tag_nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\tag2\de1_hardware\hps_fpga\tag_nios_system.qsys --synthesis=VERILOG --output-directory=D:\tag2\de1_hardware\hps_fpga\tag_nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hps_fpga/tag_nios_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding JTAG_To_FPGA_bridge [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_To_FPGA_bridge
Progress: Adding bt_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module bt_rs232_uart
Progress: Adding dma_fpga_to_hps [altera_avalon_dma 15.0]
Progress: Parameterizing module dma_fpga_to_hps
Progress: Adding dma_hps_to_fpga [altera_avalon_dma 15.0]
Progress: Parameterizing module dma_hps_to_fpga
Progress: Adding dnn_accelerator [dnn_accelerator 1.0]
Progress: Parameterizing module dnn_accelerator
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_arm_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_arm_0
Progress: Adding jtag_uart_arm_1 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_arm_1
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_sram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_sram
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding system_pll [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module system_pll
Progress: Adding wifi_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module wifi_reset
Progress: Adding wifi_rs232_uart [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module wifi_rs232_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tag_nios_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: tag_nios_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: tag_nios_system.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: tag_nios_system.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: tag_nios_system.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: tag_nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: tag_nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: tag_nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: tag_nios_system: Generating tag_nios_system "tag_nios_system" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "tag_nios_system" instantiated altera_hps "ARM_A9_HPS"
Info: JTAG_To_FPGA_bridge: "tag_nios_system" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_bridge"
Info: bt_rs232_uart: Starting Generation of RS232 UART
Info: bt_rs232_uart: "tag_nios_system" instantiated altera_up_avalon_rs232 "bt_rs232_uart"
Info: dma_fpga_to_hps: softresetEnable = 1
Info: dma_fpga_to_hps: Starting RTL generation for module 'tag_nios_system_dma_fpga_to_hps'
Info: dma_fpga_to_hps:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=tag_nios_system_dma_fpga_to_hps --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0002_dma_fpga_to_hps_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0002_dma_fpga_to_hps_gen//tag_nios_system_dma_fpga_to_hps_component_configuration.pl  --do_build_sim=0  ]
Info: dma_fpga_to_hps: # 2021.04.11 21:22:40 (*)   tag_nios_system_dma_fpga_to_hps: allowing these transactions: word, hw, byte_access
Info: dma_fpga_to_hps: Done RTL generation for module 'tag_nios_system_dma_fpga_to_hps'
Info: dma_fpga_to_hps: "tag_nios_system" instantiated altera_avalon_dma "dma_fpga_to_hps"
Info: dma_hps_to_fpga: softresetEnable = 1
Info: dma_hps_to_fpga: Starting RTL generation for module 'tag_nios_system_dma_hps_to_fpga'
Info: dma_hps_to_fpga:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=tag_nios_system_dma_hps_to_fpga --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0003_dma_hps_to_fpga_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0003_dma_hps_to_fpga_gen//tag_nios_system_dma_hps_to_fpga_component_configuration.pl  --do_build_sim=0  ]
Info: dma_hps_to_fpga: # 2021.04.11 21:22:40 (*)   tag_nios_system_dma_hps_to_fpga: allowing these transactions: word, hw, byte_access
Info: dma_hps_to_fpga: Done RTL generation for module 'tag_nios_system_dma_hps_to_fpga'
Info: dma_hps_to_fpga: "tag_nios_system" instantiated altera_avalon_dma "dma_hps_to_fpga"
Info: dnn_accelerator: "tag_nios_system" instantiated dnn_accelerator "dnn_accelerator"
Info: jtag_uart_0: Starting RTL generation for module 'tag_nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tag_nios_system_jtag_uart_0 --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0005_jtag_uart_0_gen//tag_nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'tag_nios_system_jtag_uart_0'
Info: jtag_uart_0: "tag_nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'tag_nios_system_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tag_nios_system_leds --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0006_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0006_leds_gen//tag_nios_system_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'tag_nios_system_leds'
Info: leds: "tag_nios_system" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "tag_nios_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_sram: Starting RTL generation for module 'tag_nios_system_onchip_sram'
Info: onchip_sram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tag_nios_system_onchip_sram --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0007_onchip_sram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0007_onchip_sram_gen//tag_nios_system_onchip_sram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_sram: Done RTL generation for module 'tag_nios_system_onchip_sram'
Info: onchip_sram: "tag_nios_system" instantiated altera_avalon_onchip_memory2 "onchip_sram"
Info: sdram_controller: Starting RTL generation for module 'tag_nios_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=tag_nios_system_sdram_controller --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0008_sdram_controller_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0008_sdram_controller_gen//tag_nios_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'tag_nios_system_sdram_controller'
Info: sdram_controller: "tag_nios_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: switches: Starting RTL generation for module 'tag_nios_system_switches'
Info: switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tag_nios_system_switches --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0009_switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0009_switches_gen//tag_nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'tag_nios_system_switches'
Info: switches: "tag_nios_system" instantiated altera_avalon_pio "switches"
Info: sysid: "tag_nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: system_pll: "tag_nios_system" instantiated altera_up_avalon_sys_sdram_pll "system_pll"
Info: wifi_reset: Starting RTL generation for module 'tag_nios_system_wifi_reset'
Info: wifi_reset:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tag_nios_system_wifi_reset --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0011_wifi_reset_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0011_wifi_reset_gen//tag_nios_system_wifi_reset_component_configuration.pl  --do_build_sim=0  ]
Info: wifi_reset: Done RTL generation for module 'tag_nios_system_wifi_reset'
Info: wifi_reset: "tag_nios_system" instantiated altera_avalon_pio "wifi_reset"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "tag_nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "tag_nios_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "tag_nios_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "tag_nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "tag_nios_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "tag_nios_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "tag_nios_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_To_FPGA_bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_To_FPGA_bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_To_FPGA_bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_To_FPGA_bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_To_FPGA_bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_To_FPGA_bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_To_FPGA_bridge" instantiated channel_adapter "p2b_adapter"
Info: cpu: Starting RTL generation for module 'tag_nios_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tag_nios_system_nios2_gen2_0_cpu --dir=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0021_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/shade/AppData/Local/Temp/alt8729_6874009942855753962.dir/0021_cpu_gen//tag_nios_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.11 21:23:08 (*) Starting Nios II generation
Info: cpu: # 2021.04.11 21:23:08 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.11 21:23:09 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2021.04.11 21:23:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.11 21:23:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.11 21:23:09 (*)   Plaintext license not found.
Info: cpu: # 2021.04.11 21:23:09 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.04.11 21:23:09 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.11 21:23:09 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.11 21:23:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.11 21:23:10 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.11 21:23:11 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'tag_nios_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "system_pll" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "system_pll" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: dnn_accelerator_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dnn_accelerator_avalon_master_translator"
Info: sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_s1_translator"
Info: dnn_accelerator_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dnn_accelerator_avalon_master_agent"
Info: sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: ARM_A9_HPS_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_lw_axi_master_agent"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/tag2/de1_hardware/hps_fpga/tag_nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: tag_nios_system: Done "tag_nios_system" with 82 modules, 162 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
