AR plasma logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd sub00/vhpl37 1494572065
EN pc_next NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd sub00/vhpl04 1494572032
EN reg_bank NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd sub00/vhpl10 1494572038
EN bus_mux NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd sub00/vhpl12 1494572040
EN ddr_ctrl_top NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd sub00/vhpl38 1494572066
AR ddr_ctrl_top logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl_top.vhd sub00/vhpl39 1494572067
AR shifter logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd sub00/vhpl17 1494572045
EN mult NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd sub00/vhpl18 1494572046
EN clk_gen NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd sub00/vhpl34 1494572062
EN ddr_init NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd sub00/vhpl22 1494572050
AR mlite_cpu logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd sub00/vhpl27 1494572055
EN plasma NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma.vhd sub00/vhpl36 1494572064
AR control logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd sub00/vhpl09 1494572037
EN ddr_ctrl NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd sub00/vhpl24 1494572052
AR alu logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd sub00/vhpl15 1494572043
AR cache logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd sub00/vhpl29 1494572057
EN boot_ram NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd sub00/vhpl30 1494572058
AR cache_ram logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd sub00/vhpl03 1494572031
EN mem_ctrl NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd sub00/vhpl06 1494572034
AR bus_mux logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/bus_mux.vhd sub00/vhpl13 1494572041
AR ddr_init logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_init.vhd sub00/vhpl23 1494572051
EN cache NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache.vhd sub00/vhpl28 1494572056
EN mlite_cpu NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_cpu.vhd sub00/vhpl26 1494572054
EN shifter NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/shifter.vhd sub00/vhpl16 1494572044
EN top_ml410 NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd sub00/vhpl42 1494572070
AR reg_bank ram_block /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/reg_bank.vhd sub00/vhpl11 1494572039
EN cache_ram NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/cache_ram.vhd sub00/vhpl02 1494572030
AR plasma_top logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd sub00/vhpl41 1494572069
AR mem_ctrl logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mem_ctrl.vhd sub00/vhpl07 1494572035
EN control NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/control.vhd sub00/vhpl08 1494572036
AR top_ml410 logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/top_ml410.vhd sub00/vhpl43 1494572071
AR clk_gen logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/clk_gen.vhd sub00/vhpl35 1494572063
AR ddr_ctrl logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/ddr_ctrl.vhd sub00/vhpl25 1494572053
PB mlite_pack mlite_pack /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_pack.vhd sub00/vhpl01 1494572029
AR pipeline logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd sub00/vhpl21 1494572049
AR mult logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mult.vhd sub00/vhpl19 1494572047
EN uart NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd sub00/vhpl32 1494572060
EN pipeline NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pipeline.vhd sub00/vhpl20 1494572048
AR uart logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/uart.vhd sub00/vhpl33 1494572061
EN plasma_top NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/plasma_top.vhd sub00/vhpl40 1494572068
AR pc_next logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/pc_next.vhd sub00/vhpl05 1494572033
EN alu NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/alu.vhd sub00/vhpl14 1494572042
AR boot_ram logic /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/boot_ram.vhd sub00/vhpl31 1494572059
PH mlite_pack NULL /home/pdp/Repository/ProcessorDesignProject/plasma_PDP/rtl/mlite_pack.vhd sub00/vhpl00 1494572028
