<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICC_IIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICC_IIDR, CPU Interface Identification Register</h1><p>The GICC_IIDR characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the implementer and revision of the CPU interface.</p>
        <p>This 
        register
       is part of the GIC physical CPU interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p></p><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>GICC_IIDR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICC_IIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="12"><a href="#ProductID">ProductID</a></td><td class="lr" colspan="4"><a href="#Architecture_version">Architecture_version</a></td><td class="lr" colspan="4"><a href="#Revision">Revision</a></td><td class="lr" colspan="12"><a href="#Implementer">Implementer</a></td></tr></tbody></table><h4 id="ProductID">ProductID, bits [31:20]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> product identifier.</p>
            <h4 id="Architecture_version">Architecture_version, bits [19:16]
                  </h4>
              <p>The version of the GIC architecture that is implemented.</p>
            <table class="valuetable"><tr><th>Architecture_version</th><th>Meaning</th></tr><tr><td class="bitfield">0001</td><td>
                  <p>GICv1.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>GICv2.</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>GICv3 memory-mapped interface supported. Support for the System register interface is discoverable from PE registers <span class="xref">ID_PFR1</span> and <span class="xref">ID_AA64PFR0_EL1</span>.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>GICv4 memory-mapped interface supported. Support for the System register interface is discoverable from PE registers <span class="xref">ID_PFR1</span> and <span class="xref">ID_AA64PFR0_EL1</span>.</p>
                </td></tr></table>
              <p>Other values are reserved.</p>
            <h4 id="Revision">Revision, bits [15:12]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> revision number for the CPU interface.</p>
            <h4 id="Implementer">Implementer, bits [11:0]
                  </h4>
              <p>Contains the JEP106 code of the company that implemented the CPU interface.</p>
            
              <ul>
                <li>
                  Bits [11:8] are the JEP106 continuation code of the implementer. For an ARM implementation, this field is <span class="hexnumber">0x4</span>.
                </li>
                <li>
                  Bit [7] is always 0.
                </li>
                <li>
                  Bits [6:0] are the JEP106 identity code of the implementer. For an ARM implementation, bits [7:0] are therefore <span class="hexnumber">0x3B</span>.
                </li>
              </ul>
            <h2>Accessing the GICC_IIDR</h2><p>GICC_IIDR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC CPU interface</td><td>
          <span class="hexnumber">0x00FC</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
