pc_gen
mips_core
rf_stage
decoder
decode_pipe
mips_sys
muxa_ctl_reg_clr_cls
pc_gen_ctl_reg_clr_cls
pipelinedregs
ctl_FSM
r5_reg_clr_cls
jack
r32_reg_clr_cls
ext
ext_ctl_reg_clr_cls
mips_alu
reg_array
muxb_ctl_reg_clr_cls
alu_func_reg_clr_cls
alu_muxb
alu_muxa
alu
mips_dvc
exec_stage
fwd_mux
pc
mips_core/wire_BUS117
mips_core/inst_decoder_pipe
pipelinedregs/inst_U4
rf_stage/input_ext_ctl_i
pipelinedregs/wire_ext_ctl
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ext_ctl_reg_clr_cls/always_1
decode_pipe/inst_pipereg
decode_pipe/inst_idecoder
ctl_FSM/reg_CurrState
ctl_FSM/input_rst
mips_core/input_rst
rf_stage/input_rst_i
mips_sys/input_rst
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
mips_sys/input_pause
mips_core/input_pause
rf_stage/input_pause
ctl_FSM/input_pause
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_8/stmt_5
ctl_FSM/always_6/block_1/case_1/block_8
alu_muxb/input_rt
rf_stage/wire_BUS6095
rf_stage/inst_reg_bank
rf_stage/inst_rf_fwd_rt
rf_stage/inst_jack1
decode_pipe/input_ins_i
mips_sys/input_zz_ins_i
decoder/input_ins_i
decoder/assign_2_inst_func
decoder/wire_inst_func
mips_core/input_zz_ins_i
rf_stage/input_ins_i
jack/input_ins_i
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_25/stmt_8
decoder/always_1/block_1/case_1/block_25
decoder/always_1/block_1/case_1/block_6
decoder/always_1/block_1/case_1/block_6/stmt_5
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_16
decoder/always_1/block_1/case_1/block_16/stmt_5
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_13
decoder/always_1/block_1/case_1/block_13/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
decode_pipe/wire_fsm_dly
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ctl_FSM/input_id_cmd
rf_stage/input_id_cmd
decoder/always_1
decoder/always_1/block_1
decoder/always_1/block_1/case_1
decoder/reg_fsm_dly
mips_core/wire_BUS197
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
ctl_FSM/always_6/block_1/case_1/block_3
mips_sys/inst_i_mips_core
mips_sys/inst_imips_dvc
mips_sys/wire_cop_addr
muxa_ctl_reg_clr_cls/input_cls
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
muxa_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_6/block_1/case_1/block_1
muxb_ctl_reg_clr_cls/input_cls
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc/input_clr
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
decode_pipe/wire_BUS2102
decoder/reg_pc_gen_ctl
decoder/always_1/block_1/case_1/block_14
ctl_FSM/reg_NextState
ctl_FSM/always_5
ctl_FSM/always_5/block_1
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
mips_sys/wire_w_irq
muxb_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
muxa_ctl_reg_clr_cls/always_1/if_1
mips_dvc/reg_irq_req_o
pc_gen/assign_1_br_addr
pc_gen/input_imm
pipelinedregs/input_pc_gen_ctl_i
pipelinedregs/input_pause
pipelinedregs/input_muxa_ctl_i
pipelinedregs/input_muxb_ctl_i
pipelinedregs/input_ra2ex_ctl_clr
pipelinedregs/input_alu_func_i
pipelinedregs/input_ext_ctl_i
pipelinedregs/inst_U14
pipelinedregs/wire_muxb_ctl_o
ext/always_1/case_1/stmt_4
ext_ctl_reg_clr_cls/input_clr
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_14/stmt_4
decode_pipe/input_pause
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_4
ctl_FSM/reg_pc_prectl
rf_stage/inst_MAIN_FSM
rf_stage/wire_BUS1013
pc_gen/input_pc_prectl
ctl_FSM/always_6/block_1
ctl_FSM/always_6
ctl_FSM/always_6/block_1/case_1
r32_reg_clr_cls/input_clr
r5_reg_clr_cls/always_1
r5_reg_clr_cls/reg_r5_o
rf_stage/input_pc_gen_ctl
rf_stage/input_irq_i
pc_gen/wire_br_addr
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
decoder/always_1/block_1/case_1/block_6/stmt_4
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4
pipelinedregs/input_id2ra_ctl_clr
mips_core/wire_NET1606
decode_pipe/input_id2ra_ctl_clr
ctl_FSM/always_6/block_1/case_1/block_3/stmt_3
mips_core/wire_BUS6275
mips_core/wire_BUS9589
mips_core/wire_BUS5840
mips_core/wire_cop_addr_o
mips_core/wire_BUS5832
mips_core/wire_NET1640
decoder/always_1/block_1/case_1/block_6/stmt_1
decoder/reg_ext_ctl
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
decode_pipe/wire_BUS2072
ext_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/inst_U8
pipelinedregs/wire_pc_gen_ctl_o
decode_pipe/wire_pc_gen_ctl_o
mips_core/wire_BUS271
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/input_cls
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
decode_pipe/wire_BUS2040
decoder/reg_muxb_ctl
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_7
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decode_pipe/wire_BUS2094
decode_pipe/wire_alu_func_o
mips_alu/assign_1_c
mips_alu/inst_mips_alu
mips_alu/wire_alu_c
mips_core/inst_alu_pass0
mips_core/inst_iexec_stage
mips_alu/wire_c
exec_stage/wire_alu_ur_o
exec_stage/inst_MIPS_alu
exec_stage/input_muxa_ctl_i
decoder/reg_muxa_ctl
exec_stage/input_muxb_ctl_i
ext/input_ins_i
ext/wire_instr25_0
ext/assign_1_instr25_0
ext/input_ctl
ext/reg_res
ext_ctl_reg_clr_cls/always_1/if_1
ext/always_1/case_1
ext/always_1
decoder/reg_alu_func
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_6
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/wire_ext_ctl_o
rf_stage/inst_i_ext
rf_stage/wire_ext_o
rf_stage/wire_ra2ex_ctl_clr_o
decode_pipe/input_ra2ex_ctl_clr
alu_func_reg_clr_cls/input_cls
decoder/always_1/block_1/case_1/block_16/stmt_4
decode_pipe/wire_BUS2086
decode_pipe/wire_muxb_ctl_o
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_func_reg_clr_cls/input_alu_func_i
alu_func_reg_clr_cls/input_clr
pipelinedregs/wire_BUS5674
pipelinedregs/inst_U26
alu_func_reg_clr_cls/always_1/if_1
alu_func_reg_clr_cls/always_1
alu_func_reg_clr_cls/reg_alu_func_o
alu/always_1/block_1/case_1
alu/always_1
alu/always_1/block_1
alu/reg_alu_out
pipelinedregs/inst_U16
pipelinedregs/wire_alu_func_o
alu/input_alu_func
alu_func_reg_clr_cls/always_1/if_1/if_1
reg_array/wire_qb
alu_muxb/input_ctl
pipelinedregs/inst_U1
pipelinedregs/wire_BUS5483
muxb_ctl_reg_clr_cls/always_1/if_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
mips_dvc/always_6/stmt_1
mips_dvc/reg_cmd
mips_dvc/always_5
mips_dvc/always_5/if_1
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
mips_dvc/always_6
mips_core/wire_zz_pc_o
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
rf_stage/wire_id2ra_ctl_clr_o
ctl_FSM/reg_id2ra_ctl_clr
mips_alu/input_ctl
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
mips_core/input_irq_i
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_14/stmt_5
ctl_FSM/input_irq
mips_core/wire_NET1572
mips_core/wire_BUS27031
mips_core/wire_BUS7160
mips_core/wire_BUS7117
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
decode_pipe/wire_muxa_ctl_o
exec_stage/input_alu_func
exec_stage/inst_spc
exec_stage/wire_zz_spc_o
exec_stage/input_rt_i
exec_stage/inst_dmem_fw_mux
exec_stage/wire_dmem_data_ur_o
exec_stage/inst_i_alu_muxa
exec_stage/wire_BUS476
exec_stage/wire_BUS468
exec_stage/inst_i_alu_muxb
mips_core/inst_rt_reg
alu_muxa/always_1/block_1/case_1/stmt_4
alu_muxa/input_ctl
muxb_ctl_reg_clr_cls/input_muxb_ctl_i
muxb_ctl_reg_clr_cls/reg_muxb_ctl_o
alu_muxa/input_spc
rf_stage/wire_rt_o
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
rf_stage/wire_id2ra_ctl_cls_o
ctl_FSM/reg_id2ra_ctl_cls
pipelinedregs/input_id2ra_ctl_cls
decode_pipe/input_id2ra_ctl_cls
mips_core/inst_iRF_stage
pc/input_pc_i
fwd_mux/reg_dout
mips_alu/input_a
mips_alu/input_b
fwd_mux/always_1/case_1
fwd_mux/always_1
alu_muxb/reg_b_o
alu_muxb/always_1/case_1
alu_muxb/always_1
alu/input_b
alu/always_1/block_1/case_1/stmt_3
alu_muxb/always_1/case_1/stmt_2
alu/input_a
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1
alu_muxa/reg_a_o
fwd_mux/always_1/case_1/stmt_3
fwd_mux/input_din
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
exec_stage/input_pc_i
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen/always_1/if_1/block_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
pc_gen/input_pc
rf_stage/input_pc_i
rf_stage/inst_i_pc_gen
rf_stage/wire_pc_next
pc/inst_pc_latch
pc/wire_pc_o
mips_core/inst_new_pc
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
pc_gen/always_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1
r32_reg_clr_cls/always_1
r32_reg_clr_cls/reg_r32_o
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/reg_pc_next
pc_gen/always_1/if_1
pc_gen/always_1
r32_reg_clr_cls/always_1/if_1/if_1
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U7/expr_1
alu_muxa/always_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
mips_alu/assign_1_c/expr_1
mips_alu/assign_1_c/expr_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ext/always_1/case_1/cond
pipelinedregs/inst_U26/expr_1
alu_func_reg_clr_cls/always_1/if_1/if_1/cond
alu_func_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/cond
alu/always_1/block_1/case_1/cond
r32_reg_clr_cls/always_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
alu_muxb/always_1/case_1/cond
muxb_ctl_reg_clr_cls/always_1/if_1/if_1/cond
alu/always_1/block_1/case_1/stmt_3/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
