{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1467003113661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1467003113661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 00:51:53 2016 " "Processing started: Mon Jun 27 00:51:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1467003113661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1467003113661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c vgatest --generate_symbol=D:/0/quartus/snake/verilog/snake_controller.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c vgatest --generate_symbol=D:/0/quartus/snake/verilog/snake_controller.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1467003113661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_controller.v(64) " "Verilog HDL information at snake_controller.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/snake_controller.v" "" { Text "D:/0/quartus/snake/verilog/snake_controller.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1467003113944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_controller.v(120) " "Verilog HDL information at snake_controller.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/snake_controller.v" "" { Text "D:/0/quartus/snake/verilog/snake_controller.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1467003113944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake_controller.v(160) " "Verilog HDL information at snake_controller.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "verilog/snake_controller.v" "" { Text "D:/0/quartus/snake/verilog/snake_controller.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1467003113944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "758 " "Peak virtual memory: 758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1467003113951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 00:51:53 2016 " "Processing ended: Mon Jun 27 00:51:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1467003113951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1467003113951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1467003113951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1467003113951 ""}
