
main:     file format elf32-littleriscv
main
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x0000020c memsz 0x0000020c flags r-x
    LOAD off    0x00002000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000100 memsz 0x00001100 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000204  00000000  00000000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00000008  00000204  00000204  00001204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 _test         00000100  00008000  00008000  00002000  2**0
                  ALLOC
  3 .data         00000000  00008100  00008100  00002100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000000  00008100  00008100  00002100  2**0
                  ALLOC
  5 .stack        00001000  00008100  00008100  00002100  2**0
                  ALLOC
  6 .riscv.attributes 0000001a  00000000  00000000  00002100  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00000204 l    d  .rodata	00000000 .rodata
00008000 l    d  _test	00000000 _test
00008100 l    d  .data	00000000 .data
00008100 l    d  .bss	00000000 .bss
00008100 l    d  .stack	00000000 .stack
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    df *ABS*	00000000 setup.o
00000084 l       .text	00000000 init_bss
00000104 l       .text	00000000 fill_block
0000009c l       .text	00000000 init_sbss
000000b4 l       .text	00000000 write_stack_pattern
000000cc l       .text	00000000 init_stack
000000d4 l       .text	00000000 write_test_pattern
000000ec l       .text	00000000 SystemInit
000000f0 l       .text	00000000 SystemExit
00000100 l       .text	00000000 dead_loop
00000114 l       .text	00000000 fb_end
00000000 l    df *ABS*	00000000 main.o
00000140 l       .text	00000000 mul1pos
00000150 l       .text	00000000 mul2pos
00000168 l       .text	00000000 no_add0
00000184 l       .text	00000000 loop
0000019c l       .text	00000000 no_add
000001bc l       .text	00000000 last_iter
000001d4 l       .text	00000000 no_add30
000001f0 l       .text	00000000 res_pos
00008000 g       _test	00000000 _test_start
00008100 g       _test	00000000 __sbss_start
00008900 g       _test	00000000 _gp
00008100 g       _test	00000000 _test_end
00000100 g       *ABS*	00000000 _TEST_SIZE
0000020c g       .rodata	00000000 __rodata_end
00008100 g       .bss	00000000 __bss_end
00000208 g       .rodata	00000000 mul2
00008100 g       _test	00000000 __sbss_end
00000000 g       .text	00000000 _start
00000204 g       .rodata	00000000 __rodata_start
00008100 g       .data	00000000 __data_end
00000204 g       .rodata	00000000 mul1
00008100 g       .bss	00000000 __bss_start
00001000 g       *ABS*	00000000 _STACK_SIZE
0000fffc g       .stack	00000000 _sim_end
00000118 g       .text	00000000 main
00008100 g       .stack	00000000 _stack_end
00009100 g       .stack	00000000 __stack
00010000 g       .stack	00000000 _end
00009100 g       .stack	00000000 _stack
00008100 g       .data	00000000 __data_start


Contents of section .text:
 0000 93000000 13010000 93010000 13020000  ................
 0010 93020000 13030000 93030000 13040000  ................
 0020 93040000 13050000 93050000 13060000  ................
 0030 93060000 13070000 93070000 13080000  ................
 0040 93080000 13090000 93090000 130a0000  ................
 0050 930a0000 130b0000 930b0000 130c0000  ................
 0060 930c0000 130d0000 930d0000 130e0000  ................
 0070 930e0000 130f0000 930f0000 97910000  ................
 0080 93814188 17850000 1305c507 97850000  ..A.............
 0090 93850507 13060000 ef00c006 17850000  ................
 00a0 13054506 97850000 93858505 13060000  ..E.............
 00b0 ef004005 17850000 1305c504 97950000  ..@.............
 00c0 93850504 13060000 ef00c003 17910000  ................
 00d0 13014103 17850000 1305c5f2 97850000  ..A.............
 00e0 93850502 13060000 ef00c001 ef00c002  ................
 00f0 97020100 9382c2f0 1303f0ff 23a06200  ............#.b.
 0100 6f000000 6378b500 2320c500 13054500  o...cx..# ....E.
 0110 6ff05fff 67800000 37060080 9306f0ff  o._.g...7.......
 0120 17030000 0323430e 97030000 83a3030e  .....#C.........
 0130 b37ec300 63860e00 3343d300 13031300  .~..c...3C......
 0140 33ffc300 63060f00 b3c3d300 93831300  3...c...........
 0150 33c7ee01 931ef301 93050000 6306d001  3...........c...
 0160 13850300 130e0000 13531300 b3fec300  .........S......
 0170 93defe01 93931300 131e1e00 330ede01  ............3...
 0180 930f0003 931ef301 630ad001 33057500  ........c...3.u.
 0190 333f7500 b30ecf01 b385d501 13531300  3?u..........S..
 01a0 b3fec300 93931300 131e1e00 93defe01  ................
 01b0 330ede01 938fffff e3960ffc 931ef301  3...............
 01c0 630ad001 33057500 333f7500 b30ecf01  c...3.u.3?u.....
 01d0 b385d501 635e0700 3345d500 13070500  ....c^..3E......
 01e0 13051500 3337e500 b3c5d500 b385e500  ....37..........
 01f0 97820000 938202e1 23a0a200 23a2b200  ........#...#...
 0200 67800000                             g...            
Contents of section .rodata:
 0204 4d3c2b1a 32547698                    M<+.2Tv.        
Contents of section .riscv.attributes:
 0000 41190000 00726973 63760001 0f000000  A....riscv......
 0010 05727633 32693270 3000               .rv32i2p0.      

Disassembly of section .text:

00000000 <_start>:
   0:	00000093          	li	ra,0
   4:	00000113          	li	sp,0
   8:	00000193          	li	gp,0
   c:	00000213          	li	tp,0
  10:	00000293          	li	t0,0
  14:	00000313          	li	t1,0
  18:	00000393          	li	t2,0
  1c:	00000413          	li	s0,0
  20:	00000493          	li	s1,0
  24:	00000513          	li	a0,0
  28:	00000593          	li	a1,0
  2c:	00000613          	li	a2,0
  30:	00000693          	li	a3,0
  34:	00000713          	li	a4,0
  38:	00000793          	li	a5,0
  3c:	00000813          	li	a6,0
  40:	00000893          	li	a7,0
  44:	00000913          	li	s2,0
  48:	00000993          	li	s3,0
  4c:	00000a13          	li	s4,0
  50:	00000a93          	li	s5,0
  54:	00000b13          	li	s6,0
  58:	00000b93          	li	s7,0
  5c:	00000c13          	li	s8,0
  60:	00000c93          	li	s9,0
  64:	00000d13          	li	s10,0
  68:	00000d93          	li	s11,0
  6c:	00000e13          	li	t3,0
  70:	00000e93          	li	t4,0
  74:	00000f13          	li	t5,0
  78:	00000f93          	li	t6,0
  7c:	00009197          	auipc	gp,0x9
  80:	88418193          	addi	gp,gp,-1916 # 8900 <_gp>

00000084 <init_bss>:
  84:	00008517          	auipc	a0,0x8
  88:	07c50513          	addi	a0,a0,124 # 8100 <__sbss_end>
  8c:	00008597          	auipc	a1,0x8
  90:	07058593          	addi	a1,a1,112 # 80fc <_test_start+0xfc>
  94:	00000613          	li	a2,0
  98:	06c000ef          	jal	ra,104 <fill_block>

0000009c <init_sbss>:
  9c:	00008517          	auipc	a0,0x8
  a0:	06450513          	addi	a0,a0,100 # 8100 <__sbss_end>
  a4:	00008597          	auipc	a1,0x8
  a8:	05858593          	addi	a1,a1,88 # 80fc <_test_start+0xfc>
  ac:	00000613          	li	a2,0
  b0:	054000ef          	jal	ra,104 <fill_block>

000000b4 <write_stack_pattern>:
  b4:	00008517          	auipc	a0,0x8
  b8:	04c50513          	addi	a0,a0,76 # 8100 <__sbss_end>
  bc:	00009597          	auipc	a1,0x9
  c0:	04058593          	addi	a1,a1,64 # 90fc <_gp+0x7fc>
  c4:	00000613          	li	a2,0
  c8:	03c000ef          	jal	ra,104 <fill_block>

000000cc <init_stack>:
  cc:	00009117          	auipc	sp,0x9
  d0:	03410113          	addi	sp,sp,52 # 9100 <__stack>

000000d4 <write_test_pattern>:
  d4:	00008517          	auipc	a0,0x8
  d8:	f2c50513          	addi	a0,a0,-212 # 8000 <_test_start>
  dc:	00008597          	auipc	a1,0x8
  e0:	02058593          	addi	a1,a1,32 # 80fc <_test_start+0xfc>
  e4:	00000613          	li	a2,0
  e8:	01c000ef          	jal	ra,104 <fill_block>

000000ec <SystemInit>:
  ec:	02c000ef          	jal	ra,118 <main>

000000f0 <SystemExit>:
  f0:	00010297          	auipc	t0,0x10
  f4:	f0c28293          	addi	t0,t0,-244 # fffc <_sim_end>
  f8:	fff00313          	li	t1,-1
  fc:	0062a023          	sw	t1,0(t0)

00000100 <dead_loop>:
 100:	0000006f          	j	100 <dead_loop>

00000104 <fill_block>:
 104:	00b57863          	bleu	a1,a0,114 <fb_end>
 108:	00c52023          	sw	a2,0(a0)
 10c:	00450513          	addi	a0,a0,4
 110:	ff5ff06f          	j	104 <fill_block>

00000114 <fb_end>:
 114:	00008067          	ret

00000118 <main>:
 118:	80000637          	lui	a2,0x80000
 11c:	fff00693          	li	a3,-1
 120:	00000317          	auipc	t1,0x0
 124:	0e432303          	lw	t1,228(t1) # 204 <__rodata_start>
 128:	00000397          	auipc	t2,0x0
 12c:	0e03a383          	lw	t2,224(t2) # 208 <mul2>
 130:	00c37eb3          	and	t4,t1,a2
 134:	000e8663          	beqz	t4,140 <mul1pos>
 138:	00d34333          	xor	t1,t1,a3
 13c:	00130313          	addi	t1,t1,1

00000140 <mul1pos>:
 140:	00c3ff33          	and	t5,t2,a2
 144:	000f0663          	beqz	t5,150 <mul2pos>
 148:	00d3c3b3          	xor	t2,t2,a3
 14c:	00138393          	addi	t2,t2,1

00000150 <mul2pos>:
 150:	01eec733          	xor	a4,t4,t5
 154:	01f31e93          	slli	t4,t1,0x1f
 158:	00000593          	li	a1,0
 15c:	01d00663          	beq	zero,t4,168 <no_add0>
 160:	00038513          	mv	a0,t2
 164:	00000e13          	li	t3,0

00000168 <no_add0>:
 168:	00135313          	srli	t1,t1,0x1
 16c:	00c3feb3          	and	t4,t2,a2
 170:	01fede93          	srli	t4,t4,0x1f
 174:	00139393          	slli	t2,t2,0x1
 178:	001e1e13          	slli	t3,t3,0x1
 17c:	01de0e33          	add	t3,t3,t4
 180:	03000f93          	li	t6,48

00000184 <loop>:
 184:	01f31e93          	slli	t4,t1,0x1f
 188:	01d00a63          	beq	zero,t4,19c <no_add>
 18c:	00750533          	add	a0,a0,t2
 190:	00753f33          	sltu	t5,a0,t2
 194:	01cf0eb3          	add	t4,t5,t3
 198:	01d585b3          	add	a1,a1,t4

0000019c <no_add>:
 19c:	00135313          	srli	t1,t1,0x1
 1a0:	00c3feb3          	and	t4,t2,a2
 1a4:	00139393          	slli	t2,t2,0x1
 1a8:	001e1e13          	slli	t3,t3,0x1
 1ac:	01fede93          	srli	t4,t4,0x1f
 1b0:	01de0e33          	add	t3,t3,t4
 1b4:	ffff8f93          	addi	t6,t6,-1
 1b8:	fc0f96e3          	bnez	t6,184 <loop>

000001bc <last_iter>:
 1bc:	01f31e93          	slli	t4,t1,0x1f
 1c0:	01d00a63          	beq	zero,t4,1d4 <no_add30>
 1c4:	00750533          	add	a0,a0,t2
 1c8:	00753f33          	sltu	t5,a0,t2
 1cc:	01cf0eb3          	add	t4,t5,t3
 1d0:	01d585b3          	add	a1,a1,t4

000001d4 <no_add30>:
 1d4:	00075e63          	bgez	a4,1f0 <res_pos>
 1d8:	00d54533          	xor	a0,a0,a3
 1dc:	00050713          	mv	a4,a0
 1e0:	00150513          	addi	a0,a0,1
 1e4:	00e53733          	sltu	a4,a0,a4
 1e8:	00d5c5b3          	xor	a1,a1,a3
 1ec:	00e585b3          	add	a1,a1,a4

000001f0 <res_pos>:
 1f0:	00008297          	auipc	t0,0x8
 1f4:	e1028293          	addi	t0,t0,-496 # 8000 <_test_start>
 1f8:	00a2a023          	sw	a0,0(t0)
 1fc:	00b2a223          	sw	a1,4(t0)
 200:	00008067          	ret
