// Seed: 152573339
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  logic id_3;
  assign id_0 = id_1;
  assign (supply1, highz0) id_0 = id_3;
endmodule
`timescale 1 ps / 1 ps
