diff --git a/arch/arm64/boot/dts/marvell/armada-7040-tg48m-p.dts b/arch/arm64/boot/dts/marvell/armada-7040-tg48m-p.dts
new file mode 100644
index 0000000..0eda414
--- /dev/null
+++ b/arch/arm64/boot/dts/marvell/armada-7040-tg48m-p.dts
@@ -0,0 +1,190 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (C) 2016 Marvell Technology Group Ltd.
+ *
+ * Device Tree file fo Target TG48M-P Board
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include "armada-7040.dtsi"
+
+/ {
+	model = "TARGET TG48M-P BOARD";
+	compatible = "marvell,armada-7040-TG48M-P", "marvell,armada7040",
+		     "marvell,armada-ap806-quad", "marvell,armada-ap806";
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x0 0x0 0x80000000>;
+	};
+
+	aliases {
+		ethernet0 = &cp0_eth0;
+	};
+
+        leds {
+            compatible = "gpio-leds";
+            fan-green {
+                gpios = <&cp0_gpio1 11 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "fanLedGreen";
+            };
+            fan-amber {
+                gpios = <&cp0_gpio1 14 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "fanLedAmber";
+            };
+            psu-green {
+                gpios = <&cp0_gpio1 2 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "psuLedGreen";
+            };
+            psu-amber {
+                gpios = <&cp0_gpio1 3 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "psuLedAmber";
+            };
+            sys-green{
+                gpios = <&cp0_gpio2 2 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "sysLedGreen";
+            };
+            sys-amber{
+                gpios = <&cp0_gpio1 31 GPIO_ACTIVE_HIGH>;
+                default-status = "off";
+                label = "sysLedAmber";
+            };
+        };
+
+        i2cmux {
+            compatible = "i2c-mux-gpio";
+            #address-cells = <1>;
+            #size-cells = <0>;
+            mux-gpios = <&cp0_gpio1 22 0 &cp0_gpio1 23 0>;
+            i2c-parent = <&cp0_i2c1>;
+
+            i2c@0 {
+                reg = <0>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+            };
+
+            i2c@1 {
+                reg = <1>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+            };
+
+            i2c@2 {
+                reg = <2>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+            };
+
+            i2c@3 {
+                reg = <3>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+            };
+        };
+};
+
+&i2c0 {
+    status = "okay";
+    clock-frequency = <100000>;
+};
+
+&spi0 {
+	status = "okay";
+	spi-flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "w25q128jv";
+                reg = <0>;
+                spi-max-frequency = <104000000>;
+                mtd0@00000000 {
+                    label = "U-Boot";
+                    reg = <0x00000000 0x00200000>;
+                    read-only;
+                };
+                mtd1@00200000 {
+                    label = "uboot-env";
+                    reg = <0x00200000 0x01000000>;
+                };
+	};
+};
+
+&uart0 {
+	status = "okay";
+	pinctrl-0 = <&uart0_pins>;
+	pinctrl-names = "default";
+};
+
+
+&cp0_pcie0 {
+        num-lanes = <4>;
+	status = "okay";
+};
+
+&cp0_pcie1 {
+	status = "okay";
+};
+
+&cp0_i2c0 {
+    status = "okay";
+    clock-frequency = <100000>;
+    adt7473@2e {
+        compatible = "adi,adt7473";
+        reg = <0x2e>;
+    };
+
+    lm75a@4a {
+        compatible = "ti,tmp75";
+        reg = <0x4a>;
+    };
+
+    lm75a@4b {
+        compatible = "ti,tmp75";
+        reg = <0x4b>;
+    };
+
+    eeprom@57 {
+        compatible = "atmel,24c64";
+        reg = <0x50>;
+    };
+};
+
+&cp0_i2c1 {
+    clock-frequency = <100000>;
+    status = "okay";
+};
+
+&cp0_sata0 {
+	status = "okay";
+};
+
+&cp0_usb3_0 {
+        /*USB2.0*/
+	status = "okay";
+};
+
+&cp0_mdio {
+	status = "okay";
+	phy0: ethernet-phy@0 {
+		reg = <0>;
+	};
+};
+
+&cp0_ethernet {
+	status = "okay";
+};
+
+&cp0_eth0 {
+	status = "okay";
+	phy = <&phy0>;
+	phy-mode = "sgmii";
+};
