{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 13:57:19 2020 " "Info: Processing started: Fri Nov 27 13:57:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "iOp_B\[2\] oEqual 9.762 ns Longest " "Info: Longest tpd from source pin \"iOp_B\[2\]\" to destination pin \"oEqual\" is 9.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns iOp_B\[2\] 1 PIN PIN_C17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C17; Fanout = 2; PIN Node = 'iOp_B\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iOp_B[2] } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.540 ns) + CELL(0.436 ns) 5.833 ns Adder_4:C101\|Add0~39 2 COMB LCCOMB_X11_Y1_N6 1 " "Info: 2: + IC(4.540 ns) + CELL(0.436 ns) = 5.833 ns; Loc. = LCCOMB_X11_Y1_N6; Fanout = 1; COMB Node = 'Adder_4:C101\|Add0~39'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.976 ns" { iOp_B[2] Adder_4:C101|Add0~39 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.958 ns Adder_4:C101\|Add0~42 3 COMB LCCOMB_X11_Y1_N8 4 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.958 ns; Loc. = LCCOMB_X11_Y1_N8; Fanout = 4; COMB Node = 'Adder_4:C101\|Add0~42'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Adder_4:C101|Add0~39 Adder_4:C101|Add0~42 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.378 ns) 6.663 ns Compar_4:C001\|EQU~192 4 COMB LCCOMB_X11_Y1_N14 1 " "Info: 4: + IC(0.327 ns) + CELL(0.378 ns) = 6.663 ns; Loc. = LCCOMB_X11_Y1_N14; Fanout = 1; COMB Node = 'Compar_4:C001\|EQU~192'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.705 ns" { Adder_4:C101|Add0~42 Compar_4:C001|EQU~192 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 7.127 ns Compar_4:C001\|EQU~191 5 COMB LCCOMB_X11_Y1_N10 1 " "Info: 5: + IC(0.236 ns) + CELL(0.228 ns) = 7.127 ns; Loc. = LCCOMB_X11_Y1_N10; Fanout = 1; COMB Node = 'Compar_4:C001\|EQU~191'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.464 ns" { Compar_4:C001|EQU~192 Compar_4:C001|EQU~191 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(1.972 ns) 9.762 ns oEqual 6 PIN PIN_AA16 0 " "Info: 6: + IC(0.663 ns) + CELL(1.972 ns) = 9.762 ns; Loc. = PIN_AA16; Fanout = 0; PIN Node = 'oEqual'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.635 ns" { Compar_4:C001|EQU~191 oEqual } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (AdderComparator 4 bit)/aaa/aaa.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.996 ns ( 40.93 % ) " "Info: Total cell delay = 3.996 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.766 ns ( 59.07 % ) " "Info: Total interconnect delay = 5.766 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "9.762 ns" { iOp_B[2] Adder_4:C101|Add0~39 Adder_4:C101|Add0~42 Compar_4:C001|EQU~192 Compar_4:C001|EQU~191 oEqual } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "9.762 ns" { iOp_B[2] {} iOp_B[2]~combout {} Adder_4:C101|Add0~39 {} Adder_4:C101|Add0~42 {} Compar_4:C001|EQU~192 {} Compar_4:C001|EQU~191 {} oEqual {} } { 0.000ns 0.000ns 4.540ns 0.000ns 0.327ns 0.236ns 0.663ns } { 0.000ns 0.857ns 0.436ns 0.125ns 0.378ns 0.228ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Allocated 4383 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 13:57:34 2020 " "Info: Processing ended: Fri Nov 27 13:57:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
