<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-628-524  </DOCNO><DOCID>08 628 524.andO;</DOCID><JOURNAL>IBM Journal of Research and Development  March-May 1990 v34 n2-3p355(8).andM;</JOURNAL><TITLE>Design for testability and diagnosis in a VLSI CMOS System/370processor.andO;</TITLE><AUTHOR>Starke, Cordt W.andM;</AUTHOR><TEXT><ABSTRACT>This paper describes the design for testability and diagnosis inan IBM System/370 processor based on VLSI CMOS technology.andP;  Thedesign incorporates built-in pseudorandom-pattern selftest and theboundary-scan technique.andP;  this technique permits the migration oftests generated for component-level to higher-level packages suchas printed circuit boards and the system.andP;  Consequently, theexpense for testing of higher-level packages can be reduced, andthe test equipment for the processor can be simplified.andP;  Thedesign also offers economical diagnostic capability.andP;  (Reprintedby permission of the publisher.)andM;</ABSTRACT></TEXT><DESCRIPT>Company:   International Business Machines Corp. (products).andO;Product:   IBM System/370 (Mainframe computer) (testing).andO;Topic:     Research and DevelopmentResearch DesignMicroprocessorsVery-Large-Scale IntegrationComplementary Metal Oxide SemiconductorsCost Reduction.andO;Feature:   illustrationchart.andO;Caption:   The MISR macro. (chart)Chip-level design for self-test. (chart)LSSD double-latch design. (chart)andM;</DESCRIPT></DOC>