Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb  6 01:57:45 2026
| Host         : SURAJPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrap_control_sets_placed.rpt
| Design       : top_wrap
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        | u_wrap/data_reg[31]_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | u_wrap/valid_reg00_out | u_wrap/data_reg[31]_i_2_n_0 |               16 |             32 |
+----------------+------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


