$date
	Tue Jun 24 13:32:24 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_controller $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 # REack $end
$var wire 1 $ Rreq $end
$var wire 1 % clk $end
$var wire 1 & sample $end
$var reg 1 ' Err0 $end
$var reg 1 ( Err1 $end
$var reg 1 ) LEack $end
$var reg 1 * Lreq $end
$var reg 1 + REreq $end
$var reg 1 , Rack $end
$var reg 2 - counter_error [1:0] $end
$var reg 2 . counter_rack [1:0] $end
$var integer 32 / done [31:0] $end
$var integer 32 0 i [31:0] $end
$var reg 1 1 rst $end
$var reg 1 2 state $end
$scope module uut $end
$var wire 1 3 Err0 $end
$var wire 1 4 Err0_ $end
$var wire 1 5 Err1 $end
$var wire 1 6 Err1_ $end
$var wire 1 7 INTERNAL2 $end
$var wire 1 8 INTERNAL21 $end
$var wire 1 9 INTERNAL31 $end
$var wire 1 : INTERNAL41 $end
$var wire 1 ; INTERNAL51 $end
$var wire 1 < INTERNAL52 $end
$var wire 1 = LEack $end
$var wire 1 ! LEreq $end
$var wire 1 " Lack $end
$var wire 1 > Lreq $end
$var wire 1 # REack $end
$var wire 1 ? REack_ $end
$var wire 1 @ REreq $end
$var wire 1 A REreq_ $end
$var wire 1 B Rack $end
$var wire 1 C Rack_ $end
$var wire 1 $ Rreq $end
$var wire 1 D a $end
$var wire 1 E a_ $end
$var wire 1 F b $end
$var wire 1 G b_ $end
$var wire 1 % clk $end
$var wire 1 H goLM $end
$var wire 1 I goLM_ $end
$var wire 1 J goML $end
$var wire 1 K rst $end
$var wire 1 & sample $end
$var wire 1 L sample_ $end
$scope module U11 $end
$var wire 1 $ A $end
$var wire 1 C B $end
$var wire 1 $ C $end
$var wire 1 H D $end
$var wire 1 C E $end
$var wire 1 H F $end
$var wire 1 M INTERNAL1 $end
$var wire 1 N INTERNAL2 $end
$var wire 1 O INTERNAL3 $end
$var wire 1 P INTERNAL4 $end
$var wire 1 7 Z $end
$upscope $end
$scope module U12 $end
$var wire 1 K A $end
$var wire 1 7 B $end
$var wire 1 Q INTERNAL1 $end
$var wire 1 $ Z $end
$upscope $end
$scope module U21 $end
$var wire 1 J A $end
$var wire 1 # B $end
$var wire 1 F C $end
$var wire 1 $ D $end
$var wire 1 D E $end
$var wire 1 $ F $end
$var wire 1 R INTERNAL1 $end
$var wire 1 S INTERNAL2 $end
$var wire 1 T INTERNAL3 $end
$var wire 1 8 Z $end
$upscope $end
$scope module U22 $end
$var wire 1 E A $end
$var wire 1 G B $end
$var wire 1 # C $end
$var wire 1 8 D $end
$var wire 1 U INTERNAL1 $end
$var wire 1 V INTERNAL2 $end
$var wire 1 ? Z $end
$upscope $end
$scope module U23 $end
$var wire 1 K A $end
$var wire 1 ? B $end
$var wire 1 W INTERNAL1 $end
$var wire 1 # Z $end
$upscope $end
$scope module U31 $end
$var wire 1 I A $end
$var wire 1 B B $end
$var wire 1 # C $end
$var wire 1 H D $end
$var wire 1 C E $end
$var wire 1 ? F $end
$var wire 1 X INTERNAL1 $end
$var wire 1 Y INTERNAL2 $end
$var wire 1 Z INTERNAL3 $end
$var wire 1 9 Z $end
$upscope $end
$scope module U32 $end
$var wire 1 3 A $end
$var wire 1 5 B $end
$var wire 1 9 C $end
$var wire 1 [ INTERNAL1 $end
$var wire 1 % Z $end
$upscope $end
$scope module U41 $end
$var wire 1 A A $end
$var wire 1 # B $end
$var wire 1 @ C $end
$var wire 1 ? D $end
$var wire 1 \ INTERNAL1 $end
$var wire 1 ] INTERNAL2 $end
$var wire 1 ^ INTERNAL3 $end
$var wire 1 : Z $end
$upscope $end
$scope module U42 $end
$var wire 1 D A $end
$var wire 1 F B $end
$var wire 1 : C $end
$var wire 1 _ INTERNAL1 $end
$var wire 1 & Z $end
$upscope $end
$scope module U51 $end
$var wire 1 L A $end
$var wire 1 J B $end
$var wire 1 K C $end
$var wire 1 5 D $end
$var wire 1 $ E $end
$var wire 1 ` INTERNAL1 $end
$var wire 1 a INTERNAL2 $end
$var wire 1 b INTERNAL3 $end
$var wire 1 ; Z $end
$upscope $end
$scope module U52 $end
$var wire 1 6 A $end
$var wire 1 4 B $end
$var wire 1 # C $end
$var wire 1 3 D $end
$var wire 1 $ E $end
$var wire 1 c INTERNAL1 $end
$var wire 1 d INTERNAL2 $end
$var wire 1 e INTERNAL3 $end
$var wire 1 < Z $end
$upscope $end
$scope module U53 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 f INTERNAL1 $end
$var wire 1 J Z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xf
0e
xd
xc
0b
0a
0`
x_
0^
x]
x\
x[
0Z
0Y
0X
xW
xV
xU
xT
xS
xR
xQ
0P
0O
xN
xM
xL
0K
xJ
zI
0H
xG
xF
xE
xD
zC
0B
zA
0@
x?
0>
0=
x<
z;
x:
z9
x8
x7
z6
05
z4
03
12
01
b1 0
b0 /
b0 .
b0 -
0,
0+
0*
0)
0(
0'
x&
x%
z$
z#
x"
0!
$end
#1000
0c
0\
0M
1[
0V
0R
0S
0d
0]
0N
0T
1;
19
0#
0$
14
16
1I
1A
1C
0D
#2000
1f
1_
0Q
0U
1<
1:
17
0%
08
1E
#3000
0W
0J
0"
0&
1?
#4000
1L
#15000
0F
#16000
1G
#30000
11
1K
#32000
1*
1!
1>
#52000
1M
1X
1P
1Z
1)
1H
1=
#53000
1Q
0[
07
09
0I
#54000
1O
1N
1$
1%
#74000
1\
1^
1+
1@
#75000
0_
0:
0A
#76000
1&
#77000
0L
#81000
1c
1[
1e
1'
13
#82000
0f
1T
1_
0<
0%
04
1D
#83000
1U
1J
1"
18
0&
0E
#84000
0X
0\
1`
1W
0Z
0^
1a
0?
1L
#85000
1R
19
1:
0;
1#
#88000
0c
0e
b1 -
0'
03
#89000
1c
1d
0T
1<
14
0D
#90000
1V
0<
1E
#93000
0*
0!
0>
#105000
b1 .
1,
1B
#106000
0N
0P
0C
#113000
0M
0O
0)
0H
0=
#114000
1X
0Q
1Y
17
1I
#115000
0[
09
0$
#116000
1%
#135000
0+
0@
#136000
1\
1]
1A
#137000
0_
0:
#138000
1&
#139000
0`
0a
0L
#140000
1;
#143000
1[
1'
13
#144000
0c
0d
1_
0%
04
1D
#145000
1f
0V
1<
0&
0E
#146000
0R
0J
0"
1L
#147000
0U
08
#148000
0W
1?
#149000
0X
0\
0Y
0]
0#
#150000
19
1:
02
b0 -
0'
03
#151000
14
0D
#152000
1E
#156000
1*
1!
1>
#169000
b10 .
0,
0B
#170000
1C
#176000
1M
1X
1P
1Z
1)
1H
1=
#177000
1Q
0[
07
09
0I
#178000
1O
1N
1$
1%
#198000
1\
1^
1+
1@
#199000
0_
0:
0A
#200000
1&
#201000
0L
#205000
1`
1[
1b
1(
15
#206000
0f
0;
0%
06
#207000
1J
1"
#217000
0*
0!
0>
#220000
1S
1_
1F
#221000
1U
18
0&
0G
#222000
0X
0\
1W
0Z
0^
1a
0?
1L
#223000
1R
19
1:
1#
#226000
0b
b1 -
0(
05
#227000
1c
1d
16
#228000
0<
#237000
0O
0P
0)
0H
0=
#238000
1I
#241000
0S
0F
#242000
1V
1G
#243000
1X
1Y
b11 .
1,
1B
#244000
0M
0[
0N
09
0C
#245000
0Q
17
1%
#246000
0$
#266000
0+
0@
#267000
1\
1]
1A
#268000
0_
0:
#269000
1&
#270000
0`
0a
0L
#271000
1;
#274000
1[
1(
15
#275000
0c
0d
0%
06
#276000
1f
1<
#277000
0R
0J
0"
#278000
08
#287000
1*
1!
1>
#289000
1_
1F
#290000
0U
0V
0&
0G
#291000
0W
1?
1L
#292000
0X
0\
0Y
0]
0#
#293000
19
1:
#295000
12
b0 -
0(
05
#296000
16
#307000
1)
1H
1=
#308000
0I
#310000
0F
#311000
1G
#342000
b0 .
0,
0B
#343000
1M
1X
1P
1Z
1C
#344000
1Q
0[
07
09
#345000
1O
1N
1$
1%
#365000
1\
1^
1+
1@
#366000
0_
0:
0A
#367000
1&
#368000
0L
#372000
1c
1[
1e
1'
13
#373000
0f
1T
1_
0<
0%
04
1D
#374000
1U
1J
1"
18
0&
0E
#375000
0X
0\
1`
1W
0Z
0^
1a
0?
1L
#376000
1R
19
1:
0;
1#
#379000
0c
0e
b1 -
0'
03
#380000
1c
1d
0T
1<
14
0D
#381000
1V
0<
1E
#384000
0*
0!
0>
#396000
b1 .
1,
1B
#397000
0N
0P
0C
#404000
0M
0O
0)
0H
0=
#405000
1X
0Q
1Y
17
1I
#406000
0[
09
0$
#407000
1%
#426000
0+
0@
#427000
1\
1]
1A
#428000
0_
0:
#429000
1&
#430000
0`
0a
0L
#431000
1;
#434000
1[
1'
13
#435000
0c
0d
1_
0%
04
1D
#436000
1f
0V
1<
0&
0E
#437000
0R
0J
0"
1L
#438000
0U
08
#439000
0W
1?
#440000
0X
0\
0Y
0]
0#
#441000
19
1:
02
b0 -
0'
03
#442000
14
0D
#443000
1E
#447000
1*
1!
1>
#460000
b10 .
0,
0B
#461000
1C
#467000
1M
1X
1P
1Z
1)
1H
1=
#468000
1Q
0[
07
09
0I
#469000
1O
1N
1$
1%
#489000
1\
1^
1+
1@
#490000
0_
0:
0A
#491000
1&
#492000
0L
#496000
1`
1[
1b
1(
15
#497000
0f
0;
0%
06
#498000
1J
1"
#508000
0*
0!
0>
#511000
1S
1_
1F
#512000
1U
18
0&
0G
#513000
0X
0\
1W
0Z
0^
1a
0?
1L
#514000
1R
19
1:
1#
#517000
0b
b1 -
0(
05
#518000
1c
1d
16
#519000
0<
#528000
0O
0P
0)
0H
0=
#529000
1I
#532000
0S
0F
