<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: continuous assignment with delay test
rc: 1 (means success: 0)
should_fail_because: Illegal to procedurally assign to wire, IEEE Table 10-1
tags: 10.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-10
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
defines: 
time_elapsed: 0.069s
ram usage: 11020 KB
</pre>
<pre class="log">

sh scr.sh --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-10 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
+ verilator --cc -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/tests/chapter-10 --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
%Error-PROCASSWIRE: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-14" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:14</a>:2: Procedural assignment to wire, perhaps intended var (IEEE 1800-2017 6.5): &#39;w&#39;
                                                                                                  : ... In instance top
%Error: Exiting due to 1 error(s)
        ... See the manual and https://verilator.org for more assistance.
+ exit 1

</pre>
</body>