============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 16:55:20 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
RUN-1001 : Project manager successfully analyzed 32 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 36932423778304"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 6057/19 useful/useless nets, 4817/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 5878/8 useful/useless nets, 5086/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 5862/16 useful/useless nets, 5074/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 5714/15 useful/useless nets, 4926/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 6024/2 useful/useless nets, 5237/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 22784, tnet num: 6024, tinst num: 5236, tnode num: 30006, tedge num: 36187.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.324315s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (82.6%)

RUN-1004 : used memory is 183 MB, reserved memory is 147 MB, peak memory is 222 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.336279s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (80.3%)

RUN-1004 : used memory is 183 MB, reserved memory is 147 MB, peak memory is 222 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/dpc/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/dpc/pclk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 4721 instances
RUN-0007 : 1600 luts, 2241 seqs, 583 mslices, 209 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 5508 nets
RUN-1001 : 3665 nets have 2 pins
RUN-1001 : 1324 nets have [3 - 5] pins
RUN-1001 : 372 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |    1616     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |     27      
RUN-1001 :   Yes  |  No   |  Yes  |     437     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  22   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 44
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4719 instances, 1600 luts, 2241 seqs, 792 slices, 131 macros(792 instances: 583 mslices 209 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 1309 pins
PHY-0007 : Cell area utilization is 16%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21662, tnet num: 5506, tinst num: 4719, tnode num: 28785, tedge num: 35073.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.811446s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (46.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.28121e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4719.
PHY-3001 : End clustering;  0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 847170, overlap = 29.25
PHY-3002 : Step(2): len = 716865, overlap = 29.25
PHY-3002 : Step(3): len = 462559, overlap = 31.75
PHY-3002 : Step(4): len = 402478, overlap = 31.25
PHY-3002 : Step(5): len = 347700, overlap = 41.5938
PHY-3002 : Step(6): len = 309507, overlap = 43.4375
PHY-3002 : Step(7): len = 284799, overlap = 52.1562
PHY-3002 : Step(8): len = 253979, overlap = 50
PHY-3002 : Step(9): len = 229528, overlap = 61.5625
PHY-3002 : Step(10): len = 211658, overlap = 76.375
PHY-3002 : Step(11): len = 200516, overlap = 87.7812
PHY-3002 : Step(12): len = 187255, overlap = 94.7812
PHY-3002 : Step(13): len = 175192, overlap = 97.0625
PHY-3002 : Step(14): len = 166715, overlap = 99.125
PHY-3002 : Step(15): len = 159237, overlap = 110.188
PHY-3002 : Step(16): len = 152951, overlap = 118.469
PHY-3002 : Step(17): len = 147944, overlap = 111.125
PHY-3002 : Step(18): len = 142865, overlap = 113.125
PHY-3002 : Step(19): len = 138387, overlap = 113.719
PHY-3002 : Step(20): len = 134027, overlap = 113
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.64036e-05
PHY-3002 : Step(21): len = 140825, overlap = 112.844
PHY-3002 : Step(22): len = 143110, overlap = 112.938
PHY-3002 : Step(23): len = 145447, overlap = 107.094
PHY-3002 : Step(24): len = 147090, overlap = 85.8438
PHY-3002 : Step(25): len = 146115, overlap = 58.2188
PHY-3002 : Step(26): len = 143548, overlap = 59.2188
PHY-3002 : Step(27): len = 142587, overlap = 59.4688
PHY-3002 : Step(28): len = 141153, overlap = 58.1562
PHY-3002 : Step(29): len = 141152, overlap = 58.2812
PHY-3002 : Step(30): len = 141089, overlap = 58.5938
PHY-3002 : Step(31): len = 139622, overlap = 58.875
PHY-3002 : Step(32): len = 138304, overlap = 58.75
PHY-3002 : Step(33): len = 135957, overlap = 59.0625
PHY-3002 : Step(34): len = 133368, overlap = 58.875
PHY-3002 : Step(35): len = 133217, overlap = 64.3125
PHY-3002 : Step(36): len = 132966, overlap = 73.125
PHY-3002 : Step(37): len = 131222, overlap = 70.875
PHY-3002 : Step(38): len = 129373, overlap = 72.5625
PHY-3002 : Step(39): len = 128758, overlap = 73.8438
PHY-3002 : Step(40): len = 128063, overlap = 68.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.28072e-05
PHY-3002 : Step(41): len = 129188, overlap = 68.25
PHY-3002 : Step(42): len = 129130, overlap = 68.4375
PHY-3002 : Step(43): len = 129225, overlap = 67.875
PHY-3002 : Step(44): len = 129186, overlap = 68.0625
PHY-3002 : Step(45): len = 129128, overlap = 67.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000105614
PHY-3002 : Step(46): len = 129856, overlap = 67
PHY-3002 : Step(47): len = 129821, overlap = 66.9062
PHY-3002 : Step(48): len = 129633, overlap = 66.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014259s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.143341s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (54.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.7571e-06
PHY-3002 : Step(49): len = 143898, overlap = 129.094
PHY-3002 : Step(50): len = 144414, overlap = 129.375
PHY-3002 : Step(51): len = 138722, overlap = 130.969
PHY-3002 : Step(52): len = 138884, overlap = 131.562
PHY-3002 : Step(53): len = 136901, overlap = 135.188
PHY-3002 : Step(54): len = 136678, overlap = 135.062
PHY-3002 : Step(55): len = 136012, overlap = 135.531
PHY-3002 : Step(56): len = 136349, overlap = 130.562
PHY-3002 : Step(57): len = 133422, overlap = 131.094
PHY-3002 : Step(58): len = 132536, overlap = 129.562
PHY-3002 : Step(59): len = 131014, overlap = 129.812
PHY-3002 : Step(60): len = 130845, overlap = 130.188
PHY-3002 : Step(61): len = 128936, overlap = 126.719
PHY-3002 : Step(62): len = 128446, overlap = 125.375
PHY-3002 : Step(63): len = 127381, overlap = 123.719
PHY-3002 : Step(64): len = 127303, overlap = 121.594
PHY-3002 : Step(65): len = 125414, overlap = 123.344
PHY-3002 : Step(66): len = 125170, overlap = 124.031
PHY-3002 : Step(67): len = 123945, overlap = 116.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51419e-06
PHY-3002 : Step(68): len = 123626, overlap = 112.781
PHY-3002 : Step(69): len = 123620, overlap = 112.812
PHY-3002 : Step(70): len = 123735, overlap = 113.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50284e-05
PHY-3002 : Step(71): len = 126035, overlap = 107.094
PHY-3002 : Step(72): len = 126228, overlap = 106.594
PHY-3002 : Step(73): len = 129269, overlap = 93.875
PHY-3002 : Step(74): len = 128245, overlap = 90.8125
PHY-3002 : Step(75): len = 128203, overlap = 90
PHY-3002 : Step(76): len = 127397, overlap = 90.0938
PHY-3002 : Step(77): len = 127348, overlap = 93.4688
PHY-3002 : Step(78): len = 127249, overlap = 92.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.00568e-05
PHY-3002 : Step(79): len = 128181, overlap = 82.625
PHY-3002 : Step(80): len = 128333, overlap = 82.9688
PHY-3002 : Step(81): len = 129285, overlap = 79.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.01136e-05
PHY-3002 : Step(82): len = 131060, overlap = 72.625
PHY-3002 : Step(83): len = 131374, overlap = 70.4688
PHY-3002 : Step(84): len = 135689, overlap = 64.7812
PHY-3002 : Step(85): len = 135192, overlap = 63.7188
PHY-3002 : Step(86): len = 135192, overlap = 63.7188
PHY-3002 : Step(87): len = 133820, overlap = 60.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 20%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.118780s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07831e-05
PHY-3002 : Step(88): len = 133988, overlap = 203.781
PHY-3002 : Step(89): len = 134232, overlap = 200.562
PHY-3002 : Step(90): len = 134324, overlap = 192.281
PHY-3002 : Step(91): len = 134420, overlap = 188.906
PHY-3002 : Step(92): len = 134520, overlap = 185.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.15662e-05
PHY-3002 : Step(93): len = 134995, overlap = 167.5
PHY-3002 : Step(94): len = 135097, overlap = 170.281
PHY-3002 : Step(95): len = 137131, overlap = 161.406
PHY-3002 : Step(96): len = 136395, overlap = 156.938
PHY-3002 : Step(97): len = 136361, overlap = 154.844
PHY-3002 : Step(98): len = 136361, overlap = 154.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.31324e-05
PHY-3002 : Step(99): len = 138790, overlap = 140.688
PHY-3002 : Step(100): len = 139577, overlap = 139.125
PHY-3002 : Step(101): len = 141449, overlap = 129.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000166265
PHY-3002 : Step(102): len = 142634, overlap = 127.375
PHY-3002 : Step(103): len = 143995, overlap = 117.875
PHY-3002 : Step(104): len = 145877, overlap = 110.625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 21662, tnet num: 5506, tinst num: 4719, tnode num: 28785, tedge num: 35073.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 321.47 peak overflow 5.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165640, over cnt = 728(2%), over = 2944, worst = 28
PHY-1001 : End global iterations;  0.304376s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (56.5%)

PHY-1001 : Congestion index: top1 = 49.91, top5 = 38.75, top10 = 31.50, top15 = 26.50.
PHY-1001 : End incremental global routing;  0.412335s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (56.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163632s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (66.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.674194s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (62.6%)

OPT-1001 : Current memory(MB): used = 272, reserve = 238, peak = 272.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4108/5508.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 165640, over cnt = 728(2%), over = 2944, worst = 28
PHY-1002 : len = 182128, over cnt = 529(1%), over = 1442, worst = 19
PHY-1002 : len = 195400, over cnt = 133(0%), over = 291, worst = 19
PHY-1002 : len = 198888, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 198992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.504421s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 43.79, top5 = 36.70, top10 = 31.80, top15 = 27.85.
OPT-1001 : End congestion update;  0.606496s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (74.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110239s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.9%)

OPT-0007 : Start: WNS 999020 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.716934s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (74.1%)

OPT-1001 : Current memory(MB): used = 276, reserve = 241, peak = 276.
OPT-1001 : End physical optimization;  2.221185s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (73.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1600 LUT to BLE ...
SYN-4008 : Packed 1600 LUT and 978 SEQ to BLE.
SYN-4003 : Packing 1263 remaining SEQ's ...
SYN-4005 : Packed 491 SEQ with LUT/SLICE
SYN-4006 : 257 single LUT's are left
SYN-4006 : 772 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 2372/3412 primitive instances ...
PHY-3001 : End packing;  0.242900s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (77.2%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2133 instances
RUN-1001 : 1023 mslices, 1022 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 4625 nets
RUN-1001 : 2847 nets have 2 pins
RUN-1001 : 1250 nets have [3 - 5] pins
RUN-1001 : 386 nets have [6 - 10] pins
RUN-1001 : 98 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 2131 instances, 2045 slices, 131 macros(792 instances: 583 mslices 209 lslices)
PHY-3001 : Cell area utilization is 26%
PHY-3001 : After packing: Len = 147505, Over = 154.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17724, tnet num: 4623, tinst num: 2131, tnode num: 22665, tedge num: 30211.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.874727s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (60.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72372e-05
PHY-3002 : Step(105): len = 145407, overlap = 153.25
PHY-3002 : Step(106): len = 144681, overlap = 151.25
PHY-3002 : Step(107): len = 142468, overlap = 150.25
PHY-3002 : Step(108): len = 140412, overlap = 147.75
PHY-3002 : Step(109): len = 139258, overlap = 156.25
PHY-3002 : Step(110): len = 138475, overlap = 158.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.44743e-05
PHY-3002 : Step(111): len = 138894, overlap = 152.25
PHY-3002 : Step(112): len = 139257, overlap = 152.75
PHY-3002 : Step(113): len = 140498, overlap = 142.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.89487e-05
PHY-3002 : Step(114): len = 142665, overlap = 141.75
PHY-3002 : Step(115): len = 144806, overlap = 140
PHY-3002 : Step(116): len = 149904, overlap = 123.75
PHY-3002 : Step(117): len = 148989, overlap = 122.5
PHY-3002 : Step(118): len = 148800, overlap = 122
PHY-3002 : Step(119): len = 147548, overlap = 120.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000136665
PHY-3002 : Step(120): len = 150743, overlap = 115.5
PHY-3002 : Step(121): len = 152679, overlap = 111.75
PHY-3002 : Step(122): len = 156459, overlap = 105
PHY-3002 : Step(123): len = 155947, overlap = 102
PHY-3002 : Step(124): len = 155636, overlap = 98.5
PHY-3002 : Step(125): len = 154419, overlap = 103.75
PHY-3002 : Step(126): len = 154171, overlap = 101.25
PHY-3002 : Step(127): len = 153931, overlap = 99.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000267807
PHY-3002 : Step(128): len = 156277, overlap = 94.25
PHY-3002 : Step(129): len = 157724, overlap = 92.5
PHY-3002 : Step(130): len = 158632, overlap = 88.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000535613
PHY-3002 : Step(131): len = 159449, overlap = 83.5
PHY-3002 : Step(132): len = 159838, overlap = 83.5
PHY-3002 : Step(133): len = 160702, overlap = 82.75
PHY-3002 : Step(134): len = 161317, overlap = 81.75
PHY-3002 : Step(135): len = 162051, overlap = 76
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.757346s wall, 0.062500s user + 0.203125s system = 0.265625s CPU (35.1%)

PHY-3001 : Trial Legalized: Len = 188353
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097606s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (64.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000462173
PHY-3002 : Step(136): len = 179542, overlap = 6.75
PHY-3002 : Step(137): len = 169995, overlap = 26.5
PHY-3002 : Step(138): len = 166831, overlap = 37.75
PHY-3002 : Step(139): len = 165142, overlap = 43.5
PHY-3002 : Step(140): len = 164318, overlap = 49.5
PHY-3002 : Step(141): len = 163503, overlap = 51.5
PHY-3002 : Step(142): len = 163213, overlap = 51.25
PHY-3002 : Step(143): len = 162760, overlap = 51.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000924345
PHY-3002 : Step(144): len = 163252, overlap = 50
PHY-3002 : Step(145): len = 163421, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152271
PHY-3002 : Step(146): len = 163622, overlap = 50.5
PHY-3002 : Step(147): len = 163976, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009329s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 175035, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 69 instances has been re-located, deltaX = 36, deltaY = 45, maxDist = 2.
PHY-3001 : Final: Len = 176356, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17724, tnet num: 4623, tinst num: 2132, tnode num: 22665, tedge num: 30211.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 129/4625.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 207680, over cnt = 497(1%), over = 849, worst = 7
PHY-1002 : len = 210856, over cnt = 290(0%), over = 437, worst = 7
PHY-1002 : len = 214776, over cnt = 75(0%), over = 107, worst = 7
PHY-1002 : len = 215560, over cnt = 29(0%), over = 42, worst = 4
PHY-1002 : len = 216104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.542264s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (66.3%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 31.10, top10 = 27.25, top15 = 24.61.
PHY-1001 : End incremental global routing;  0.664729s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (68.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131790s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.898322s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (78.3%)

OPT-1001 : Current memory(MB): used = 283, reserve = 249, peak = 283.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3955/4625.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 216104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023453s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.2%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 31.10, top10 = 27.25, top15 = 24.61.
OPT-1001 : End congestion update;  0.140437s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.107470s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.2%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.248121s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.5%)

OPT-1001 : Current memory(MB): used = 285, reserve = 251, peak = 285.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.103432s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3955/4625.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 216104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.8%)

PHY-1001 : Congestion index: top1 = 37.65, top5 = 31.10, top10 = 27.25, top15 = 24.61.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.092813s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 37.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.288623s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (79.2%)

RUN-1003 : finish command "place" in  14.648319s wall, 7.796875s user + 2.328125s system = 10.125000s CPU (69.1%)

RUN-1004 : used memory is 269 MB, reserved memory is 235 MB, peak memory is 286 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2134 instances
RUN-1001 : 1023 mslices, 1022 lslices, 71 pads, 8 brams, 0 dsps
RUN-1001 : There are total 4625 nets
RUN-1001 : 2847 nets have 2 pins
RUN-1001 : 1250 nets have [3 - 5] pins
RUN-1001 : 386 nets have [6 - 10] pins
RUN-1001 : 98 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17724, tnet num: 4623, tinst num: 2132, tnode num: 22665, tedge num: 30211.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1023 mslices, 1022 lslices, 71 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 206680, over cnt = 493(1%), over = 853, worst = 6
PHY-1002 : len = 209896, over cnt = 293(0%), over = 447, worst = 5
PHY-1002 : len = 214264, over cnt = 50(0%), over = 81, worst = 5
PHY-1002 : len = 215224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.582036s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (56.4%)

PHY-1001 : Congestion index: top1 = 37.69, top5 = 31.08, top10 = 27.27, top15 = 24.64.
PHY-1001 : End global routing;  0.720171s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (49.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 320, reserve = 287, peak = 321.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 572, reserve = 543, peak = 572.
PHY-1001 : End build detailed router design. 4.429154s wall, 3.187500s user + 0.015625s system = 3.203125s CPU (72.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 67032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.866023s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (75.6%)

PHY-1001 : Current memory(MB): used = 605, reserve = 577, peak = 605.
PHY-1001 : End phase 1; 3.871847s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (75.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 536456, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 606, reserve = 578, peak = 607.
PHY-1001 : End initial routed; 9.194050s wall, 5.546875s user + 0.125000s system = 5.671875s CPU (61.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3950(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.028850s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (82.0%)

PHY-1001 : Current memory(MB): used = 611, reserve = 583, peak = 611.
PHY-1001 : End phase 2; 10.223067s wall, 6.390625s user + 0.125000s system = 6.515625s CPU (63.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 536456, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.020926s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 535408, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.120973s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 535552, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.087810s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 535584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.067962s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3950(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.027639s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (69.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 28 nets
PHY-1001 : End commit to database; 0.576841s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (81.3%)

PHY-1001 : Current memory(MB): used = 639, reserve = 612, peak = 639.
PHY-1001 : End phase 3; 2.080808s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (68.3%)

PHY-1003 : Routed, final wirelength = 535584
PHY-1001 : Current memory(MB): used = 640, reserve = 613, peak = 640.
PHY-1001 : End export database. 0.021350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.2%)

PHY-1001 : End detail routing;  20.909967s wall, 14.218750s user + 0.140625s system = 14.359375s CPU (68.7%)

RUN-1003 : finish command "route" in  22.561419s wall, 15.265625s user + 0.171875s system = 15.437500s CPU (68.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 555 MB, peak memory is 640 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     3210   out of  19600   16.38%
#reg                     2246   out of  19600   11.46%
#le                      3981
  #lut only              1735   out of   3981   43.58%
  #reg only               771   out of   3981   19.37%
  #lut&reg               1475   out of   3981   37.05%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.12%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    6   out of     16   37.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                     Fanout
#1        u_hdmi_top/dpc/pclk                         GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                 705
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                 169
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                 152
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                           80
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               mslice             u_hdmi_top/dpc/t4_medium_b[0]_syn_12.q0    65
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                           54
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                 35
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                 23
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                 0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |3981   |2418    |792     |2250    |8       |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |572    |363     |100     |350     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |206    |151     |40      |86      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |46     |46      |0       |22      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |145    |105     |40      |49      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |15     |0       |0       |15      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |366    |212     |60      |264     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |150    |71      |18      |118     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |0       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |29      |0       |37      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |135    |86      |18      |109     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |9      |2       |0       |9       |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |32      |0       |34      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |2393   |1348    |504     |1298    |4       |0       |
|    dpc                             |isp_dpc                                    |1960   |1031    |407     |1119    |4       |0       |
|      linebuffer                    |shift_register                             |59     |27      |16      |28      |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |284    |229     |36      |155     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |284    |229     |36      |155     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |83     |70      |12      |29      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |86     |73      |12      |44      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |65     |53      |12      |32      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |17     |10      |0       |17      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |6      |3       |0       |6       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |15     |10      |0       |15      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |12     |10      |0       |12      |0       |0       |
|    u_video_driver                  |video_driver                               |149    |88      |61      |24      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |350    |275     |45      |215     |0       |0       |
|    u_sd_init                       |sd_init                                    |208    |157     |30      |110     |0       |0       |
|    u_sd_read                       |sd_read                                    |142    |118     |15      |105     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |300    |217     |72      |161     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |364    |213     |71      |221     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |364    |213     |71      |221     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |139    |69      |0       |131     |0       |0       |
|        reg_inst                    |register                                   |136    |66      |0       |128     |0       |0       |
|        tap_inst                    |tap                                        |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                    |225    |144     |71      |90      |0       |0       |
|        bus_inst                    |bus_top                                    |25     |18      |6       |13      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |9       |6       |4       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |113    |80      |33      |51      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2834  
    #2          2       812   
    #3          3       296   
    #4          4       142   
    #5        5-10      402   
    #6        11-50     111   
    #7       51-100      3    
    #8       101-500     1    
    #9        >500       1    
  Average     2.56            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 17724, tnet num: 4623, tinst num: 2132, tnode num: 22665, tedge num: 30211.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 4623 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/dpc/pclk
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: af07bef4fad32c730ea2c2e324d7eb04ff6060e6b28631c1221d6b2444842036 -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2132
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 4625, pip num: 40324
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2101 valid insts, and 121747 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000010000101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  4.362587s wall, 20.312500s user + 0.500000s system = 20.812500s CPU (477.1%)

RUN-1004 : used memory is 622 MB, reserved memory is 594 MB, peak memory is 785 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240704_165520.log"
