

================================================================
== Vitis HLS Report for 'svd_4_Pipeline_VITIS_LOOP_612_48'
================================================================
* Date:           Sun Feb  5 17:02:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.708 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_612_48  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     185|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       67|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       67|     230|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U3659  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                              |                             |        0|   0|  0|   0|    0|
    +-----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln612_fu_115_p2     |         +|   0|  0|  39|          32|           1|
    |newFirst_fu_133_p2      |         +|   0|  0|   7|           4|           4|
    |s2_14_fu_200_p2         |         +|   0|  0|  39|          32|           1|
    |newSecond_fu_139_p2     |         -|   0|  0|   7|           4|           4|
    |and_ln613_fu_194_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln612_fu_109_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln613_3_fu_182_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln613_fu_176_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln613_fu_188_p2      |        or|   0|  0|   2|           1|           1|
    |s2_15_fu_206_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 185|         171|          81|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_68    |   9|          2|   32|         64|
    |i_fu_50                  |   9|          2|   32|         64|
    |s2_fu_46                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   98|        196|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_50                  |  32|   0|   32|          0|
    |s2_fu_46                 |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.4_Pipeline_VITIS_LOOP_612_48|  return value|
|trunc_ln150     |   in|   32|     ap_none|                       trunc_ln150|        scalar|
|zext_ln337_16   |   in|    4|     ap_none|                     zext_ln337_16|        scalar|
|U_val_address0  |  out|    4|   ap_memory|                             U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                             U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                             U_val|         array|
|s2_out          |  out|   32|      ap_vld|                            s2_out|       pointer|
|s2_out_ap_vld   |  out|    1|      ap_vld|                            s2_out|       pointer|
+----------------+-----+-----+------------+----------------------------------+--------------+

