// Seed: 376855444
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  uwire id_4, id_5, id_6, id_7, id_8;
  id_9(
      .id_0(id_3), .id_1(1), .id_2(id_1), .id_3(1)
  );
  wire id_10;
  id_11 :
  assert property (@(posedge id_5 or posedge id_1) 1)
  else;
endmodule
module module_1 (
    output supply1 id_0
);
  wire id_2;
  module_0(
      id_2, id_2, id_2
  );
endmodule
