-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Tue Dec 13 17:34:56 2022
-- Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_enc_clefia_enc_0_0_sim_netlist.vhdl
-- Design      : design_enc_clefia_enc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_2 : out STD_LOGIC;
    q3_reg_3 : out STD_LOGIC;
    q3_reg_4 : out STD_LOGIC;
    q3_reg_5 : out STD_LOGIC;
    q3_reg_6 : out STD_LOGIC;
    q3_reg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    q3_reg_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \x_assign_98_reg_23910_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_assign_134_reg_24436_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_enable_reg_pp0_iter1_reg_rep__0\ : out STD_LOGIC;
    \x_assign_38_reg_23005_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1870_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1877_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_90_reg_24028_reg[6]\ : out STD_LOGIC;
    \reg_1846_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_94_reg_23423_reg[1]\ : out STD_LOGIC;
    \x_assign_93_reg_24050_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_177_reg_24232_reg[1]\ : out STD_LOGIC;
    \x_assign_88_reg_24012_reg[3]\ : out STD_LOGIC;
    \x_assign_88_reg_24012_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_337_reg_25671_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_assign_88_reg_24012_reg[5]\ : out STD_LOGIC;
    \xor_ln117_94_reg_23423_reg[6]\ : out STD_LOGIC;
    \xor_ln117_94_reg_23423_reg[7]\ : out STD_LOGIC;
    \reg_1901_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_1901_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \or_ln127_26_reg_23021_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \reg_1877_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_enable_reg_pp0_iter1_reg_rep__0_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_rep : out STD_LOGIC;
    \reg_1877_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_98_reg_23910_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_44_reg_22908_reg[4]\ : out STD_LOGIC;
    \x_assign_57_reg_23486_reg[3]\ : out STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[7]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[0]\ : out STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[5]\ : out STD_LOGIC;
    \xor_ln117_29_reg_22807_reg[5]\ : out STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[4]\ : out STD_LOGIC;
    \x_assign_55_reg_23470_reg[3]\ : out STD_LOGIC;
    \x_assign_54_reg_23464_reg[2]\ : out STD_LOGIC;
    \x_assign_55_reg_23470_reg[1]\ : out STD_LOGIC;
    \x_assign_55_reg_23470_reg[0]\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \x_assign_55_reg_23470_reg[1]_0\ : out STD_LOGIC;
    \x_assign_54_reg_23464_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln127_94_reg_23476_reg[2]\ : out STD_LOGIC;
    \xor_ln117_44_reg_22908_reg[5]\ : out STD_LOGIC;
    \xor_ln117_44_reg_22908_reg[7]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[7]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[6]\ : out STD_LOGIC;
    \reg_1877_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_220_reg_24860_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_319_reg_25513_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_310_reg_25465_reg[6]\ : out STD_LOGIC;
    \z_130_reg_25335_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_1901_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \reg_1877_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_assign_199_reg_25649_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_1870_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln127_12_reg_22978_reg[0]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[1]\ : out STD_LOGIC;
    \reg_1820_reg[2]\ : out STD_LOGIC;
    \reg_1820_reg[4]\ : out STD_LOGIC;
    \reg_1820_reg[5]\ : out STD_LOGIC;
    \or_ln127_20_reg_23112_reg[0]\ : out STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[1]\ : out STD_LOGIC;
    \xor_ln117_141_reg_23982_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_234_reg_24735_reg[1]\ : out STD_LOGIC;
    \xor_ln117_157_reg_24171_reg[6]\ : out STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln127_234_reg_24735_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[2]\ : out STD_LOGIC;
    \x_assign_126_reg_24535_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[6]\ : out STD_LOGIC;
    \xor_ln117_155_reg_24160_reg[5]\ : out STD_LOGIC;
    \xor_ln117_171_reg_24303_reg[6]\ : out STD_LOGIC;
    \x_assign_127_reg_24541_reg[6]\ : out STD_LOGIC;
    \x_assign_138_reg_24723_reg[7]\ : out STD_LOGIC;
    \xor_ln117_139_reg_23972_reg[7]\ : out STD_LOGIC;
    \xor_ln117_139_reg_23972_reg[4]\ : out STD_LOGIC;
    \xor_ln117_155_reg_24160_reg[4]\ : out STD_LOGIC;
    \x_assign_138_reg_24723_reg[1]\ : out STD_LOGIC;
    \x_assign_126_reg_24535_reg[1]\ : out STD_LOGIC;
    \x_assign_126_reg_24535_reg[0]\ : out STD_LOGIC;
    \x_assign_138_reg_24723_reg[0]\ : out STD_LOGIC;
    \xor_ln117_141_reg_23982_reg[7]\ : out STD_LOGIC;
    \xor_ln117_157_reg_24171_reg[7]\ : out STD_LOGIC;
    \trunc_ln127_210_reg_24525_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_237_reg_24751_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_210_reg_24525_reg[3]\ : out STD_LOGIC;
    \x_assign_141_reg_24745_reg[3]\ : out STD_LOGIC;
    \xor_ln117_141_reg_23982_reg[3]\ : out STD_LOGIC;
    \xor_ln117_141_reg_23982_reg[2]\ : out STD_LOGIC;
    \xor_ln117_141_reg_23982_reg[0]\ : out STD_LOGIC;
    \x_assign_141_reg_24745_reg[0]\ : out STD_LOGIC;
    \trunc_ln127_137_reg_23868_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_110_reg_23642_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_110_reg_23642_reg[3]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[2]\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[2]\ : out STD_LOGIC;
    \xor_ln117_62_reg_23063_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[5]\ : out STD_LOGIC;
    \or_ln127_19_reg_23094_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_70_reg_23266_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[4]\ : out STD_LOGIC;
    \xor_ln117_30_reg_22813_reg[7]\ : out STD_LOGIC;
    \or_ln127_20_reg_23112_reg[5]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[5]\ : out STD_LOGIC;
    \x_assign_21_reg_22846_reg[2]\ : out STD_LOGIC;
    \x_assign_31_reg_23106_reg[0]\ : out STD_LOGIC;
    \x_assign_31_reg_23106_reg[1]\ : out STD_LOGIC;
    \x_assign_30_reg_23100_reg[2]\ : out STD_LOGIC;
    \x_assign_30_reg_23100_reg[3]\ : out STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[5]\ : out STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[6]\ : out STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[7]\ : out STD_LOGIC;
    \xor_ln117_14_reg_22679_reg[0]\ : out STD_LOGIC;
    \x_assign_31_reg_23106_reg[0]_0\ : out STD_LOGIC;
    \or_ln127_19_reg_23094_reg[3]\ : out STD_LOGIC;
    \xor_ln117_5_reg_22626_reg[4]\ : out STD_LOGIC;
    \x_assign_189_reg_25497_reg[2]\ : out STD_LOGIC;
    \xor_ln117_222_reg_24870_reg[0]\ : out STD_LOGIC;
    \xor_ln117_222_reg_24870_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_319_reg_25513_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln127_310_reg_25465_reg[5]\ : out STD_LOGIC;
    \xor_ln117_222_reg_24870_reg[7]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[0]\ : out STD_LOGIC;
    \x_assign_186_reg_25475_reg[2]\ : out STD_LOGIC;
    \xor_ln117_220_reg_24860_reg[4]\ : out STD_LOGIC;
    \xor_ln117_77_reg_23230_reg[7]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[5]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[4]\ : out STD_LOGIC;
    \xor_ln117_77_reg_23230_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_139_reg_23878_reg[6]\ : out STD_LOGIC;
    \reg_1832_reg[4]\ : out STD_LOGIC;
    \xor_ln117_77_reg_23230_reg[4]\ : out STD_LOGIC;
    \x_assign_79_reg_23846_reg[3]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[3]\ : out STD_LOGIC;
    \x_assign_79_reg_23846_reg[2]\ : out STD_LOGIC;
    \reg_1832_reg[1]\ : out STD_LOGIC;
    \x_assign_81_reg_23862_reg[1]\ : out STD_LOGIC;
    \x_assign_81_reg_23862_reg[0]\ : out STD_LOGIC;
    \xor_ln117_75_reg_23220_reg[0]\ : out STD_LOGIC;
    \reg_1901_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_1883_reg[7]\ : out STD_LOGIC;
    \xor_ln117_187_reg_24489_reg[7]\ : out STD_LOGIC;
    \tmp_559_reg_25142_reg[0]\ : out STD_LOGIC;
    \reg_1883_reg[6]\ : out STD_LOGIC;
    \reg_1883_reg[5]\ : out STD_LOGIC;
    \xor_ln117_187_reg_24489_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_270_reg_25089_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_279_reg_25137_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_270_reg_25089_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_270_reg_25089_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln127_270_reg_25089_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_270_reg_25089_reg[1]_0\ : out STD_LOGIC;
    \x_assign_163_reg_25105_reg[7]\ : out STD_LOGIC;
    \x_assign_162_reg_25099_reg[1]\ : out STD_LOGIC;
    \tmp_549_reg_25116_reg[0]\ : out STD_LOGIC;
    \x_assign_162_reg_25099_reg[0]\ : out STD_LOGIC;
    \xor_ln117_155_reg_24160_reg[6]\ : out STD_LOGIC;
    \xor_ln117_157_reg_24171_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_234_reg_24735_reg[2]\ : out STD_LOGIC;
    \xor_ln117_157_reg_24171_reg[1]\ : out STD_LOGIC;
    \xor_ln117_21_reg_22795_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q1_reg_2 : out STD_LOGIC;
    q1_reg_3 : out STD_LOGIC;
    \x_assign_120_reg_24267_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_114_reg_24348_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_4 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    q2_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_112_reg_24332_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_5 : out STD_LOGIC;
    \x_assign_18_reg_22937_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1_reg_6 : out STD_LOGIC;
    q3_reg_11 : out STD_LOGIC;
    q1_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_assign_120_reg_24267_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_12 : out STD_LOGIC;
    q1_reg_8 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q3_reg_13 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q1_reg_10 : out STD_LOGIC;
    q1_reg_11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_12 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pt_load_3_reg_22456_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_13 : out STD_LOGIC;
    q1_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pt_load_2_reg_22425_reg[7]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[6]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[4]\ : out STD_LOGIC;
    \x_assign_16_reg_22892_reg[3]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[1]_0\ : out STD_LOGIC;
    \pt_load_2_reg_22425_reg[0]\ : out STD_LOGIC;
    q1_reg_15 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_62_reg_23063_reg[7]\ : out STD_LOGIC;
    \xor_ln117_62_reg_23063_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[2]\ : out STD_LOGIC;
    \xor_ln117_125_reg_23794_reg[7]\ : out STD_LOGIC;
    \xor_ln117_125_reg_23794_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_194_reg_24405_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_194_reg_24405_reg[3]\ : out STD_LOGIC;
    \x_assign_112_reg_24332_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_194_reg_24405_reg[0]\ : out STD_LOGIC;
    \tmp_389_reg_24410_reg[0]\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[1]_1\ : out STD_LOGIC;
    \or_ln127_12_reg_22978_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[2]_0\ : out STD_LOGIC;
    \x_assign_67_reg_23658_reg[1]\ : out STD_LOGIC;
    \x_assign_67_reg_23658_reg[0]\ : out STD_LOGIC;
    \trunc_ln127_190_reg_24338_reg[6]\ : out STD_LOGIC;
    \xor_ln117_123_reg_23784_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_194_reg_24405_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_194_reg_24405_reg[5]\ : out STD_LOGIC;
    \reg_1839_reg[3]\ : out STD_LOGIC;
    \xor_ln117_123_reg_23784_reg[2]\ : out STD_LOGIC;
    \x_assign_117_reg_24354_reg[2]\ : out STD_LOGIC;
    \x_assign_115_reg_24400_reg[1]\ : out STD_LOGIC;
    \x_assign_115_reg_24400_reg[0]\ : out STD_LOGIC;
    q4_reg_2 : out STD_LOGIC;
    q4_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q4_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q4_reg_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_30_reg_22813_reg[6]\ : out STD_LOGIC;
    \xor_ln117_30_reg_22813_reg[3]\ : out STD_LOGIC;
    \xor_ln117_30_reg_22813_reg[1]\ : out STD_LOGIC;
    \xor_ln117_30_reg_22813_reg[0]\ : out STD_LOGIC;
    \x_assign_189_reg_25497_reg[6]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[1]\ : out STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_90_reg_23454_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_90_reg_23454_reg[3]\ : out STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_94_reg_23476_reg[0]\ : out STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[0]\ : out STD_LOGIC;
    q3_reg_14 : out STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[7]\ : out STD_LOGIC;
    \trunc_ln127_250_reg_24901_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_250_reg_24901_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[2]_0\ : out STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[0]\ : out STD_LOGIC;
    \x_assign_151_reg_24917_reg[7]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[5]\ : out STD_LOGIC;
    \x_assign_150_reg_24911_reg[1]\ : out STD_LOGIC;
    \x_assign_150_reg_24911_reg[0]\ : out STD_LOGIC;
    \xor_ln117_14_reg_22679_reg[7]\ : out STD_LOGIC;
    \xor_ln117_14_reg_22679_reg[6]\ : out STD_LOGIC;
    \or_ln127_20_reg_23112_reg[4]\ : out STD_LOGIC;
    \or_ln127_19_reg_23094_reg[3]_0\ : out STD_LOGIC;
    \trunc_ln127_214_reg_24547_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_294_reg_25299_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_294_reg_25299_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_294_reg_25299_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_294_reg_25299_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_290_reg_25277_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_290_reg_25277_reg[1]\ : out STD_LOGIC;
    \xor_ln117_205_reg_24677_reg[1]\ : out STD_LOGIC;
    \xor_ln117_205_reg_24677_reg[0]\ : out STD_LOGIC;
    \xor_ln117_5_reg_22626_reg[5]\ : out STD_LOGIC;
    \x_assign_31_reg_23106_reg[1]_0\ : out STD_LOGIC;
    \xor_ln117_139_reg_23972_reg[5]\ : out STD_LOGIC;
    \x_assign_127_reg_24541_reg[2]\ : out STD_LOGIC;
    \x_assign_175_reg_25293_reg[6]\ : out STD_LOGIC;
    \xor_ln117_203_reg_24667_reg[4]\ : out STD_LOGIC;
    \x_assign_175_reg_25293_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_290_reg_25277_reg[1]_0\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[1]\ : out STD_LOGIC;
    \or_ln127_19_reg_23094_reg[2]_0\ : out STD_LOGIC;
    x_assign_49_fu_5856_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q3_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q3_reg_16 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_62_reg_23063_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_rep_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    clefia_s0_ce2 : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    clefia_s0_ce4 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_47_reg_22926_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_47_reg_22926_reg[1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_47_reg_22926_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_47_reg_22926_reg[2]\ : in STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[3]\ : in STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[4]\ : in STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[5]\ : in STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \reg_1877_reg[7]_0\ : in STD_LOGIC;
    \reg_1862_reg[7]\ : in STD_LOGIC;
    \reg_1862_reg[7]_0\ : in STD_LOGIC;
    \reg_1862_reg[3]\ : in STD_LOGIC;
    \reg_1862_reg[0]\ : in STD_LOGIC;
    \reg_1846_reg[7]_0\ : in STD_LOGIC;
    \reg_1846_reg[7]_1\ : in STD_LOGIC;
    q3_reg_17 : in STD_LOGIC;
    \reg_1846_reg[3]\ : in STD_LOGIC;
    \reg_1846_reg[3]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \reg_1825_reg[7]\ : in STD_LOGIC;
    q1_reg_17 : in STD_LOGIC;
    q1_reg_18 : in STD_LOGIC;
    q1_reg_19 : in STD_LOGIC;
    q1_reg_20 : in STD_LOGIC;
    q1_reg_21 : in STD_LOGIC;
    q1_reg_22 : in STD_LOGIC;
    q1_reg_23 : in STD_LOGIC;
    q1_reg_24 : in STD_LOGIC;
    q1_reg_25 : in STD_LOGIC;
    q1_reg_26 : in STD_LOGIC;
    q1_reg_27 : in STD_LOGIC;
    q1_reg_i_26_0 : in STD_LOGIC;
    q1_reg_i_31_0 : in STD_LOGIC;
    q1_reg_i_35_0 : in STD_LOGIC;
    q3_reg_18 : in STD_LOGIC;
    q3_reg_19 : in STD_LOGIC;
    q3_reg_20 : in STD_LOGIC;
    q3_reg_21 : in STD_LOGIC;
    q3_reg_22 : in STD_LOGIC;
    q3_reg_23 : in STD_LOGIC;
    q1_reg_28 : in STD_LOGIC;
    q1_reg_29 : in STD_LOGIC;
    q3_reg_24 : in STD_LOGIC;
    q3_reg_25 : in STD_LOGIC;
    q3_reg_26 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_27 : in STD_LOGIC;
    q3_reg_28 : in STD_LOGIC;
    q3_reg_29 : in STD_LOGIC;
    q3_reg_30 : in STD_LOGIC;
    q3_reg_31 : in STD_LOGIC;
    q3_reg_32 : in STD_LOGIC;
    q3_reg_33 : in STD_LOGIC;
    q3_reg_34 : in STD_LOGIC;
    q3_reg_35 : in STD_LOGIC;
    q3_reg_36 : in STD_LOGIC;
    q3_reg_37 : in STD_LOGIC;
    q3_reg_38 : in STD_LOGIC;
    q3_reg_39 : in STD_LOGIC;
    q3_reg_40 : in STD_LOGIC;
    q3_reg_41 : in STD_LOGIC;
    q1_reg_30 : in STD_LOGIC;
    q1_reg_31 : in STD_LOGIC;
    q1_reg_32 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_33 : in STD_LOGIC;
    q1_reg_34 : in STD_LOGIC;
    q1_reg_35 : in STD_LOGIC;
    q1_reg_36 : in STD_LOGIC;
    q1_reg_37 : in STD_LOGIC;
    q1_reg_38 : in STD_LOGIC;
    q1_reg_39 : in STD_LOGIC;
    q1_reg_40 : in STD_LOGIC;
    q1_reg_41 : in STD_LOGIC;
    q1_reg_42 : in STD_LOGIC;
    q1_reg_43 : in STD_LOGIC;
    q1_reg_44 : in STD_LOGIC;
    q1_reg_45 : in STD_LOGIC;
    q1_reg_46 : in STD_LOGIC;
    q3_reg_i_71_0 : in STD_LOGIC;
    q1_reg_47 : in STD_LOGIC;
    q3_reg_i_86_0 : in STD_LOGIC;
    q1_reg_i_138_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_74_reg_23534 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_253_reg_25241_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_84_0 : in STD_LOGIC;
    q3_reg_i_84_1 : in STD_LOGIC;
    q1_reg_i_39_0 : in STD_LOGIC;
    q1_reg_48 : in STD_LOGIC;
    q1_reg_i_69_0 : in STD_LOGIC;
    q1_reg_i_69_1 : in STD_LOGIC;
    q1_reg_49 : in STD_LOGIC;
    q1_reg_i_74_0 : in STD_LOGIC;
    q1_reg_i_74_1 : in STD_LOGIC;
    q1_reg_50 : in STD_LOGIC;
    q1_reg_i_79_0 : in STD_LOGIC;
    q1_reg_i_79_1 : in STD_LOGIC;
    q1_reg_51 : in STD_LOGIC;
    q1_reg_i_84_0 : in STD_LOGIC;
    q1_reg_52 : in STD_LOGIC;
    q1_reg_i_89_0 : in STD_LOGIC;
    q1_reg_i_89_1 : in STD_LOGIC;
    q1_reg_53 : in STD_LOGIC;
    q1_reg_i_94_0 : in STD_LOGIC;
    q1_reg_i_94_1 : in STD_LOGIC;
    q1_reg_54 : in STD_LOGIC;
    q1_reg_i_99_0 : in STD_LOGIC;
    q1_reg_i_99_1 : in STD_LOGIC;
    q3_reg_42 : in STD_LOGIC;
    q3_reg_43 : in STD_LOGIC;
    q3_reg_i_25_0 : in STD_LOGIC;
    q3_reg_i_25_1 : in STD_LOGIC;
    q3_reg_44 : in STD_LOGIC;
    q3_reg_45 : in STD_LOGIC;
    q3_reg_i_35_0 : in STD_LOGIC;
    q3_reg_46 : in STD_LOGIC;
    q3_reg_i_40_0 : in STD_LOGIC;
    q3_reg_47 : in STD_LOGIC;
    q3_reg_i_45_0 : in STD_LOGIC;
    q3_reg_48 : in STD_LOGIC;
    q3_reg_i_50_0 : in STD_LOGIC;
    q3_reg_49 : in STD_LOGIC;
    q1_reg_55 : in STD_LOGIC;
    q1_reg_i_64_0 : in STD_LOGIC;
    q1_reg_i_64_1 : in STD_LOGIC;
    q3_reg_i_20_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_20_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_20_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_107_reg_23596_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_93_reg_23418_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_64_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_56_0 : in STD_LOGIC;
    q1_reg_i_56_1 : in STD_LOGIC;
    q1_reg_i_52_0 : in STD_LOGIC;
    q1_reg_i_48_0 : in STD_LOGIC;
    q1_reg_i_44_0 : in STD_LOGIC;
    q1_reg_i_44_1 : in STD_LOGIC;
    q1_reg_i_26_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_35_1 : in STD_LOGIC;
    q1_reg_i_31_1 : in STD_LOGIC;
    q1_reg_i_31_2 : in STD_LOGIC;
    q1_reg_i_26_2 : in STD_LOGIC;
    q1_reg_56 : in STD_LOGIC;
    q1_reg_57 : in STD_LOGIC;
    q1_reg_58 : in STD_LOGIC;
    q1_reg_i_62_0 : in STD_LOGIC;
    q1_reg_i_62_1 : in STD_LOGIC;
    \xor_ln117_237_reg_25053_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_172_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_59 : in STD_LOGIC;
    q1_reg_60 : in STD_LOGIC;
    q1_reg_i_67_0 : in STD_LOGIC;
    q1_reg_i_67_1 : in STD_LOGIC;
    q1_reg_61 : in STD_LOGIC;
    q1_reg_62 : in STD_LOGIC;
    q1_reg_i_72_0 : in STD_LOGIC;
    q1_reg_i_72_1 : in STD_LOGIC;
    q1_reg_63 : in STD_LOGIC;
    q1_reg_64 : in STD_LOGIC;
    q1_reg_i_77_0 : in STD_LOGIC;
    q1_reg_i_77_1 : in STD_LOGIC;
    q1_reg_65 : in STD_LOGIC;
    q1_reg_66 : in STD_LOGIC;
    q1_reg_i_82_0 : in STD_LOGIC;
    q1_reg_i_82_1 : in STD_LOGIC;
    q1_reg_67 : in STD_LOGIC;
    q1_reg_68 : in STD_LOGIC;
    q1_reg_i_87_0 : in STD_LOGIC;
    q1_reg_i_87_1 : in STD_LOGIC;
    q1_reg_69 : in STD_LOGIC;
    q1_reg_70 : in STD_LOGIC;
    q1_reg_i_92_0 : in STD_LOGIC;
    q1_reg_i_92_1 : in STD_LOGIC;
    q1_reg_71 : in STD_LOGIC;
    q1_reg_72 : in STD_LOGIC;
    q1_reg_i_97_0 : in STD_LOGIC;
    q1_reg_i_97_1 : in STD_LOGIC;
    q3_reg_50 : in STD_LOGIC;
    q3_reg_51 : in STD_LOGIC;
    \q3_reg_i_18__0_0\ : in STD_LOGIC;
    \q3_reg_i_18__0_1\ : in STD_LOGIC;
    \xor_ln117_235_reg_25043_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_96_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_52 : in STD_LOGIC;
    q3_reg_53 : in STD_LOGIC;
    q3_reg_i_23_0 : in STD_LOGIC;
    q3_reg_i_23_1 : in STD_LOGIC;
    q3_reg_54 : in STD_LOGIC;
    q3_reg_55 : in STD_LOGIC;
    q3_reg_i_28_0 : in STD_LOGIC;
    q3_reg_i_28_1 : in STD_LOGIC;
    q3_reg_56 : in STD_LOGIC;
    q3_reg_57 : in STD_LOGIC;
    \q3_reg_i_33__0_0\ : in STD_LOGIC;
    \q3_reg_i_33__0_1\ : in STD_LOGIC;
    q3_reg_58 : in STD_LOGIC;
    q3_reg_59 : in STD_LOGIC;
    \q3_reg_i_38__0_0\ : in STD_LOGIC;
    \q3_reg_i_38__0_1\ : in STD_LOGIC;
    q3_reg_60 : in STD_LOGIC;
    q3_reg_61 : in STD_LOGIC;
    \q3_reg_i_43__0_0\ : in STD_LOGIC;
    \q3_reg_i_43__0_1\ : in STD_LOGIC;
    q3_reg_62 : in STD_LOGIC;
    q3_reg_63 : in STD_LOGIC;
    q3_reg_i_48_0 : in STD_LOGIC;
    q3_reg_i_48_1 : in STD_LOGIC;
    q3_reg_64 : in STD_LOGIC;
    q3_reg_65 : in STD_LOGIC;
    \q3_reg_i_53__0_0\ : in STD_LOGIC;
    \q3_reg_i_53__0_1\ : in STD_LOGIC;
    q3_reg_66 : in STD_LOGIC;
    q1_reg_73 : in STD_LOGIC;
    q1_reg_74 : in STD_LOGIC;
    q1_reg_75 : in STD_LOGIC;
    q3_reg_67 : in STD_LOGIC;
    q1_reg_i_26_3 : in STD_LOGIC;
    or_ln127_96_fu_15293_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_144_reg_24583 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_139_reg_23972_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_146_reg_24605 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_86_reg_23722 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_58_fu_9636_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_125_reg_23794_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_i_39_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_i_39_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_62_reg_23346 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_42_fu_7372_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_26_reg_23021 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q3_reg_i_58__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_189_reg_24494_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_35_1 : in STD_LOGIC;
    q1_reg_i_99_2 : in STD_LOGIC;
    q1_reg_i_94_2 : in STD_LOGIC;
    q1_reg_i_89_2 : in STD_LOGIC;
    q1_reg_i_84_1 : in STD_LOGIC;
    q1_reg_i_79_2 : in STD_LOGIC;
    q1_reg_i_74_2 : in STD_LOGIC;
    q1_reg_i_69_2 : in STD_LOGIC;
    q1_reg_i_64_3 : in STD_LOGIC;
    x_assign_50_reg_23158 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_34_fu_6240_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_49_reg_23142 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q1_reg_i_109_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_39_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_i_39_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_66_fu_10768_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_98_reg_23910 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_65_fu_10762_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_97_reg_23894 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_76_reg_23824 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_52_fu_10580_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_54_fu_10592_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_139_reg_23972_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_139_reg_23972_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_141_reg_23982_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_141_reg_23982_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_81_reg_23862 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_53_fu_10586_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_141_reg_23982_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_139_reg_23972_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_139_reg_23972_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_139_reg_23972_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_139_reg_23972_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_139_reg_23972_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_99_reg_23926 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_121_fu_18695_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_122_fu_18701_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_180_reg_25147 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_182_reg_25169 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_119_fu_18683_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_120_fu_18689_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_253_reg_25241_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_160_reg_25083 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_165_reg_25121 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_108_fu_18513_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_107_fu_18507_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q3_reg_68 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_69 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_163_reg_25105 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_162_reg_25099 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_181_reg_25153 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_110_fu_18525_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_109_fu_18519_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_183_reg_25185 : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_assign_156_reg_24771 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_158_reg_24793 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_106_fu_16437_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_105_fu_16431_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_103_fu_16419_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_104_fu_16425_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_138_reg_24723 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_139_reg_24729 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_172_reg_24309_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_92_fu_16249_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_91_fu_16243_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_136_reg_24707 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_141_reg_24745 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_157_reg_24777 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_94_fu_16261_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_93_fu_16255_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_159_reg_24809 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_45_reg_22914_reg[4]_0\ : in STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_174_reg_24321_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_174_reg_24321_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_63_reg_23032_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_188_reg_24457_reg[4]\ : in STD_LOGIC;
    \xor_ln117_61_reg_23026_reg[4]\ : in STD_LOGIC;
    \xor_ln117_37_reg_22984_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_18_reg_22937 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_37_reg_22984_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_37_reg_22984_reg[4]\ : in STD_LOGIC;
    \xor_ln117_188_reg_24457_reg[3]\ : in STD_LOGIC;
    \xor_ln117_190_reg_24463_reg[3]\ : in STD_LOGIC;
    \xor_ln117_61_reg_23026_reg[3]\ : in STD_LOGIC;
    \xor_ln117_37_reg_22984_reg[3]\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[4]\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[4]_0\ : in STD_LOGIC;
    x_assign_120_reg_24267 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_61_reg_23026_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_37_reg_22984_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_37_reg_22984_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_61_reg_23026_reg[2]_0\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[3]\ : in STD_LOGIC;
    \xor_ln117_174_reg_24321_reg[2]\ : in STD_LOGIC;
    \xor_ln117_190_reg_24463_reg[2]\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[2]\ : in STD_LOGIC;
    \xor_ln117_835_reg_25778_reg[4]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_63_reg_23032_reg[3]\ : in STD_LOGIC;
    x_assign_21_reg_22846 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_39_reg_22989_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_16_reg_22892 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_38_reg_23005 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_36_reg_22994 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_62_reg_23063_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_11_fu_5082_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_12_reg_22978 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_190_reg_24463_reg[5]\ : in STD_LOGIC;
    \xor_ln117_171_reg_24303_reg[4]\ : in STD_LOGIC;
    or_ln127_57_fu_9630_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_125_reg_23794_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_64_reg_23636 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_44_fu_9448_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_69_reg_23674 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_125_reg_23794_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_45_fu_9454_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_87_reg_23738 : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_assign_114_reg_24348 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_164_reg_24415_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_117_reg_24354 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_164_reg_24415_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_112_reg_24332 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_166_reg_24420_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_132_reg_24425 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_134_reg_24436 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_189_reg_24494_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_90_reg_24452 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_189_reg_24494_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_75_fu_14133_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_76_fu_14139_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_164_reg_24415_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_164_reg_24415_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_164_reg_24415_reg[4]\ : in STD_LOGIC;
    \xor_ln117_164_reg_24415_reg[3]\ : in STD_LOGIC;
    \xor_ln117_164_reg_24415_reg[2]\ : in STD_LOGIC;
    q1_reg_i_26_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_276_reg_25691_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_60_reg_23058_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q1_reg_i_127_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_60_reg_23058_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_85_reg_23706 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_46_fu_9460_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_123_reg_23784_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_123_reg_23784_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_123_reg_23784_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q1_reg_i_27_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_187_reg_24489_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_187_reg_24489_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_187_reg_24489_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_187_reg_24489_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_41_fu_7366_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_40_reg_23260 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_28_fu_7184_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_45_reg_23298 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_30_fu_7196_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_92_reg_23413_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_29_fu_7190_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_93_reg_23418_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_93_reg_23418_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_63_reg_23362 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_92_reg_23413_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_92_reg_23413_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_158_reg_24177_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_62_fu_11724_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_61_fu_11718_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_88_reg_24012 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_158_reg_24177_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_90_reg_24028 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_187_reg_25481 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_186_reg_25475 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_296_reg_25612_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_126_fu_20789_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_125_fu_20783_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_298_reg_25622_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_184_reg_25459 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_189_reg_25497 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_124_fu_20777_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln127_123_fu_20771_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_61_reg_23330 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q1_reg_i_130_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_i_130_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_50_fu_8504_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_49_fu_8498_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_108_reg_23601_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_38_fu_8328_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_36_fu_8316_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_37_fu_8322_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_237_reg_25053_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_52_reg_23448 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_57_reg_23486 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_109_reg_23606_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_110_reg_23611_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_108_reg_23601_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_108_reg_23601_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_75_reg_23550 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_68_fu_12613_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_102_reg_24204 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_172_reg_24309_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_70_fu_12625_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_105_reg_24226 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_173_reg_24315_reg[7]_0\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[6]_0\ : in STD_LOGIC;
    \xor_ln117_172_reg_24309_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_173_reg_24315_reg[5]\ : in STD_LOGIC;
    \xor_ln117_172_reg_24309_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_173_reg_24315_reg[1]_0\ : in STD_LOGIC;
    \xor_ln117_173_reg_24315_reg[0]_0\ : in STD_LOGIC;
    or_ln127_113_fu_17563_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_168_reg_24959 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_170_reg_24981 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_99_fu_17375_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_100_fu_17381_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_153_reg_24933 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_112_fu_17557_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_101_fu_17387_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q3_reg_i_74__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_237_reg_25053_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_151_reg_24917 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_171_reg_24997 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_133_fu_21591_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_198_reg_25643 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_131_fu_21579_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_201_reg_25665 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_278_reg_25701_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_199_reg_25649 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_276_reg_25691_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_132_fu_21585_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_276_reg_25691_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q3_reg_i_79__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_171_reg_24303_reg[7]\ : in STD_LOGIC;
    \xor_ln117_171_reg_24303_reg[6]_0\ : in STD_LOGIC;
    x_assign_73_reg_23518 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q1_reg_i_130_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q1_reg_i_130_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_111_fu_17551_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_150_reg_24911 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_33_fu_6234_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_77_reg_23230_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_28_reg_23088 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_20_reg_23112 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_33_reg_23118 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_76_reg_23225_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_22_reg_23130 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_21_reg_23124 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_77_reg_23230_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_77_reg_23230_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_76_reg_23225_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_76_reg_23225_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_51_reg_23174 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_97_fu_15299_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_205_reg_24677_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_83_fu_15111_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_84_fu_15117_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_129_reg_24557 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    q3_reg_i_157_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_205_reg_24677_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_127_reg_24541 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_147_reg_24621 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_269_reg_25429_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_129_fu_19827_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_192_reg_25340 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_194_reg_25362 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_116_fu_19645_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_115_fu_19639_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_269_reg_25429_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_177_reg_25309 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_128_fu_19821_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_117_fu_19651_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_269_reg_25429_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_269_reg_25429_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_175_reg_25293 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_195_reg_25378 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_75_reg_23220_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_95_fu_15287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_203_reg_24667_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_126_reg_24535 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_85_fu_15123_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln127_127_fu_19815_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_174_reg_25287 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q3_reg_70 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q3_reg_i_57__0_0\ : in STD_LOGIC;
    q1_reg_76 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R is
  signal \^doado\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_rep__0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_rep__0_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_rep\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_rep_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal clefia_s0_ce1 : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[0]\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[0]_0\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[1]\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[1]_0\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[1]_1\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[4]\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[5]\ : STD_LOGIC;
  signal \^or_ln127_12_reg_22978_reg[6]\ : STD_LOGIC;
  signal \^or_ln127_19_reg_23094_reg[2]\ : STD_LOGIC;
  signal \^or_ln127_19_reg_23094_reg[2]_0\ : STD_LOGIC;
  signal \^or_ln127_19_reg_23094_reg[3]\ : STD_LOGIC;
  signal \^or_ln127_19_reg_23094_reg[3]_0\ : STD_LOGIC;
  signal \^or_ln127_20_reg_23112_reg[0]\ : STD_LOGIC;
  signal \^or_ln127_20_reg_23112_reg[4]\ : STD_LOGIC;
  signal \^or_ln127_20_reg_23112_reg[5]\ : STD_LOGIC;
  signal \^or_ln127_26_reg_23021_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pt_load_2_reg_22425_reg[0]\ : STD_LOGIC;
  signal \^pt_load_2_reg_22425_reg[7]\ : STD_LOGIC;
  signal \^pt_load_3_reg_22456_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^q1_reg_10\ : STD_LOGIC;
  signal \^q1_reg_13\ : STD_LOGIC;
  signal \^q1_reg_2\ : STD_LOGIC;
  signal \^q1_reg_3\ : STD_LOGIC;
  signal \^q1_reg_5\ : STD_LOGIC;
  signal \^q1_reg_6\ : STD_LOGIC;
  signal \^q1_reg_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q1_reg_8\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q1_reg_9\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q1_reg_i_100_n_0 : STD_LOGIC;
  signal q1_reg_i_101_n_0 : STD_LOGIC;
  signal q1_reg_i_102_n_0 : STD_LOGIC;
  signal q1_reg_i_103_n_0 : STD_LOGIC;
  signal q1_reg_i_104_n_0 : STD_LOGIC;
  signal q1_reg_i_105_n_0 : STD_LOGIC;
  signal q1_reg_i_106_n_0 : STD_LOGIC;
  signal q1_reg_i_107_n_0 : STD_LOGIC;
  signal q1_reg_i_108_n_0 : STD_LOGIC;
  signal q1_reg_i_109_n_0 : STD_LOGIC;
  signal q1_reg_i_10_n_0 : STD_LOGIC;
  signal q1_reg_i_110_n_0 : STD_LOGIC;
  signal q1_reg_i_111_n_0 : STD_LOGIC;
  signal q1_reg_i_112_n_0 : STD_LOGIC;
  signal q1_reg_i_113_n_0 : STD_LOGIC;
  signal q1_reg_i_114_n_0 : STD_LOGIC;
  signal q1_reg_i_115_n_0 : STD_LOGIC;
  signal q1_reg_i_116_n_0 : STD_LOGIC;
  signal q1_reg_i_117_n_0 : STD_LOGIC;
  signal q1_reg_i_118_n_0 : STD_LOGIC;
  signal q1_reg_i_119_n_0 : STD_LOGIC;
  signal q1_reg_i_11_n_0 : STD_LOGIC;
  signal q1_reg_i_120_n_0 : STD_LOGIC;
  signal q1_reg_i_121_n_0 : STD_LOGIC;
  signal q1_reg_i_122_n_0 : STD_LOGIC;
  signal q1_reg_i_123_n_0 : STD_LOGIC;
  signal q1_reg_i_124_n_0 : STD_LOGIC;
  signal q1_reg_i_125_n_0 : STD_LOGIC;
  signal q1_reg_i_126_n_0 : STD_LOGIC;
  signal q1_reg_i_127_n_0 : STD_LOGIC;
  signal q1_reg_i_128_n_0 : STD_LOGIC;
  signal q1_reg_i_129_n_0 : STD_LOGIC;
  signal q1_reg_i_12_n_0 : STD_LOGIC;
  signal q1_reg_i_130_n_0 : STD_LOGIC;
  signal q1_reg_i_131_n_0 : STD_LOGIC;
  signal q1_reg_i_132_n_0 : STD_LOGIC;
  signal q1_reg_i_133_n_0 : STD_LOGIC;
  signal q1_reg_i_134_n_0 : STD_LOGIC;
  signal q1_reg_i_135_n_0 : STD_LOGIC;
  signal q1_reg_i_136_n_0 : STD_LOGIC;
  signal q1_reg_i_137_n_0 : STD_LOGIC;
  signal q1_reg_i_138_n_0 : STD_LOGIC;
  signal q1_reg_i_13_n_0 : STD_LOGIC;
  signal q1_reg_i_140_n_0 : STD_LOGIC;
  signal q1_reg_i_141_n_0 : STD_LOGIC;
  signal q1_reg_i_142_n_0 : STD_LOGIC;
  signal q1_reg_i_143_n_0 : STD_LOGIC;
  signal q1_reg_i_144_n_0 : STD_LOGIC;
  signal q1_reg_i_145_n_0 : STD_LOGIC;
  signal q1_reg_i_146_n_0 : STD_LOGIC;
  signal q1_reg_i_147_n_0 : STD_LOGIC;
  signal q1_reg_i_148_n_0 : STD_LOGIC;
  signal q1_reg_i_149_n_0 : STD_LOGIC;
  signal q1_reg_i_14_n_0 : STD_LOGIC;
  signal q1_reg_i_150_n_0 : STD_LOGIC;
  signal q1_reg_i_151_n_0 : STD_LOGIC;
  signal q1_reg_i_152_n_0 : STD_LOGIC;
  signal q1_reg_i_153_n_0 : STD_LOGIC;
  signal q1_reg_i_154_n_0 : STD_LOGIC;
  signal q1_reg_i_155_n_0 : STD_LOGIC;
  signal q1_reg_i_156_n_0 : STD_LOGIC;
  signal q1_reg_i_157_n_0 : STD_LOGIC;
  signal q1_reg_i_158_n_0 : STD_LOGIC;
  signal q1_reg_i_159_n_0 : STD_LOGIC;
  signal q1_reg_i_15_n_0 : STD_LOGIC;
  signal q1_reg_i_160_n_0 : STD_LOGIC;
  signal q1_reg_i_161_n_0 : STD_LOGIC;
  signal q1_reg_i_162_n_0 : STD_LOGIC;
  signal q1_reg_i_163_n_0 : STD_LOGIC;
  signal q1_reg_i_164_n_0 : STD_LOGIC;
  signal q1_reg_i_165_n_0 : STD_LOGIC;
  signal q1_reg_i_166_n_0 : STD_LOGIC;
  signal q1_reg_i_167_n_0 : STD_LOGIC;
  signal q1_reg_i_168_n_0 : STD_LOGIC;
  signal q1_reg_i_169_n_0 : STD_LOGIC;
  signal q1_reg_i_16_n_0 : STD_LOGIC;
  signal q1_reg_i_170_n_0 : STD_LOGIC;
  signal q1_reg_i_171_n_0 : STD_LOGIC;
  signal q1_reg_i_172_n_0 : STD_LOGIC;
  signal q1_reg_i_174_n_0 : STD_LOGIC;
  signal q1_reg_i_175_n_0 : STD_LOGIC;
  signal q1_reg_i_176_n_0 : STD_LOGIC;
  signal q1_reg_i_177_n_0 : STD_LOGIC;
  signal q1_reg_i_178_n_0 : STD_LOGIC;
  signal q1_reg_i_179_n_0 : STD_LOGIC;
  signal q1_reg_i_17_n_0 : STD_LOGIC;
  signal q1_reg_i_180_n_0 : STD_LOGIC;
  signal q1_reg_i_181_n_0 : STD_LOGIC;
  signal q1_reg_i_182_n_0 : STD_LOGIC;
  signal q1_reg_i_183_n_0 : STD_LOGIC;
  signal q1_reg_i_184_n_0 : STD_LOGIC;
  signal q1_reg_i_185_n_0 : STD_LOGIC;
  signal q1_reg_i_186_n_0 : STD_LOGIC;
  signal q1_reg_i_187_n_0 : STD_LOGIC;
  signal q1_reg_i_188_n_0 : STD_LOGIC;
  signal q1_reg_i_189_n_0 : STD_LOGIC;
  signal q1_reg_i_18_n_0 : STD_LOGIC;
  signal q1_reg_i_190_n_0 : STD_LOGIC;
  signal q1_reg_i_191_n_0 : STD_LOGIC;
  signal q1_reg_i_192_n_0 : STD_LOGIC;
  signal q1_reg_i_193_n_0 : STD_LOGIC;
  signal q1_reg_i_194_n_0 : STD_LOGIC;
  signal q1_reg_i_195_n_0 : STD_LOGIC;
  signal q1_reg_i_196_n_0 : STD_LOGIC;
  signal q1_reg_i_197_n_0 : STD_LOGIC;
  signal q1_reg_i_198_n_0 : STD_LOGIC;
  signal q1_reg_i_199_n_0 : STD_LOGIC;
  signal q1_reg_i_200_n_0 : STD_LOGIC;
  signal q1_reg_i_201_n_0 : STD_LOGIC;
  signal q1_reg_i_202_n_0 : STD_LOGIC;
  signal q1_reg_i_203_n_0 : STD_LOGIC;
  signal q1_reg_i_204_n_0 : STD_LOGIC;
  signal q1_reg_i_205_n_0 : STD_LOGIC;
  signal q1_reg_i_206_n_0 : STD_LOGIC;
  signal q1_reg_i_207_n_0 : STD_LOGIC;
  signal q1_reg_i_208_n_0 : STD_LOGIC;
  signal q1_reg_i_209_n_0 : STD_LOGIC;
  signal q1_reg_i_210_n_0 : STD_LOGIC;
  signal q1_reg_i_211_n_0 : STD_LOGIC;
  signal q1_reg_i_212_n_0 : STD_LOGIC;
  signal q1_reg_i_213_n_0 : STD_LOGIC;
  signal q1_reg_i_214_n_0 : STD_LOGIC;
  signal q1_reg_i_215_n_0 : STD_LOGIC;
  signal q1_reg_i_216_n_0 : STD_LOGIC;
  signal q1_reg_i_217_n_0 : STD_LOGIC;
  signal q1_reg_i_218_n_0 : STD_LOGIC;
  signal q1_reg_i_219_n_0 : STD_LOGIC;
  signal q1_reg_i_21_n_0 : STD_LOGIC;
  signal q1_reg_i_220_n_0 : STD_LOGIC;
  signal q1_reg_i_221_n_0 : STD_LOGIC;
  signal q1_reg_i_222_n_0 : STD_LOGIC;
  signal q1_reg_i_223_n_0 : STD_LOGIC;
  signal q1_reg_i_224_n_0 : STD_LOGIC;
  signal q1_reg_i_225_n_0 : STD_LOGIC;
  signal q1_reg_i_226_n_0 : STD_LOGIC;
  signal q1_reg_i_227_n_0 : STD_LOGIC;
  signal q1_reg_i_228_n_0 : STD_LOGIC;
  signal q1_reg_i_229_n_0 : STD_LOGIC;
  signal q1_reg_i_230_n_0 : STD_LOGIC;
  signal q1_reg_i_231_n_0 : STD_LOGIC;
  signal q1_reg_i_232_n_0 : STD_LOGIC;
  signal q1_reg_i_233_n_0 : STD_LOGIC;
  signal q1_reg_i_234_n_0 : STD_LOGIC;
  signal q1_reg_i_235_n_0 : STD_LOGIC;
  signal q1_reg_i_236_n_0 : STD_LOGIC;
  signal q1_reg_i_237_n_0 : STD_LOGIC;
  signal q1_reg_i_238_n_0 : STD_LOGIC;
  signal q1_reg_i_239_n_0 : STD_LOGIC;
  signal q1_reg_i_240_n_0 : STD_LOGIC;
  signal q1_reg_i_241_n_0 : STD_LOGIC;
  signal q1_reg_i_242_n_0 : STD_LOGIC;
  signal q1_reg_i_243_n_0 : STD_LOGIC;
  signal q1_reg_i_244_n_0 : STD_LOGIC;
  signal q1_reg_i_245_n_0 : STD_LOGIC;
  signal q1_reg_i_246_n_0 : STD_LOGIC;
  signal q1_reg_i_247_n_0 : STD_LOGIC;
  signal q1_reg_i_248_n_0 : STD_LOGIC;
  signal q1_reg_i_249_n_0 : STD_LOGIC;
  signal q1_reg_i_250_n_0 : STD_LOGIC;
  signal q1_reg_i_251_n_0 : STD_LOGIC;
  signal q1_reg_i_252_n_0 : STD_LOGIC;
  signal q1_reg_i_253_n_0 : STD_LOGIC;
  signal q1_reg_i_254_n_0 : STD_LOGIC;
  signal q1_reg_i_255_n_0 : STD_LOGIC;
  signal q1_reg_i_256_n_0 : STD_LOGIC;
  signal q1_reg_i_257_n_0 : STD_LOGIC;
  signal q1_reg_i_261_n_0 : STD_LOGIC;
  signal q1_reg_i_262_n_0 : STD_LOGIC;
  signal q1_reg_i_263_n_0 : STD_LOGIC;
  signal q1_reg_i_264_n_0 : STD_LOGIC;
  signal q1_reg_i_265_n_0 : STD_LOGIC;
  signal q1_reg_i_266_n_0 : STD_LOGIC;
  signal q1_reg_i_267_n_0 : STD_LOGIC;
  signal q1_reg_i_268_n_0 : STD_LOGIC;
  signal q1_reg_i_26_n_0 : STD_LOGIC;
  signal q1_reg_i_27_n_0 : STD_LOGIC;
  signal q1_reg_i_28_n_0 : STD_LOGIC;
  signal q1_reg_i_30_n_0 : STD_LOGIC;
  signal q1_reg_i_31_n_0 : STD_LOGIC;
  signal q1_reg_i_32_n_0 : STD_LOGIC;
  signal q1_reg_i_33_n_0 : STD_LOGIC;
  signal q1_reg_i_34_n_0 : STD_LOGIC;
  signal q1_reg_i_35_n_0 : STD_LOGIC;
  signal q1_reg_i_36_n_0 : STD_LOGIC;
  signal q1_reg_i_37_n_0 : STD_LOGIC;
  signal q1_reg_i_38_n_0 : STD_LOGIC;
  signal q1_reg_i_39_n_0 : STD_LOGIC;
  signal q1_reg_i_3_n_0 : STD_LOGIC;
  signal q1_reg_i_40_n_0 : STD_LOGIC;
  signal q1_reg_i_41_n_0 : STD_LOGIC;
  signal q1_reg_i_42_n_0 : STD_LOGIC;
  signal q1_reg_i_43_n_0 : STD_LOGIC;
  signal q1_reg_i_44_n_0 : STD_LOGIC;
  signal q1_reg_i_45_n_0 : STD_LOGIC;
  signal q1_reg_i_46_n_0 : STD_LOGIC;
  signal q1_reg_i_47_n_0 : STD_LOGIC;
  signal q1_reg_i_48_n_0 : STD_LOGIC;
  signal q1_reg_i_49_n_0 : STD_LOGIC;
  signal q1_reg_i_4_n_0 : STD_LOGIC;
  signal q1_reg_i_50_n_0 : STD_LOGIC;
  signal q1_reg_i_51_n_0 : STD_LOGIC;
  signal q1_reg_i_52_n_0 : STD_LOGIC;
  signal q1_reg_i_53_n_0 : STD_LOGIC;
  signal q1_reg_i_54_n_0 : STD_LOGIC;
  signal q1_reg_i_55_n_0 : STD_LOGIC;
  signal q1_reg_i_56_n_0 : STD_LOGIC;
  signal q1_reg_i_57_n_0 : STD_LOGIC;
  signal q1_reg_i_58_n_0 : STD_LOGIC;
  signal q1_reg_i_59_n_0 : STD_LOGIC;
  signal q1_reg_i_5_n_0 : STD_LOGIC;
  signal q1_reg_i_62_n_0 : STD_LOGIC;
  signal q1_reg_i_63_n_0 : STD_LOGIC;
  signal q1_reg_i_64_n_0 : STD_LOGIC;
  signal q1_reg_i_65_n_0 : STD_LOGIC;
  signal q1_reg_i_67_n_0 : STD_LOGIC;
  signal q1_reg_i_68_n_0 : STD_LOGIC;
  signal q1_reg_i_69_n_0 : STD_LOGIC;
  signal q1_reg_i_6_n_0 : STD_LOGIC;
  signal q1_reg_i_70_n_0 : STD_LOGIC;
  signal q1_reg_i_72_n_0 : STD_LOGIC;
  signal q1_reg_i_73_n_0 : STD_LOGIC;
  signal q1_reg_i_74_n_0 : STD_LOGIC;
  signal q1_reg_i_75_n_0 : STD_LOGIC;
  signal q1_reg_i_77_n_0 : STD_LOGIC;
  signal q1_reg_i_78_n_0 : STD_LOGIC;
  signal q1_reg_i_79_n_0 : STD_LOGIC;
  signal q1_reg_i_7_n_0 : STD_LOGIC;
  signal q1_reg_i_80_n_0 : STD_LOGIC;
  signal q1_reg_i_82_n_0 : STD_LOGIC;
  signal q1_reg_i_83_n_0 : STD_LOGIC;
  signal q1_reg_i_84_n_0 : STD_LOGIC;
  signal q1_reg_i_85_n_0 : STD_LOGIC;
  signal q1_reg_i_87_n_0 : STD_LOGIC;
  signal q1_reg_i_88_n_0 : STD_LOGIC;
  signal q1_reg_i_89_n_0 : STD_LOGIC;
  signal q1_reg_i_8_n_0 : STD_LOGIC;
  signal q1_reg_i_90_n_0 : STD_LOGIC;
  signal q1_reg_i_92_n_0 : STD_LOGIC;
  signal q1_reg_i_93_n_0 : STD_LOGIC;
  signal q1_reg_i_94_n_0 : STD_LOGIC;
  signal q1_reg_i_95_n_0 : STD_LOGIC;
  signal q1_reg_i_97_n_0 : STD_LOGIC;
  signal q1_reg_i_98_n_0 : STD_LOGIC;
  signal q1_reg_i_99_n_0 : STD_LOGIC;
  signal q1_reg_i_9_n_0 : STD_LOGIC;
  signal \^q3_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q3_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q3_reg_11\ : STD_LOGIC;
  signal \^q3_reg_13\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q3_reg_14\ : STD_LOGIC;
  signal \^q3_reg_2\ : STD_LOGIC;
  signal \^q3_reg_3\ : STD_LOGIC;
  signal \^q3_reg_4\ : STD_LOGIC;
  signal \^q3_reg_5\ : STD_LOGIC;
  signal \^q3_reg_6\ : STD_LOGIC;
  signal q3_reg_i_100_n_0 : STD_LOGIC;
  signal \q3_reg_i_101__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_102_n_0 : STD_LOGIC;
  signal q3_reg_i_103_n_0 : STD_LOGIC;
  signal q3_reg_i_104_n_0 : STD_LOGIC;
  signal \q3_reg_i_105__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_106__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_107__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_108_n_0 : STD_LOGIC;
  signal q3_reg_i_109_n_0 : STD_LOGIC;
  signal q3_reg_i_10_n_0 : STD_LOGIC;
  signal q3_reg_i_110_n_0 : STD_LOGIC;
  signal q3_reg_i_111_n_0 : STD_LOGIC;
  signal q3_reg_i_112_n_0 : STD_LOGIC;
  signal q3_reg_i_113_n_0 : STD_LOGIC;
  signal q3_reg_i_114_n_0 : STD_LOGIC;
  signal q3_reg_i_115_n_0 : STD_LOGIC;
  signal q3_reg_i_116_n_0 : STD_LOGIC;
  signal q3_reg_i_117_n_0 : STD_LOGIC;
  signal q3_reg_i_118_n_0 : STD_LOGIC;
  signal q3_reg_i_119_n_0 : STD_LOGIC;
  signal \q3_reg_i_11__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_120_n_0 : STD_LOGIC;
  signal q3_reg_i_121_n_0 : STD_LOGIC;
  signal q3_reg_i_122_n_0 : STD_LOGIC;
  signal q3_reg_i_123_n_0 : STD_LOGIC;
  signal q3_reg_i_124_n_0 : STD_LOGIC;
  signal q3_reg_i_125_n_0 : STD_LOGIC;
  signal q3_reg_i_126_n_0 : STD_LOGIC;
  signal q3_reg_i_127_n_0 : STD_LOGIC;
  signal q3_reg_i_128_n_0 : STD_LOGIC;
  signal q3_reg_i_129_n_0 : STD_LOGIC;
  signal \q3_reg_i_12__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_130_n_0 : STD_LOGIC;
  signal q3_reg_i_131_n_0 : STD_LOGIC;
  signal q3_reg_i_132_n_0 : STD_LOGIC;
  signal q3_reg_i_133_n_0 : STD_LOGIC;
  signal q3_reg_i_134_n_0 : STD_LOGIC;
  signal q3_reg_i_135_n_0 : STD_LOGIC;
  signal q3_reg_i_136_n_0 : STD_LOGIC;
  signal q3_reg_i_137_n_0 : STD_LOGIC;
  signal q3_reg_i_138_n_0 : STD_LOGIC;
  signal q3_reg_i_139_n_0 : STD_LOGIC;
  signal \q3_reg_i_13__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_140_n_0 : STD_LOGIC;
  signal q3_reg_i_141_n_0 : STD_LOGIC;
  signal q3_reg_i_142_n_0 : STD_LOGIC;
  signal q3_reg_i_143_n_0 : STD_LOGIC;
  signal q3_reg_i_144_n_0 : STD_LOGIC;
  signal q3_reg_i_145_n_0 : STD_LOGIC;
  signal q3_reg_i_146_n_0 : STD_LOGIC;
  signal q3_reg_i_147_n_0 : STD_LOGIC;
  signal q3_reg_i_148_n_0 : STD_LOGIC;
  signal q3_reg_i_149_n_0 : STD_LOGIC;
  signal \q3_reg_i_14__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_150_n_0 : STD_LOGIC;
  signal q3_reg_i_151_n_0 : STD_LOGIC;
  signal q3_reg_i_152_n_0 : STD_LOGIC;
  signal q3_reg_i_153_n_0 : STD_LOGIC;
  signal q3_reg_i_154_n_0 : STD_LOGIC;
  signal q3_reg_i_155_n_0 : STD_LOGIC;
  signal q3_reg_i_156_n_0 : STD_LOGIC;
  signal q3_reg_i_157_n_0 : STD_LOGIC;
  signal q3_reg_i_158_n_0 : STD_LOGIC;
  signal q3_reg_i_159_n_0 : STD_LOGIC;
  signal \q3_reg_i_15__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_160_n_0 : STD_LOGIC;
  signal q3_reg_i_161_n_0 : STD_LOGIC;
  signal q3_reg_i_162_n_0 : STD_LOGIC;
  signal q3_reg_i_163_n_0 : STD_LOGIC;
  signal q3_reg_i_164_n_0 : STD_LOGIC;
  signal q3_reg_i_165_n_0 : STD_LOGIC;
  signal q3_reg_i_166_n_0 : STD_LOGIC;
  signal q3_reg_i_167_n_0 : STD_LOGIC;
  signal q3_reg_i_168_n_0 : STD_LOGIC;
  signal q3_reg_i_169_n_0 : STD_LOGIC;
  signal \q3_reg_i_16__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_170_n_0 : STD_LOGIC;
  signal q3_reg_i_171_n_0 : STD_LOGIC;
  signal q3_reg_i_172_n_0 : STD_LOGIC;
  signal q3_reg_i_173_n_0 : STD_LOGIC;
  signal q3_reg_i_174_n_0 : STD_LOGIC;
  signal q3_reg_i_175_n_0 : STD_LOGIC;
  signal q3_reg_i_176_n_0 : STD_LOGIC;
  signal q3_reg_i_177_n_0 : STD_LOGIC;
  signal q3_reg_i_178_n_0 : STD_LOGIC;
  signal q3_reg_i_179_n_0 : STD_LOGIC;
  signal q3_reg_i_180_n_0 : STD_LOGIC;
  signal q3_reg_i_181_n_0 : STD_LOGIC;
  signal q3_reg_i_182_n_0 : STD_LOGIC;
  signal q3_reg_i_183_n_0 : STD_LOGIC;
  signal q3_reg_i_184_n_0 : STD_LOGIC;
  signal q3_reg_i_185_n_0 : STD_LOGIC;
  signal q3_reg_i_186_n_0 : STD_LOGIC;
  signal q3_reg_i_187_n_0 : STD_LOGIC;
  signal q3_reg_i_188_n_0 : STD_LOGIC;
  signal q3_reg_i_189_n_0 : STD_LOGIC;
  signal \q3_reg_i_18__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_190_n_0 : STD_LOGIC;
  signal q3_reg_i_191_n_0 : STD_LOGIC;
  signal q3_reg_i_192_n_0 : STD_LOGIC;
  signal q3_reg_i_193_n_0 : STD_LOGIC;
  signal q3_reg_i_194_n_0 : STD_LOGIC;
  signal q3_reg_i_195_n_0 : STD_LOGIC;
  signal q3_reg_i_196_n_0 : STD_LOGIC;
  signal q3_reg_i_197_n_0 : STD_LOGIC;
  signal q3_reg_i_198_n_0 : STD_LOGIC;
  signal q3_reg_i_199_n_0 : STD_LOGIC;
  signal q3_reg_i_19_n_0 : STD_LOGIC;
  signal \q3_reg_i_1__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_200_n_0 : STD_LOGIC;
  signal q3_reg_i_201_n_0 : STD_LOGIC;
  signal q3_reg_i_202_n_0 : STD_LOGIC;
  signal q3_reg_i_203_n_0 : STD_LOGIC;
  signal q3_reg_i_204_n_0 : STD_LOGIC;
  signal q3_reg_i_205_n_0 : STD_LOGIC;
  signal q3_reg_i_206_n_0 : STD_LOGIC;
  signal q3_reg_i_207_n_0 : STD_LOGIC;
  signal q3_reg_i_208_n_0 : STD_LOGIC;
  signal q3_reg_i_209_n_0 : STD_LOGIC;
  signal q3_reg_i_20_n_0 : STD_LOGIC;
  signal q3_reg_i_210_n_0 : STD_LOGIC;
  signal q3_reg_i_211_n_0 : STD_LOGIC;
  signal q3_reg_i_212_n_0 : STD_LOGIC;
  signal q3_reg_i_213_n_0 : STD_LOGIC;
  signal q3_reg_i_214_n_0 : STD_LOGIC;
  signal q3_reg_i_215_n_0 : STD_LOGIC;
  signal q3_reg_i_216_n_0 : STD_LOGIC;
  signal q3_reg_i_217_n_0 : STD_LOGIC;
  signal q3_reg_i_218_n_0 : STD_LOGIC;
  signal q3_reg_i_219_n_0 : STD_LOGIC;
  signal q3_reg_i_21_n_0 : STD_LOGIC;
  signal q3_reg_i_220_n_0 : STD_LOGIC;
  signal q3_reg_i_221_n_0 : STD_LOGIC;
  signal q3_reg_i_222_n_0 : STD_LOGIC;
  signal q3_reg_i_223_n_0 : STD_LOGIC;
  signal q3_reg_i_224_n_0 : STD_LOGIC;
  signal q3_reg_i_225_n_0 : STD_LOGIC;
  signal q3_reg_i_226_n_0 : STD_LOGIC;
  signal q3_reg_i_227_n_0 : STD_LOGIC;
  signal q3_reg_i_228_n_0 : STD_LOGIC;
  signal q3_reg_i_229_n_0 : STD_LOGIC;
  signal q3_reg_i_230_n_0 : STD_LOGIC;
  signal q3_reg_i_231_n_0 : STD_LOGIC;
  signal q3_reg_i_232_n_0 : STD_LOGIC;
  signal q3_reg_i_233_n_0 : STD_LOGIC;
  signal q3_reg_i_234_n_0 : STD_LOGIC;
  signal q3_reg_i_235_n_0 : STD_LOGIC;
  signal q3_reg_i_236_n_0 : STD_LOGIC;
  signal q3_reg_i_23_n_0 : STD_LOGIC;
  signal q3_reg_i_24_n_0 : STD_LOGIC;
  signal q3_reg_i_25_n_0 : STD_LOGIC;
  signal q3_reg_i_26_n_0 : STD_LOGIC;
  signal q3_reg_i_28_n_0 : STD_LOGIC;
  signal q3_reg_i_29_n_0 : STD_LOGIC;
  signal \q3_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_30__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_31_n_0 : STD_LOGIC;
  signal \q3_reg_i_33__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_34_n_0 : STD_LOGIC;
  signal q3_reg_i_35_n_0 : STD_LOGIC;
  signal q3_reg_i_36_n_0 : STD_LOGIC;
  signal \q3_reg_i_38__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_39_n_0 : STD_LOGIC;
  signal q3_reg_i_3_n_0 : STD_LOGIC;
  signal q3_reg_i_40_n_0 : STD_LOGIC;
  signal q3_reg_i_41_n_0 : STD_LOGIC;
  signal \q3_reg_i_43__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_44_n_0 : STD_LOGIC;
  signal q3_reg_i_45_n_0 : STD_LOGIC;
  signal q3_reg_i_46_n_0 : STD_LOGIC;
  signal q3_reg_i_48_n_0 : STD_LOGIC;
  signal q3_reg_i_49_n_0 : STD_LOGIC;
  signal q3_reg_i_4_n_0 : STD_LOGIC;
  signal q3_reg_i_50_n_0 : STD_LOGIC;
  signal q3_reg_i_51_n_0 : STD_LOGIC;
  signal \q3_reg_i_53__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_54_n_0 : STD_LOGIC;
  signal \q3_reg_i_55__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_56_n_0 : STD_LOGIC;
  signal \q3_reg_i_57__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_58__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_59__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_5_n_0 : STD_LOGIC;
  signal \q3_reg_i_60__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_61__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_62_n_0 : STD_LOGIC;
  signal q3_reg_i_63_n_0 : STD_LOGIC;
  signal q3_reg_i_64_n_0 : STD_LOGIC;
  signal \q3_reg_i_65__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_66__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_67_n_0 : STD_LOGIC;
  signal q3_reg_i_68_n_0 : STD_LOGIC;
  signal \q3_reg_i_69__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_6_n_0 : STD_LOGIC;
  signal q3_reg_i_70_n_0 : STD_LOGIC;
  signal q3_reg_i_71_n_0 : STD_LOGIC;
  signal q3_reg_i_72_n_0 : STD_LOGIC;
  signal q3_reg_i_73_n_0 : STD_LOGIC;
  signal \q3_reg_i_74__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_75__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_76_n_0 : STD_LOGIC;
  signal q3_reg_i_77_n_0 : STD_LOGIC;
  signal q3_reg_i_78_n_0 : STD_LOGIC;
  signal \q3_reg_i_79__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_7_n_0 : STD_LOGIC;
  signal \q3_reg_i_80__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_81__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_82_n_0 : STD_LOGIC;
  signal \q3_reg_i_83__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_84_n_0 : STD_LOGIC;
  signal q3_reg_i_85_n_0 : STD_LOGIC;
  signal q3_reg_i_86_n_0 : STD_LOGIC;
  signal q3_reg_i_87_n_0 : STD_LOGIC;
  signal q3_reg_i_88_n_0 : STD_LOGIC;
  signal \q3_reg_i_89__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_8_n_0 : STD_LOGIC;
  signal \q3_reg_i_90__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_91_n_0 : STD_LOGIC;
  signal q3_reg_i_92_n_0 : STD_LOGIC;
  signal q3_reg_i_93_n_0 : STD_LOGIC;
  signal \q3_reg_i_94__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_95__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_96_n_0 : STD_LOGIC;
  signal q3_reg_i_97_n_0 : STD_LOGIC;
  signal q3_reg_i_98_n_0 : STD_LOGIC;
  signal q3_reg_i_99_n_0 : STD_LOGIC;
  signal q3_reg_i_9_n_0 : STD_LOGIC;
  signal \^q4_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^reg_1820_reg[2]\ : STD_LOGIC;
  signal \^reg_1820_reg[4]\ : STD_LOGIC;
  signal \^reg_1820_reg[5]\ : STD_LOGIC;
  signal \reg_1825[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1825[7]_i_3_n_0\ : STD_LOGIC;
  signal \^reg_1832_reg[1]\ : STD_LOGIC;
  signal \^reg_1832_reg[4]\ : STD_LOGIC;
  signal \^reg_1839_reg[3]\ : STD_LOGIC;
  signal \reg_1846[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1846[7]_i_5_n_0\ : STD_LOGIC;
  signal \^reg_1846_reg[7]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \reg_1862[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1862[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1862[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1862[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_1870[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1870[7]_i_4_n_0\ : STD_LOGIC;
  signal \^reg_1870_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1870_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1877_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1877_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^reg_1877_reg[6]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^reg_1877_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^reg_1877_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^reg_1883_reg[5]\ : STD_LOGIC;
  signal \^reg_1883_reg[6]\ : STD_LOGIC;
  signal \^reg_1883_reg[7]\ : STD_LOGIC;
  signal \^reg_1901_reg[6]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_1901_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^reg_1901_reg[7]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_1901_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^tmp_389_reg_24410_reg[0]\ : STD_LOGIC;
  signal \^tmp_549_reg_25116_reg[0]\ : STD_LOGIC;
  signal \^tmp_559_reg_25142_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_110_reg_23642_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_110_reg_23642_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_137_reg_23868_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_139_reg_23878_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_177_reg_24232_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_190_reg_24338_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_194_reg_24405_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_194_reg_24405_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_194_reg_24405_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_194_reg_24405_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_194_reg_24405_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_210_reg_24525_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_210_reg_24525_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_214_reg_24547_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_234_reg_24735_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_234_reg_24735_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_234_reg_24735_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_237_reg_24751_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_250_reg_24901_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_250_reg_24901_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_270_reg_25089_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_270_reg_25089_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_270_reg_25089_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_270_reg_25089_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_270_reg_25089_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_279_reg_25137_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_290_reg_25277_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_290_reg_25277_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_290_reg_25277_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_294_reg_25299_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_294_reg_25299_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_294_reg_25299_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_294_reg_25299_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_310_reg_25465_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_310_reg_25465_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_319_reg_25513_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_319_reg_25513_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_337_reg_25671_reg[6]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^trunc_ln127_70_reg_23266_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_90_reg_23454_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_90_reg_23454_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_94_reg_23476_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_94_reg_23476_reg[2]\ : STD_LOGIC;
  signal \^x_assign_112_reg_24332_reg[3]\ : STD_LOGIC;
  signal \^x_assign_112_reg_24332_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^x_assign_114_reg_24348_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^x_assign_115_reg_24400_reg[0]\ : STD_LOGIC;
  signal \^x_assign_115_reg_24400_reg[1]\ : STD_LOGIC;
  signal \^x_assign_117_reg_24354_reg[2]\ : STD_LOGIC;
  signal \^x_assign_126_reg_24535_reg[0]\ : STD_LOGIC;
  signal \^x_assign_126_reg_24535_reg[1]\ : STD_LOGIC;
  signal \^x_assign_126_reg_24535_reg[3]\ : STD_LOGIC;
  signal \^x_assign_127_reg_24541_reg[2]\ : STD_LOGIC;
  signal \^x_assign_127_reg_24541_reg[6]\ : STD_LOGIC;
  signal \^x_assign_134_reg_24436_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^x_assign_138_reg_24723_reg[0]\ : STD_LOGIC;
  signal \^x_assign_138_reg_24723_reg[1]\ : STD_LOGIC;
  signal \^x_assign_138_reg_24723_reg[7]\ : STD_LOGIC;
  signal \^x_assign_141_reg_24745_reg[0]\ : STD_LOGIC;
  signal \^x_assign_141_reg_24745_reg[3]\ : STD_LOGIC;
  signal \^x_assign_150_reg_24911_reg[0]\ : STD_LOGIC;
  signal \^x_assign_150_reg_24911_reg[1]\ : STD_LOGIC;
  signal \^x_assign_151_reg_24917_reg[7]\ : STD_LOGIC;
  signal \^x_assign_162_reg_25099_reg[0]\ : STD_LOGIC;
  signal \^x_assign_162_reg_25099_reg[1]\ : STD_LOGIC;
  signal \^x_assign_163_reg_25105_reg[7]\ : STD_LOGIC;
  signal \^x_assign_16_reg_22892_reg[3]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[1]\ : STD_LOGIC;
  signal \^x_assign_175_reg_25293_reg[3]\ : STD_LOGIC;
  signal \^x_assign_175_reg_25293_reg[6]\ : STD_LOGIC;
  signal \^x_assign_186_reg_25475_reg[2]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[0]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[1]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[6]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[7]\ : STD_LOGIC;
  signal \^x_assign_189_reg_25497_reg[2]\ : STD_LOGIC;
  signal \^x_assign_189_reg_25497_reg[6]\ : STD_LOGIC;
  signal \^x_assign_18_reg_22937_reg[5]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^x_assign_199_reg_25649_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^x_assign_21_reg_22846_reg[2]\ : STD_LOGIC;
  signal \^x_assign_30_reg_23100_reg[2]\ : STD_LOGIC;
  signal \^x_assign_30_reg_23100_reg[3]\ : STD_LOGIC;
  signal \^x_assign_31_reg_23106_reg[0]\ : STD_LOGIC;
  signal \^x_assign_31_reg_23106_reg[0]_0\ : STD_LOGIC;
  signal \^x_assign_31_reg_23106_reg[1]\ : STD_LOGIC;
  signal \^x_assign_31_reg_23106_reg[1]_0\ : STD_LOGIC;
  signal \^x_assign_38_reg_23005_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_assign_43_reg_23282_reg[0]\ : STD_LOGIC;
  signal \^x_assign_54_reg_23464_reg[2]\ : STD_LOGIC;
  signal \^x_assign_54_reg_23464_reg[2]_0\ : STD_LOGIC;
  signal \^x_assign_55_reg_23470_reg[0]\ : STD_LOGIC;
  signal \^x_assign_55_reg_23470_reg[1]\ : STD_LOGIC;
  signal \^x_assign_55_reg_23470_reg[1]_0\ : STD_LOGIC;
  signal \^x_assign_55_reg_23470_reg[3]\ : STD_LOGIC;
  signal \^x_assign_57_reg_23486_reg[3]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[2]\ : STD_LOGIC;
  signal \^x_assign_67_reg_23658_reg[0]\ : STD_LOGIC;
  signal \^x_assign_67_reg_23658_reg[1]\ : STD_LOGIC;
  signal \^x_assign_76_reg_23824_reg[2]\ : STD_LOGIC;
  signal \^x_assign_76_reg_23824_reg[3]\ : STD_LOGIC;
  signal \^x_assign_76_reg_23824_reg[4]\ : STD_LOGIC;
  signal \^x_assign_76_reg_23824_reg[5]\ : STD_LOGIC;
  signal \^x_assign_79_reg_23846_reg[2]\ : STD_LOGIC;
  signal \^x_assign_79_reg_23846_reg[3]\ : STD_LOGIC;
  signal \^x_assign_81_reg_23862_reg[0]\ : STD_LOGIC;
  signal \^x_assign_81_reg_23862_reg[1]\ : STD_LOGIC;
  signal \^x_assign_88_reg_24012_reg[3]\ : STD_LOGIC;
  signal \^x_assign_88_reg_24012_reg[4]\ : STD_LOGIC;
  signal \^x_assign_88_reg_24012_reg[5]\ : STD_LOGIC;
  signal \^x_assign_90_reg_24028_reg[6]\ : STD_LOGIC;
  signal \^x_assign_93_reg_24050_reg[2]\ : STD_LOGIC;
  signal \^x_assign_98_reg_23910_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_assign_98_reg_23910_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^xor_ln117_11_reg_22653_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_11_reg_22653_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_11_reg_22653_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_123_reg_23784_reg[2]\ : STD_LOGIC;
  signal \^xor_ln117_123_reg_23784_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_125_reg_23794_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_125_reg_23794_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_139_reg_23972_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_139_reg_23972_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_139_reg_23972_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_141_reg_23982_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_141_reg_23982_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_141_reg_23982_reg[2]\ : STD_LOGIC;
  signal \^xor_ln117_141_reg_23982_reg[3]\ : STD_LOGIC;
  signal \^xor_ln117_141_reg_23982_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_14_reg_22679_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_14_reg_22679_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_14_reg_22679_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_155_reg_24160_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_155_reg_24160_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_155_reg_24160_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_157_reg_24171_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_157_reg_24171_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_157_reg_24171_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_157_reg_24171_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_171_reg_24303_reg[6]\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[0]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[1]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[3]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[4]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[5]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[6]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_172_reg_24309[7]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_173_reg_24315[4]_i_3_n_0\ : STD_LOGIC;
  signal \^xor_ln117_173_reg_24315_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_173_reg_24315_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_173_reg_24315_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_173_reg_24315_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_187_reg_24489_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_187_reg_24489_reg[7]\ : STD_LOGIC;
  signal \xor_ln117_188_reg_24457[0]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_188_reg_24457[1]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_190_reg_24463[2]_i_3_n_0\ : STD_LOGIC;
  signal \xor_ln117_190_reg_24463[4]_i_2_n_0\ : STD_LOGIC;
  signal \^xor_ln117_203_reg_24667_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_205_reg_24677_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_205_reg_24677_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_220_reg_24860_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_220_reg_24860_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_222_reg_24870_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_222_reg_24870_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_222_reg_24870_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_29_reg_22807_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_30_reg_22813_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_30_reg_22813_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_30_reg_22813_reg[3]\ : STD_LOGIC;
  signal \^xor_ln117_30_reg_22813_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_30_reg_22813_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_44_reg_22908_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_44_reg_22908_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_44_reg_22908_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_45_reg_22914_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_45_reg_22914_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_45_reg_22914_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_46_reg_22920_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_46_reg_22920_reg[3]\ : STD_LOGIC;
  signal \^xor_ln117_46_reg_22920_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_5_reg_22626_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_5_reg_22626_reg[5]\ : STD_LOGIC;
  signal \xor_ln117_61_reg_23026[2]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_61_reg_23026[3]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_61_reg_23026[4]_i_2_n_0\ : STD_LOGIC;
  signal \^xor_ln117_62_reg_23063_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_62_reg_23063_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_62_reg_23063_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_62_reg_23063_reg[7]\ : STD_LOGIC;
  signal \xor_ln117_63_reg_23032[3]_i_3_n_0\ : STD_LOGIC;
  signal \^xor_ln117_75_reg_23220_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_77_reg_23230_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_77_reg_23230_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_77_reg_23230_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_94_reg_23423_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_94_reg_23423_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_94_reg_23423_reg[7]\ : STD_LOGIC;
  signal \^z_130_reg_25335_reg[7]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q4_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q4_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q4_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q4_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \or_ln127_12_reg_22978[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \or_ln127_12_reg_22978[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \or_ln127_12_reg_22978[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \or_ln127_25_reg_23016[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \or_ln127_25_reg_23016[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \or_ln127_25_reg_23016[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \or_ln127_25_reg_23016[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \or_ln127_89_reg_24447[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \or_ln127_89_reg_24447[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \or_ln127_89_reg_24447[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of q0_reg_i_102 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of q0_reg_i_104 : label is "soft_lutpair5";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "inst/clefia_s0_U/q1_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 7;
  attribute SOFT_HLUTNM of q1_reg_i_104 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of q1_reg_i_113 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of q1_reg_i_119 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of q1_reg_i_121 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of q1_reg_i_122 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of q1_reg_i_128 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of q1_reg_i_129 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of q1_reg_i_135 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q1_reg_i_139 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of q1_reg_i_147 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of q1_reg_i_152 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of q1_reg_i_155 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of q1_reg_i_162 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of q1_reg_i_171 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q1_reg_i_20 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of q1_reg_i_21 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of q1_reg_i_218 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of q1_reg_i_227 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of q1_reg_i_23 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of q1_reg_i_232 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of q1_reg_i_238 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of q1_reg_i_239 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of q1_reg_i_240 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of q1_reg_i_245 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of q1_reg_i_251 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of q1_reg_i_261 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of q1_reg_i_63 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of q1_reg_i_68 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of q1_reg_i_73 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of q1_reg_i_78 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of q1_reg_i_83 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of q1_reg_i_88 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of q1_reg_i_93 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of q1_reg_i_98 : label is "soft_lutpair14";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q3_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q3_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q3_reg : label is 2048;
  attribute RTL_RAM_NAME of q3_reg : label is "inst/clefia_s0_U/q3_reg";
  attribute RTL_RAM_TYPE of q3_reg : label is "RAM_SP";
  attribute ram_addr_begin of q3_reg : label is 0;
  attribute ram_addr_end of q3_reg : label is 1023;
  attribute ram_offset of q3_reg : label is 0;
  attribute ram_slice_begin of q3_reg : label is 0;
  attribute ram_slice_end of q3_reg : label is 7;
  attribute SOFT_HLUTNM of q3_reg_i_117 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of q3_reg_i_121 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of q3_reg_i_125 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of q3_reg_i_134 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of q3_reg_i_139 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of q3_reg_i_158 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q3_reg_i_165 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of q3_reg_i_179 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of q3_reg_i_186 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of q3_reg_i_19 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of q3_reg_i_215 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of q3_reg_i_223 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of q3_reg_i_225 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of q3_reg_i_228 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of q3_reg_i_29 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of q3_reg_i_34 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of q3_reg_i_39 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of q3_reg_i_44 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of q3_reg_i_49 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of q3_reg_i_54 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q3_reg_i_81__0\ : label is "soft_lutpair49";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q4_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q4_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q4_reg : label is 2048;
  attribute RTL_RAM_NAME of q4_reg : label is "inst/clefia_s0_U/q4_reg";
  attribute RTL_RAM_TYPE of q4_reg : label is "RAM_SP";
  attribute ram_addr_begin of q4_reg : label is 0;
  attribute ram_addr_end of q4_reg : label is 1023;
  attribute ram_offset of q4_reg : label is 0;
  attribute ram_slice_begin of q4_reg : label is 0;
  attribute ram_slice_end of q4_reg : label is 7;
  attribute SOFT_HLUTNM of q4_reg_i_12 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \reg_1862[5]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \reg_1862[5]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \reg_1862[7]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_1862[7]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \reg_1870[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \reg_1870[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \reg_1870[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \reg_1870[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \reg_1870[7]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \reg_1901[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg_1901[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reg_1901[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \reg_1901[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reg_1901[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \reg_1901[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reg_1901[7]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \trunc_ln127_114_reg_23664[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \trunc_ln127_114_reg_23664[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \trunc_ln127_114_reg_23664[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \trunc_ln127_142_reg_23712[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trunc_ln127_146_reg_23744[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \trunc_ln127_146_reg_23744[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \trunc_ln127_146_reg_23744[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \trunc_ln127_14_reg_22638[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \trunc_ln127_190_reg_24338[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \trunc_ln127_190_reg_24338[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trunc_ln127_190_reg_24338[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trunc_ln127_190_reg_24338[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trunc_ln127_26_reg_22696[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \trunc_ln127_26_reg_22696[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \trunc_ln127_30_reg_22898[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \trunc_ln127_30_reg_22898[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \trunc_ln127_30_reg_22898[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \trunc_ln127_350_reg_25726[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \trunc_ln127_350_reg_25726[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \trunc_ln127_350_reg_25726[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \trunc_ln127_350_reg_25726[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \x_assign_16_reg_22892[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \x_assign_16_reg_22892[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \x_assign_49_reg_23142[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_assign_64_reg_23636[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \x_assign_64_reg_23636[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \x_assign_67_reg_23658[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \x_assign_85_reg_23706[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \x_assign_87_reg_23738[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \x_assign_87_reg_23738[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \xor_ln117_173_reg_24315[4]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xor_ln117_190_reg_24463[2]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xor_ln117_190_reg_24463[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \xor_ln117_190_reg_24463[3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \xor_ln117_190_reg_24463[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \xor_ln117_46_reg_22920[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \xor_ln117_46_reg_22920[5]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \xor_ln117_61_reg_23026[3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xor_ln117_61_reg_23026[4]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[5]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \xor_ln117_835_reg_25778[6]_i_1\ : label is "soft_lutpair35";
begin
  DOADO(4 downto 0) <= \^doado\(4 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  \ap_CS_fsm_reg[13]\ <= \^ap_cs_fsm_reg[13]\;
  \ap_CS_fsm_reg[13]_0\ <= \^ap_cs_fsm_reg[13]_0\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_enable_reg_pp0_iter1_reg_rep__0\ <= \^ap_enable_reg_pp0_iter1_reg_rep__0\;
  \ap_enable_reg_pp0_iter1_reg_rep__0_0\ <= \^ap_enable_reg_pp0_iter1_reg_rep__0_0\;
  ap_enable_reg_pp0_iter2_reg_rep <= \^ap_enable_reg_pp0_iter2_reg_rep\;
  ap_enable_reg_pp0_iter2_reg_rep_0 <= \^ap_enable_reg_pp0_iter2_reg_rep_0\;
  ap_enable_reg_pp0_iter3_reg <= \^ap_enable_reg_pp0_iter3_reg\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
  \or_ln127_12_reg_22978_reg[0]\ <= \^or_ln127_12_reg_22978_reg[0]\;
  \or_ln127_12_reg_22978_reg[0]_0\ <= \^or_ln127_12_reg_22978_reg[0]_0\;
  \or_ln127_12_reg_22978_reg[1]\ <= \^or_ln127_12_reg_22978_reg[1]\;
  \or_ln127_12_reg_22978_reg[1]_0\ <= \^or_ln127_12_reg_22978_reg[1]_0\;
  \or_ln127_12_reg_22978_reg[1]_1\ <= \^or_ln127_12_reg_22978_reg[1]_1\;
  \or_ln127_12_reg_22978_reg[4]\ <= \^or_ln127_12_reg_22978_reg[4]\;
  \or_ln127_12_reg_22978_reg[5]\ <= \^or_ln127_12_reg_22978_reg[5]\;
  \or_ln127_12_reg_22978_reg[6]\ <= \^or_ln127_12_reg_22978_reg[6]\;
  \or_ln127_19_reg_23094_reg[2]\ <= \^or_ln127_19_reg_23094_reg[2]\;
  \or_ln127_19_reg_23094_reg[2]_0\ <= \^or_ln127_19_reg_23094_reg[2]_0\;
  \or_ln127_19_reg_23094_reg[3]\ <= \^or_ln127_19_reg_23094_reg[3]\;
  \or_ln127_19_reg_23094_reg[3]_0\ <= \^or_ln127_19_reg_23094_reg[3]_0\;
  \or_ln127_20_reg_23112_reg[0]\ <= \^or_ln127_20_reg_23112_reg[0]\;
  \or_ln127_20_reg_23112_reg[4]\ <= \^or_ln127_20_reg_23112_reg[4]\;
  \or_ln127_20_reg_23112_reg[5]\ <= \^or_ln127_20_reg_23112_reg[5]\;
  \or_ln127_26_reg_23021_reg[4]\(2 downto 0) <= \^or_ln127_26_reg_23021_reg[4]\(2 downto 0);
  \pt_load_2_reg_22425_reg[0]\ <= \^pt_load_2_reg_22425_reg[0]\;
  \pt_load_2_reg_22425_reg[7]\ <= \^pt_load_2_reg_22425_reg[7]\;
  \pt_load_3_reg_22456_reg[7]\(7 downto 0) <= \^pt_load_3_reg_22456_reg[7]\(7 downto 0);
  q1_reg_10 <= \^q1_reg_10\;
  q1_reg_13 <= \^q1_reg_13\;
  q1_reg_2 <= \^q1_reg_2\;
  q1_reg_3 <= \^q1_reg_3\;
  q1_reg_5 <= \^q1_reg_5\;
  q1_reg_6 <= \^q1_reg_6\;
  q1_reg_7(1 downto 0) <= \^q1_reg_7\(1 downto 0);
  q1_reg_8(2 downto 0) <= \^q1_reg_8\(2 downto 0);
  q1_reg_9(0) <= \^q1_reg_9\(0);
  q3_reg_0(7 downto 0) <= \^q3_reg_0\(7 downto 0);
  q3_reg_1(7 downto 0) <= \^q3_reg_1\(7 downto 0);
  q3_reg_11 <= \^q3_reg_11\;
  q3_reg_13(1 downto 0) <= \^q3_reg_13\(1 downto 0);
  q3_reg_14 <= \^q3_reg_14\;
  q3_reg_2 <= \^q3_reg_2\;
  q3_reg_3 <= \^q3_reg_3\;
  q3_reg_4 <= \^q3_reg_4\;
  q3_reg_5 <= \^q3_reg_5\;
  q3_reg_6 <= \^q3_reg_6\;
  q4_reg_0(7 downto 0) <= \^q4_reg_0\(7 downto 0);
  \reg_1820_reg[2]\ <= \^reg_1820_reg[2]\;
  \reg_1820_reg[4]\ <= \^reg_1820_reg[4]\;
  \reg_1820_reg[5]\ <= \^reg_1820_reg[5]\;
  \reg_1832_reg[1]\ <= \^reg_1832_reg[1]\;
  \reg_1832_reg[4]\ <= \^reg_1832_reg[4]\;
  \reg_1839_reg[3]\ <= \^reg_1839_reg[3]\;
  \reg_1846_reg[7]\(4 downto 0) <= \^reg_1846_reg[7]\(4 downto 0);
  \reg_1870_reg[5]\(0) <= \^reg_1870_reg[5]\(0);
  \reg_1870_reg[5]_0\(0) <= \^reg_1870_reg[5]_0\(0);
  \reg_1877_reg[0]\(0) <= \^reg_1877_reg[0]\(0);
  \reg_1877_reg[3]\(2 downto 0) <= \^reg_1877_reg[3]\(2 downto 0);
  \reg_1877_reg[6]\(2 downto 0) <= \^reg_1877_reg[6]\(2 downto 0);
  \reg_1877_reg[6]_0\(3 downto 0) <= \^reg_1877_reg[6]_0\(3 downto 0);
  \reg_1877_reg[7]\(2 downto 0) <= \^reg_1877_reg[7]\(2 downto 0);
  \reg_1883_reg[5]\ <= \^reg_1883_reg[5]\;
  \reg_1883_reg[6]\ <= \^reg_1883_reg[6]\;
  \reg_1883_reg[7]\ <= \^reg_1883_reg[7]\;
  \reg_1901_reg[6]\(1 downto 0) <= \^reg_1901_reg[6]\(1 downto 0);
  \reg_1901_reg[6]_0\(2 downto 0) <= \^reg_1901_reg[6]_0\(2 downto 0);
  \reg_1901_reg[7]\(1 downto 0) <= \^reg_1901_reg[7]\(1 downto 0);
  \reg_1901_reg[7]_0\(5 downto 0) <= \^reg_1901_reg[7]_0\(5 downto 0);
  \tmp_389_reg_24410_reg[0]\ <= \^tmp_389_reg_24410_reg[0]\;
  \tmp_549_reg_25116_reg[0]\ <= \^tmp_549_reg_25116_reg[0]\;
  \tmp_559_reg_25142_reg[0]\ <= \^tmp_559_reg_25142_reg[0]\;
  \trunc_ln127_110_reg_23642_reg[3]\ <= \^trunc_ln127_110_reg_23642_reg[3]\;
  \trunc_ln127_110_reg_23642_reg[4]\ <= \^trunc_ln127_110_reg_23642_reg[4]\;
  \trunc_ln127_114_reg_23664_reg[1]\ <= \^trunc_ln127_114_reg_23664_reg[1]\;
  \trunc_ln127_114_reg_23664_reg[2]\ <= \^trunc_ln127_114_reg_23664_reg[2]\;
  \trunc_ln127_114_reg_23664_reg[2]_0\ <= \^trunc_ln127_114_reg_23664_reg[2]_0\;
  \trunc_ln127_114_reg_23664_reg[5]\ <= \^trunc_ln127_114_reg_23664_reg[5]\;
  \trunc_ln127_137_reg_23868_reg[6]\ <= \^trunc_ln127_137_reg_23868_reg[6]\;
  \trunc_ln127_139_reg_23878_reg[6]\ <= \^trunc_ln127_139_reg_23878_reg[6]\;
  \trunc_ln127_177_reg_24232_reg[1]\ <= \^trunc_ln127_177_reg_24232_reg[1]\;
  \trunc_ln127_190_reg_24338_reg[6]\ <= \^trunc_ln127_190_reg_24338_reg[6]\;
  \trunc_ln127_194_reg_24405_reg[0]\ <= \^trunc_ln127_194_reg_24405_reg[0]\;
  \trunc_ln127_194_reg_24405_reg[3]\ <= \^trunc_ln127_194_reg_24405_reg[3]\;
  \trunc_ln127_194_reg_24405_reg[4]\ <= \^trunc_ln127_194_reg_24405_reg[4]\;
  \trunc_ln127_194_reg_24405_reg[5]\ <= \^trunc_ln127_194_reg_24405_reg[5]\;
  \trunc_ln127_194_reg_24405_reg[6]\ <= \^trunc_ln127_194_reg_24405_reg[6]\;
  \trunc_ln127_210_reg_24525_reg[3]\ <= \^trunc_ln127_210_reg_24525_reg[3]\;
  \trunc_ln127_210_reg_24525_reg[4]\ <= \^trunc_ln127_210_reg_24525_reg[4]\;
  \trunc_ln127_214_reg_24547_reg[5]\ <= \^trunc_ln127_214_reg_24547_reg[5]\;
  \trunc_ln127_234_reg_24735_reg[1]\ <= \^trunc_ln127_234_reg_24735_reg[1]\;
  \trunc_ln127_234_reg_24735_reg[1]_0\ <= \^trunc_ln127_234_reg_24735_reg[1]_0\;
  \trunc_ln127_234_reg_24735_reg[2]\ <= \^trunc_ln127_234_reg_24735_reg[2]\;
  \trunc_ln127_237_reg_24751_reg[5]\ <= \^trunc_ln127_237_reg_24751_reg[5]\;
  \trunc_ln127_250_reg_24901_reg[3]\ <= \^trunc_ln127_250_reg_24901_reg[3]\;
  \trunc_ln127_250_reg_24901_reg[4]\ <= \^trunc_ln127_250_reg_24901_reg[4]\;
  \trunc_ln127_254_reg_24923_reg[1]\ <= \^trunc_ln127_254_reg_24923_reg[1]\;
  \trunc_ln127_254_reg_24923_reg[1]_0\ <= \^trunc_ln127_254_reg_24923_reg[1]_0\;
  \trunc_ln127_254_reg_24923_reg[2]\ <= \^trunc_ln127_254_reg_24923_reg[2]\;
  \trunc_ln127_254_reg_24923_reg[2]_0\ <= \^trunc_ln127_254_reg_24923_reg[2]_0\;
  \trunc_ln127_254_reg_24923_reg[5]\ <= \^trunc_ln127_254_reg_24923_reg[5]\;
  \trunc_ln127_254_reg_24923_reg[6]\ <= \^trunc_ln127_254_reg_24923_reg[6]\;
  \trunc_ln127_270_reg_25089_reg[1]\ <= \^trunc_ln127_270_reg_25089_reg[1]\;
  \trunc_ln127_270_reg_25089_reg[1]_0\ <= \^trunc_ln127_270_reg_25089_reg[1]_0\;
  \trunc_ln127_270_reg_25089_reg[2]\ <= \^trunc_ln127_270_reg_25089_reg[2]\;
  \trunc_ln127_270_reg_25089_reg[2]_0\ <= \^trunc_ln127_270_reg_25089_reg[2]_0\;
  \trunc_ln127_270_reg_25089_reg[3]\ <= \^trunc_ln127_270_reg_25089_reg[3]\;
  \trunc_ln127_279_reg_25137_reg[5]\ <= \^trunc_ln127_279_reg_25137_reg[5]\;
  \trunc_ln127_290_reg_25277_reg[1]\ <= \^trunc_ln127_290_reg_25277_reg[1]\;
  \trunc_ln127_290_reg_25277_reg[1]_0\ <= \^trunc_ln127_290_reg_25277_reg[1]_0\;
  \trunc_ln127_290_reg_25277_reg[2]\ <= \^trunc_ln127_290_reg_25277_reg[2]\;
  \trunc_ln127_294_reg_25299_reg[3]\ <= \^trunc_ln127_294_reg_25299_reg[3]\;
  \trunc_ln127_294_reg_25299_reg[4]\ <= \^trunc_ln127_294_reg_25299_reg[4]\;
  \trunc_ln127_294_reg_25299_reg[5]\ <= \^trunc_ln127_294_reg_25299_reg[5]\;
  \trunc_ln127_294_reg_25299_reg[6]\ <= \^trunc_ln127_294_reg_25299_reg[6]\;
  \trunc_ln127_310_reg_25465_reg[5]\ <= \^trunc_ln127_310_reg_25465_reg[5]\;
  \trunc_ln127_310_reg_25465_reg[6]\ <= \^trunc_ln127_310_reg_25465_reg[6]\;
  \trunc_ln127_319_reg_25513_reg[2]\ <= \^trunc_ln127_319_reg_25513_reg[2]\;
  \trunc_ln127_319_reg_25513_reg[2]_0\ <= \^trunc_ln127_319_reg_25513_reg[2]_0\;
  \trunc_ln127_337_reg_25671_reg[6]\(6 downto 0) <= \^trunc_ln127_337_reg_25671_reg[6]\(6 downto 0);
  \trunc_ln127_70_reg_23266_reg[1]\ <= \^trunc_ln127_70_reg_23266_reg[1]\;
  \trunc_ln127_74_reg_23288_reg[0]\ <= \^trunc_ln127_74_reg_23288_reg[0]\;
  \trunc_ln127_74_reg_23288_reg[4]\ <= \^trunc_ln127_74_reg_23288_reg[4]\;
  \trunc_ln127_90_reg_23454_reg[3]\ <= \^trunc_ln127_90_reg_23454_reg[3]\;
  \trunc_ln127_90_reg_23454_reg[4]\ <= \^trunc_ln127_90_reg_23454_reg[4]\;
  \trunc_ln127_94_reg_23476_reg[0]\ <= \^trunc_ln127_94_reg_23476_reg[0]\;
  \trunc_ln127_94_reg_23476_reg[2]\ <= \^trunc_ln127_94_reg_23476_reg[2]\;
  \x_assign_112_reg_24332_reg[3]\ <= \^x_assign_112_reg_24332_reg[3]\;
  \x_assign_112_reg_24332_reg[7]\(7 downto 0) <= \^x_assign_112_reg_24332_reg[7]\(7 downto 0);
  \x_assign_114_reg_24348_reg[7]\(7 downto 0) <= \^x_assign_114_reg_24348_reg[7]\(7 downto 0);
  \x_assign_115_reg_24400_reg[0]\ <= \^x_assign_115_reg_24400_reg[0]\;
  \x_assign_115_reg_24400_reg[1]\ <= \^x_assign_115_reg_24400_reg[1]\;
  \x_assign_117_reg_24354_reg[2]\ <= \^x_assign_117_reg_24354_reg[2]\;
  \x_assign_126_reg_24535_reg[0]\ <= \^x_assign_126_reg_24535_reg[0]\;
  \x_assign_126_reg_24535_reg[1]\ <= \^x_assign_126_reg_24535_reg[1]\;
  \x_assign_126_reg_24535_reg[3]\ <= \^x_assign_126_reg_24535_reg[3]\;
  \x_assign_127_reg_24541_reg[2]\ <= \^x_assign_127_reg_24541_reg[2]\;
  \x_assign_127_reg_24541_reg[6]\ <= \^x_assign_127_reg_24541_reg[6]\;
  \x_assign_134_reg_24436_reg[4]\(2 downto 0) <= \^x_assign_134_reg_24436_reg[4]\(2 downto 0);
  \x_assign_138_reg_24723_reg[0]\ <= \^x_assign_138_reg_24723_reg[0]\;
  \x_assign_138_reg_24723_reg[1]\ <= \^x_assign_138_reg_24723_reg[1]\;
  \x_assign_138_reg_24723_reg[7]\ <= \^x_assign_138_reg_24723_reg[7]\;
  \x_assign_141_reg_24745_reg[0]\ <= \^x_assign_141_reg_24745_reg[0]\;
  \x_assign_141_reg_24745_reg[3]\ <= \^x_assign_141_reg_24745_reg[3]\;
  \x_assign_150_reg_24911_reg[0]\ <= \^x_assign_150_reg_24911_reg[0]\;
  \x_assign_150_reg_24911_reg[1]\ <= \^x_assign_150_reg_24911_reg[1]\;
  \x_assign_151_reg_24917_reg[7]\ <= \^x_assign_151_reg_24917_reg[7]\;
  \x_assign_162_reg_25099_reg[0]\ <= \^x_assign_162_reg_25099_reg[0]\;
  \x_assign_162_reg_25099_reg[1]\ <= \^x_assign_162_reg_25099_reg[1]\;
  \x_assign_163_reg_25105_reg[7]\ <= \^x_assign_163_reg_25105_reg[7]\;
  \x_assign_16_reg_22892_reg[3]\ <= \^x_assign_16_reg_22892_reg[3]\;
  \x_assign_174_reg_25287_reg[1]\ <= \^x_assign_174_reg_25287_reg[1]\;
  \x_assign_175_reg_25293_reg[3]\ <= \^x_assign_175_reg_25293_reg[3]\;
  \x_assign_175_reg_25293_reg[6]\ <= \^x_assign_175_reg_25293_reg[6]\;
  \x_assign_186_reg_25475_reg[2]\ <= \^x_assign_186_reg_25475_reg[2]\;
  \x_assign_187_reg_25481_reg[0]\ <= \^x_assign_187_reg_25481_reg[0]\;
  \x_assign_187_reg_25481_reg[1]\ <= \^x_assign_187_reg_25481_reg[1]\;
  \x_assign_187_reg_25481_reg[6]\ <= \^x_assign_187_reg_25481_reg[6]\;
  \x_assign_187_reg_25481_reg[7]\ <= \^x_assign_187_reg_25481_reg[7]\;
  \x_assign_189_reg_25497_reg[2]\ <= \^x_assign_189_reg_25497_reg[2]\;
  \x_assign_189_reg_25497_reg[6]\ <= \^x_assign_189_reg_25497_reg[6]\;
  \x_assign_18_reg_22937_reg[5]\(7 downto 0) <= \^x_assign_18_reg_22937_reg[5]\(7 downto 0);
  \x_assign_199_reg_25649_reg[7]\(6 downto 0) <= \^x_assign_199_reg_25649_reg[7]\(6 downto 0);
  \x_assign_21_reg_22846_reg[2]\ <= \^x_assign_21_reg_22846_reg[2]\;
  \x_assign_30_reg_23100_reg[2]\ <= \^x_assign_30_reg_23100_reg[2]\;
  \x_assign_30_reg_23100_reg[3]\ <= \^x_assign_30_reg_23100_reg[3]\;
  \x_assign_31_reg_23106_reg[0]\ <= \^x_assign_31_reg_23106_reg[0]\;
  \x_assign_31_reg_23106_reg[0]_0\ <= \^x_assign_31_reg_23106_reg[0]_0\;
  \x_assign_31_reg_23106_reg[1]\ <= \^x_assign_31_reg_23106_reg[1]\;
  \x_assign_31_reg_23106_reg[1]_0\ <= \^x_assign_31_reg_23106_reg[1]_0\;
  \x_assign_38_reg_23005_reg[5]\(0) <= \^x_assign_38_reg_23005_reg[5]\(0);
  \x_assign_43_reg_23282_reg[0]\ <= \^x_assign_43_reg_23282_reg[0]\;
  \x_assign_54_reg_23464_reg[2]\ <= \^x_assign_54_reg_23464_reg[2]\;
  \x_assign_54_reg_23464_reg[2]_0\ <= \^x_assign_54_reg_23464_reg[2]_0\;
  \x_assign_55_reg_23470_reg[0]\ <= \^x_assign_55_reg_23470_reg[0]\;
  \x_assign_55_reg_23470_reg[1]\ <= \^x_assign_55_reg_23470_reg[1]\;
  \x_assign_55_reg_23470_reg[1]_0\ <= \^x_assign_55_reg_23470_reg[1]_0\;
  \x_assign_55_reg_23470_reg[3]\ <= \^x_assign_55_reg_23470_reg[3]\;
  \x_assign_57_reg_23486_reg[3]\ <= \^x_assign_57_reg_23486_reg[3]\;
  \x_assign_64_reg_23636_reg[2]\ <= \^x_assign_64_reg_23636_reg[2]\;
  \x_assign_67_reg_23658_reg[0]\ <= \^x_assign_67_reg_23658_reg[0]\;
  \x_assign_67_reg_23658_reg[1]\ <= \^x_assign_67_reg_23658_reg[1]\;
  \x_assign_76_reg_23824_reg[2]\ <= \^x_assign_76_reg_23824_reg[2]\;
  \x_assign_76_reg_23824_reg[3]\ <= \^x_assign_76_reg_23824_reg[3]\;
  \x_assign_76_reg_23824_reg[4]\ <= \^x_assign_76_reg_23824_reg[4]\;
  \x_assign_76_reg_23824_reg[5]\ <= \^x_assign_76_reg_23824_reg[5]\;
  \x_assign_79_reg_23846_reg[2]\ <= \^x_assign_79_reg_23846_reg[2]\;
  \x_assign_79_reg_23846_reg[3]\ <= \^x_assign_79_reg_23846_reg[3]\;
  \x_assign_81_reg_23862_reg[0]\ <= \^x_assign_81_reg_23862_reg[0]\;
  \x_assign_81_reg_23862_reg[1]\ <= \^x_assign_81_reg_23862_reg[1]\;
  \x_assign_88_reg_24012_reg[3]\ <= \^x_assign_88_reg_24012_reg[3]\;
  \x_assign_88_reg_24012_reg[4]\ <= \^x_assign_88_reg_24012_reg[4]\;
  \x_assign_88_reg_24012_reg[5]\ <= \^x_assign_88_reg_24012_reg[5]\;
  \x_assign_90_reg_24028_reg[6]\ <= \^x_assign_90_reg_24028_reg[6]\;
  \x_assign_93_reg_24050_reg[2]\ <= \^x_assign_93_reg_24050_reg[2]\;
  \x_assign_98_reg_23910_reg[1]\(0) <= \^x_assign_98_reg_23910_reg[1]\(0);
  \x_assign_98_reg_23910_reg[7]\(6 downto 0) <= \^x_assign_98_reg_23910_reg[7]\(6 downto 0);
  \xor_ln117_11_reg_22653_reg[5]\ <= \^xor_ln117_11_reg_22653_reg[5]\;
  \xor_ln117_11_reg_22653_reg[6]\ <= \^xor_ln117_11_reg_22653_reg[6]\;
  \xor_ln117_11_reg_22653_reg[7]\ <= \^xor_ln117_11_reg_22653_reg[7]\;
  \xor_ln117_123_reg_23784_reg[2]\ <= \^xor_ln117_123_reg_23784_reg[2]\;
  \xor_ln117_123_reg_23784_reg[6]\ <= \^xor_ln117_123_reg_23784_reg[6]\;
  \xor_ln117_125_reg_23794_reg[6]\ <= \^xor_ln117_125_reg_23794_reg[6]\;
  \xor_ln117_125_reg_23794_reg[7]\ <= \^xor_ln117_125_reg_23794_reg[7]\;
  \xor_ln117_139_reg_23972_reg[4]\ <= \^xor_ln117_139_reg_23972_reg[4]\;
  \xor_ln117_139_reg_23972_reg[5]\ <= \^xor_ln117_139_reg_23972_reg[5]\;
  \xor_ln117_139_reg_23972_reg[7]\ <= \^xor_ln117_139_reg_23972_reg[7]\;
  \xor_ln117_141_reg_23982_reg[0]\ <= \^xor_ln117_141_reg_23982_reg[0]\;
  \xor_ln117_141_reg_23982_reg[1]\ <= \^xor_ln117_141_reg_23982_reg[1]\;
  \xor_ln117_141_reg_23982_reg[2]\ <= \^xor_ln117_141_reg_23982_reg[2]\;
  \xor_ln117_141_reg_23982_reg[3]\ <= \^xor_ln117_141_reg_23982_reg[3]\;
  \xor_ln117_141_reg_23982_reg[7]\ <= \^xor_ln117_141_reg_23982_reg[7]\;
  \xor_ln117_14_reg_22679_reg[0]\ <= \^xor_ln117_14_reg_22679_reg[0]\;
  \xor_ln117_14_reg_22679_reg[6]\ <= \^xor_ln117_14_reg_22679_reg[6]\;
  \xor_ln117_14_reg_22679_reg[7]\ <= \^xor_ln117_14_reg_22679_reg[7]\;
  \xor_ln117_155_reg_24160_reg[4]\ <= \^xor_ln117_155_reg_24160_reg[4]\;
  \xor_ln117_155_reg_24160_reg[5]\ <= \^xor_ln117_155_reg_24160_reg[5]\;
  \xor_ln117_155_reg_24160_reg[6]\ <= \^xor_ln117_155_reg_24160_reg[6]\;
  \xor_ln117_157_reg_24171_reg[1]\ <= \^xor_ln117_157_reg_24171_reg[1]\;
  \xor_ln117_157_reg_24171_reg[5]\ <= \^xor_ln117_157_reg_24171_reg[5]\;
  \xor_ln117_157_reg_24171_reg[6]\ <= \^xor_ln117_157_reg_24171_reg[6]\;
  \xor_ln117_157_reg_24171_reg[7]\ <= \^xor_ln117_157_reg_24171_reg[7]\;
  \xor_ln117_171_reg_24303_reg[6]\ <= \^xor_ln117_171_reg_24303_reg[6]\;
  \xor_ln117_173_reg_24315_reg[0]\ <= \^xor_ln117_173_reg_24315_reg[0]\;
  \xor_ln117_173_reg_24315_reg[1]\ <= \^xor_ln117_173_reg_24315_reg[1]\;
  \xor_ln117_173_reg_24315_reg[6]\ <= \^xor_ln117_173_reg_24315_reg[6]\;
  \xor_ln117_173_reg_24315_reg[7]\ <= \^xor_ln117_173_reg_24315_reg[7]\;
  \xor_ln117_187_reg_24489_reg[5]\ <= \^xor_ln117_187_reg_24489_reg[5]\;
  \xor_ln117_187_reg_24489_reg[7]\ <= \^xor_ln117_187_reg_24489_reg[7]\;
  \xor_ln117_203_reg_24667_reg[4]\ <= \^xor_ln117_203_reg_24667_reg[4]\;
  \xor_ln117_205_reg_24677_reg[0]\ <= \^xor_ln117_205_reg_24677_reg[0]\;
  \xor_ln117_205_reg_24677_reg[1]\ <= \^xor_ln117_205_reg_24677_reg[1]\;
  \xor_ln117_220_reg_24860_reg[4]\ <= \^xor_ln117_220_reg_24860_reg[4]\;
  \xor_ln117_220_reg_24860_reg[5]\ <= \^xor_ln117_220_reg_24860_reg[5]\;
  \xor_ln117_222_reg_24870_reg[0]\ <= \^xor_ln117_222_reg_24870_reg[0]\;
  \xor_ln117_222_reg_24870_reg[1]\ <= \^xor_ln117_222_reg_24870_reg[1]\;
  \xor_ln117_222_reg_24870_reg[7]\ <= \^xor_ln117_222_reg_24870_reg[7]\;
  \xor_ln117_29_reg_22807_reg[5]\ <= \^xor_ln117_29_reg_22807_reg[5]\;
  \xor_ln117_30_reg_22813_reg[0]\ <= \^xor_ln117_30_reg_22813_reg[0]\;
  \xor_ln117_30_reg_22813_reg[1]\ <= \^xor_ln117_30_reg_22813_reg[1]\;
  \xor_ln117_30_reg_22813_reg[3]\ <= \^xor_ln117_30_reg_22813_reg[3]\;
  \xor_ln117_30_reg_22813_reg[6]\ <= \^xor_ln117_30_reg_22813_reg[6]\;
  \xor_ln117_30_reg_22813_reg[7]\ <= \^xor_ln117_30_reg_22813_reg[7]\;
  \xor_ln117_44_reg_22908_reg[4]\ <= \^xor_ln117_44_reg_22908_reg[4]\;
  \xor_ln117_44_reg_22908_reg[5]\ <= \^xor_ln117_44_reg_22908_reg[5]\;
  \xor_ln117_44_reg_22908_reg[7]\ <= \^xor_ln117_44_reg_22908_reg[7]\;
  \xor_ln117_45_reg_22914_reg[4]\ <= \^xor_ln117_45_reg_22914_reg[4]\;
  \xor_ln117_45_reg_22914_reg[5]\ <= \^xor_ln117_45_reg_22914_reg[5]\;
  \xor_ln117_45_reg_22914_reg[7]\ <= \^xor_ln117_45_reg_22914_reg[7]\;
  \xor_ln117_46_reg_22920_reg[0]\ <= \^xor_ln117_46_reg_22920_reg[0]\;
  \xor_ln117_46_reg_22920_reg[3]\ <= \^xor_ln117_46_reg_22920_reg[3]\;
  \xor_ln117_46_reg_22920_reg[6]\ <= \^xor_ln117_46_reg_22920_reg[6]\;
  \xor_ln117_5_reg_22626_reg[4]\ <= \^xor_ln117_5_reg_22626_reg[4]\;
  \xor_ln117_5_reg_22626_reg[5]\ <= \^xor_ln117_5_reg_22626_reg[5]\;
  \xor_ln117_62_reg_23063_reg[0]\ <= \^xor_ln117_62_reg_23063_reg[0]\;
  \xor_ln117_62_reg_23063_reg[1]\ <= \^xor_ln117_62_reg_23063_reg[1]\;
  \xor_ln117_62_reg_23063_reg[6]\ <= \^xor_ln117_62_reg_23063_reg[6]\;
  \xor_ln117_62_reg_23063_reg[7]\ <= \^xor_ln117_62_reg_23063_reg[7]\;
  \xor_ln117_75_reg_23220_reg[0]\ <= \^xor_ln117_75_reg_23220_reg[0]\;
  \xor_ln117_77_reg_23230_reg[4]\ <= \^xor_ln117_77_reg_23230_reg[4]\;
  \xor_ln117_77_reg_23230_reg[6]\ <= \^xor_ln117_77_reg_23230_reg[6]\;
  \xor_ln117_77_reg_23230_reg[7]\ <= \^xor_ln117_77_reg_23230_reg[7]\;
  \xor_ln117_94_reg_23423_reg[1]\ <= \^xor_ln117_94_reg_23423_reg[1]\;
  \xor_ln117_94_reg_23423_reg[6]\ <= \^xor_ln117_94_reg_23423_reg[6]\;
  \xor_ln117_94_reg_23423_reg[7]\ <= \^xor_ln117_94_reg_23423_reg[7]\;
  \z_130_reg_25335_reg[7]\(5 downto 0) <= \^z_130_reg_25335_reg[7]\(5 downto 0);
\or_ln127_12_reg_22978[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(5),
      O => q3_reg_10(0)
    );
\or_ln127_12_reg_22978[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \^q3_reg_0\(0),
      I2 => \^q3_reg_0\(6),
      O => q3_reg_10(1)
    );
\or_ln127_12_reg_22978[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \^q3_reg_0\(7),
      I2 => \^q3_reg_0\(1),
      I3 => \^q3_reg_0\(6),
      O => q3_reg_10(2)
    );
\or_ln127_12_reg_22978[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(2),
      I2 => \^q3_reg_0\(6),
      O => q3_reg_10(3)
    );
\or_ln127_25_reg_23016[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(6),
      O => \^q1_reg_10\
    );
\or_ln127_25_reg_23016[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(1),
      O => \^q1_reg_6\
    );
\or_ln127_25_reg_23016[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => \^q1_reg_2\
    );
\or_ln127_25_reg_23016[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(3),
      O => \^q1_reg_3\
    );
\or_ln127_89_reg_24447[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_0\(0),
      O => \^q3_reg_13\(0)
    );
\or_ln127_89_reg_24447[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(1),
      I2 => \^q3_reg_0\(6),
      O => \^q3_reg_13\(1)
    );
\or_ln127_89_reg_24447[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \^q3_reg_0\(7),
      O => \^q3_reg_6\
    );
q0_reg_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => q1_reg_47,
      O => \^ap_cs_fsm_reg[13]_0\
    );
q0_reg_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => Q(5),
      I1 => q1_reg_47,
      I2 => Q(7),
      O => \^ap_cs_fsm_reg[5]\
    );
q0_reg_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(13),
      I1 => q1_reg_47,
      O => \^ap_cs_fsm_reg[13]\
    );
q0_reg_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF575757"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(12),
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => \^ap_enable_reg_pp0_iter2_reg_rep_0\
    );
q0_reg_i_143: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(8),
      I2 => \reg_1825_reg[7]\,
      I3 => Q(6),
      O => \^ap_cs_fsm_reg[10]\
    );
q0_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057005700575757"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \reg_1825_reg[7]\,
      I4 => Q(12),
      I5 => Q(14),
      O => \^ap_enable_reg_pp0_iter3_reg_0\
    );
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => q1_reg_i_3_n_0,
      ADDRARDADDR(10) => q1_reg_i_4_n_0,
      ADDRARDADDR(9) => q1_reg_i_5_n_0,
      ADDRARDADDR(8) => q1_reg_i_6_n_0,
      ADDRARDADDR(7) => q1_reg_i_7_n_0,
      ADDRARDADDR(6) => q1_reg_i_8_n_0,
      ADDRARDADDR(5) => q1_reg_i_9_n_0,
      ADDRARDADDR(4) => q1_reg_i_10_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11) => q1_reg_i_11_n_0,
      ADDRBWRADDR(10) => q1_reg_i_12_n_0,
      ADDRBWRADDR(9) => q1_reg_i_13_n_0,
      ADDRBWRADDR(8) => q1_reg_i_14_n_0,
      ADDRBWRADDR(7) => q1_reg_i_15_n_0,
      ADDRBWRADDR(6) => q1_reg_i_16_n_0,
      ADDRBWRADDR(5) => q1_reg_i_17_n_0,
      ADDRBWRADDR(4) => q1_reg_i_18_n_0,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 4) => \^doado\(4 downto 1),
      DOADO(3 downto 1) => \^q1_reg\(3 downto 1),
      DOADO(0) => \^doado\(0),
      DOBDO(15 downto 8) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce1,
      ENBWREN => clefia_s0_ce2,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => q1_reg_28,
      I1 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I2 => q1_reg_i_21_n_0,
      I3 => q1_reg_29,
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_19,
      O => clefia_s0_ce1
    );
q1_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q1_reg_i_56_n_0,
      I1 => q1_reg_i_40_n_0,
      I2 => q1_reg_i_57_n_0,
      I3 => q1_reg_17,
      I4 => q1_reg_i_58_n_0,
      I5 => q1_reg_i_59_n_0,
      O => q1_reg_i_10_n_0
    );
q1_reg_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => q1_reg_31,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q1_reg_i_100_n_0
    );
q1_reg_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB00AA00"
    )
        port map (
      I0 => Q(11),
      I1 => \^xor_ln117_44_reg_22908_reg[7]\,
      I2 => q1_reg_i_205_n_0,
      I3 => q1_reg_47,
      I4 => Q(9),
      O => q1_reg_i_101_n_0
    );
q1_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0FFF2F2F2F2"
    )
        port map (
      I0 => q1_reg_i_26_1(7),
      I1 => \^ap_cs_fsm_reg[3]\,
      I2 => q3_reg_23,
      I3 => q1_reg_i_26_3,
      I4 => q1_reg_i_206_n_0,
      I5 => q1_reg_i_121_n_0,
      O => q1_reg_i_102_n_0
    );
q1_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[1]_1\,
      I1 => x_assign_38_reg_23005(6),
      I2 => x_assign_36_reg_22994(3),
      I3 => x_assign_38_reg_23005(7),
      I4 => q1_reg_i_26_4(7),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(7),
      O => q1_reg_i_103_n_0
    );
q1_reg_i_104: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(5),
      I1 => q1_reg_47,
      I2 => Q(3),
      O => q1_reg_i_104_n_0
    );
q1_reg_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAA0000"
    )
        port map (
      I0 => Q(9),
      I1 => q1_reg_i_26_2,
      I2 => q1_reg_i_207_n_0,
      I3 => Q(7),
      I4 => q1_reg_47,
      O => q1_reg_i_105_n_0
    );
q1_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF90"
    )
        port map (
      I0 => q1_reg_i_26_0,
      I1 => q1_reg_i_208_n_0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I3 => \^ap_cs_fsm_reg[13]\,
      I4 => q1_reg_19,
      I5 => q1_reg_18,
      O => q1_reg_i_106_n_0
    );
q1_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_190_reg_24338_reg[6]\,
      I1 => x_assign_134_reg_24436(6),
      I2 => x_assign_132_reg_24425(3),
      I3 => x_assign_134_reg_24436(7),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(7),
      I5 => q1_reg_i_27_0(7),
      O => q1_reg_i_107_n_0
    );
q1_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_151_reg_24917_reg[7]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      I2 => x_assign_170_reg_24981(3),
      I3 => x_assign_168_reg_24959(7),
      I4 => or_ln127_111_fu_17551_p3(7),
      I5 => or_ln127_112_fu_17557_p3(6),
      O => q1_reg_i_108_n_0
    );
q1_reg_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q3_reg_67,
      I1 => \^x_assign_138_reg_24723_reg[7]\,
      I2 => q1_reg_i_209_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^xor_ln117_139_reg_23972_reg[7]\,
      I5 => q1_reg_i_210_n_0,
      O => q1_reg_i_109_n_0
    );
q1_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_45,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_62_n_0,
      I3 => q1_reg_i_63_n_0,
      I4 => q1_reg_i_64_n_0,
      I5 => q1_reg_i_65_n_0,
      O => q1_reg_i_11_n_0
    );
q1_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_187_reg_24489_reg[7]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      I2 => or_ln127_119_fu_18683_p3(3),
      I3 => or_ln127_120_fu_18689_p3(3),
      I4 => x_assign_180_reg_25147(3),
      I5 => x_assign_182_reg_25169(6),
      O => q1_reg_i_110_n_0
    );
q1_reg_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB00AA00"
    )
        port map (
      I0 => Q(11),
      I1 => q1_reg_i_31_2,
      I2 => q1_reg_i_211_n_0,
      I3 => q1_reg_47,
      I4 => Q(9),
      O => q1_reg_i_111_n_0
    );
q1_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF999900F0"
    )
        port map (
      I0 => \^or_ln127_20_reg_23112_reg[0]\,
      I1 => q1_reg_i_212_n_0,
      I2 => q1_reg_i_26_1(6),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q1_reg_i_121_n_0,
      I5 => q3_reg_23,
      O => q1_reg_i_112_n_0
    );
q1_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAA0000"
    )
        port map (
      I0 => Q(9),
      I1 => q1_reg_i_31_1,
      I2 => q1_reg_i_213_n_0,
      I3 => Q(7),
      I4 => q1_reg_47,
      O => q1_reg_i_113_n_0
    );
q1_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => q1_reg_19,
      I2 => q1_reg_18,
      I3 => q1_reg_i_31_0,
      I4 => q1_reg_i_214_n_0,
      I5 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      O => q1_reg_i_114_n_0
    );
q1_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_123_reg_23784_reg[6]\,
      I1 => x_assign_134_reg_24436(5),
      I2 => x_assign_134_reg_24436(6),
      I3 => or_ln127_90_reg_24452(6),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(6),
      I5 => q1_reg_i_27_0(6),
      O => q1_reg_i_115_n_0
    );
q1_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_155_reg_24160_reg[6]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I2 => or_ln127_104_fu_16425_p3(3),
      I3 => or_ln127_106_fu_16437_p3(6),
      I4 => x_assign_158_reg_24793(5),
      I5 => x_assign_157_reg_24777(2),
      O => q1_reg_i_116_n_0
    );
q1_reg_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^xor_ln117_171_reg_24303_reg[6]\,
      I1 => q1_reg_i_215_n_0,
      I2 => q1_reg_57,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^x_assign_127_reg_24541_reg[6]\,
      I5 => q1_reg_i_216_n_0,
      O => q1_reg_i_117_n_0
    );
q1_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_175_reg_25293_reg[6]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(6),
      I2 => or_ln127_128_fu_19821_p3(6),
      I3 => x_assign_192_reg_25340(6),
      I4 => or_ln127_127_fu_19815_p3(4),
      I5 => or_ln127_128_fu_19821_p3(5),
      O => q1_reg_i_118_n_0
    );
q1_reg_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB00AA00"
    )
        port map (
      I0 => Q(11),
      I1 => \^xor_ln117_44_reg_22908_reg[5]\,
      I2 => q1_reg_i_217_n_0,
      I3 => q1_reg_47,
      I4 => Q(9),
      O => q1_reg_i_119_n_0
    );
q1_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_43,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_67_n_0,
      I3 => q1_reg_i_68_n_0,
      I4 => q1_reg_i_69_n_0,
      I5 => q1_reg_i_70_n_0,
      O => q1_reg_i_12_n_0
    );
q1_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1FFF1FFF1F1"
    )
        port map (
      I0 => q1_reg_i_26_1(5),
      I1 => q1_reg_i_218_n_0,
      I2 => q3_reg_23,
      I3 => q1_reg_i_104_n_0,
      I4 => \^reg_1820_reg[5]\,
      I5 => q1_reg_i_219_n_0,
      O => q1_reg_i_120_n_0
    );
q1_reg_i_121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => q1_reg_47,
      O => q1_reg_i_121_n_0
    );
q1_reg_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAA0000"
    )
        port map (
      I0 => Q(9),
      I1 => q1_reg_i_35_1,
      I2 => q1_reg_i_220_n_0,
      I3 => Q(7),
      I4 => q1_reg_47,
      O => q1_reg_i_122_n_0
    );
q1_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFFFEFEFEFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => q1_reg_19,
      I2 => q1_reg_18,
      I3 => q1_reg_i_35_0,
      I4 => q1_reg_i_221_n_0,
      I5 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      O => q1_reg_i_123_n_0
    );
q1_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[6]\,
      I1 => q1_reg_i_222_n_0,
      I2 => q1_reg_57,
      I3 => q3_reg_67,
      I4 => \^xor_ln117_155_reg_24160_reg[5]\,
      I5 => q1_reg_i_223_n_0,
      O => q1_reg_i_124_n_0
    );
q1_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_187_reg_24489_reg[5]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      I2 => x_assign_181_reg_25153(1),
      I3 => x_assign_182_reg_25169(4),
      I4 => or_ln127_122_fu_18701_p3(5),
      I5 => x_assign_182_reg_25169(5),
      O => q1_reg_i_125_n_0
    );
q1_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => q1_reg_i_39_4(2),
      I1 => q1_reg_i_39_3(2),
      I2 => q1_reg_i_224_n_0,
      I3 => q1_reg_i_109_0(4),
      I4 => \^xor_ln117_5_reg_22626_reg[4]\,
      I5 => q1_reg_i_121_n_0,
      O => q1_reg_i_126_n_0
    );
q1_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06FF0FFF06000000"
    )
        port map (
      I0 => \^reg_1820_reg[4]\,
      I1 => q1_reg_i_225_n_0,
      I2 => Q(5),
      I3 => q1_reg_47,
      I4 => Q(3),
      I5 => q1_reg_i_26_1(4),
      O => q1_reg_i_127_n_0
    );
q1_reg_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => Q(11),
      I1 => q1_reg_47,
      I2 => Q(9),
      I3 => Q(7),
      O => q1_reg_i_128_n_0
    );
q1_reg_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => Q(11),
      I1 => q1_reg_47,
      I2 => Q(9),
      I3 => Q(7),
      O => q1_reg_i_129_n_0
    );
q1_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF2F2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q1_reg_41,
      I2 => q1_reg_i_72_n_0,
      I3 => q1_reg_i_73_n_0,
      I4 => q1_reg_i_74_n_0,
      I5 => q1_reg_i_75_n_0,
      O => q1_reg_i_13_n_0
    );
q1_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D007D007D7D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I1 => \^xor_ln117_44_reg_22908_reg[4]\,
      I2 => q1_reg_i_226_n_0,
      I3 => q1_reg_i_227_n_0,
      I4 => q1_reg_i_39_0,
      I5 => q1_reg_i_228_n_0,
      O => q1_reg_i_130_n_0
    );
q1_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I1 => q1_reg_i_39_1(2),
      I2 => q1_reg_i_39_2(2),
      I3 => q1_reg_i_229_n_0,
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      I5 => \^trunc_ln127_114_reg_23664_reg[5]\,
      O => q1_reg_i_131_n_0
    );
q1_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[5]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      I2 => or_ln127_112_fu_17557_p3(4),
      I3 => x_assign_168_reg_24959(4),
      I4 => or_ln127_111_fu_17551_p3(4),
      I5 => or_ln127_112_fu_17557_p3(3),
      O => q1_reg_i_132_n_0
    );
q1_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_139_reg_23972_reg[4]\,
      I2 => q1_reg_i_230_n_0,
      I3 => q3_reg_67,
      I4 => \^xor_ln117_155_reg_24160_reg[4]\,
      I5 => q1_reg_i_231_n_0,
      O => q1_reg_i_133_n_0
    );
q1_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_203_reg_24667_reg[4]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(4),
      I2 => or_ln127_128_fu_19821_p3(4),
      I3 => x_assign_192_reg_25340(4),
      I4 => or_ln127_127_fu_19815_p3(3),
      I5 => or_ln127_128_fu_19821_p3(3),
      O => q1_reg_i_134_n_0
    );
q1_reg_i_135: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_220_reg_24860_reg[4]\,
      O => q1_reg_i_135_n_0
    );
q1_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF141414FF"
    )
        port map (
      I0 => q1_reg_i_104_n_0,
      I1 => q1_reg_i_44_1,
      I2 => q1_reg_i_232_n_0,
      I3 => q1_reg_i_26_1(3),
      I4 => q1_reg_i_218_n_0,
      I5 => q1_reg_i_155_n_0,
      O => q1_reg_i_136_n_0
    );
q1_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => q1_reg_i_121_n_0,
      I1 => q1_reg_i_39_3(1),
      I2 => q1_reg_i_39_4(1),
      I3 => q1_reg_i_233_n_0,
      I4 => q1_reg_i_109_0(3),
      I5 => \^or_ln127_19_reg_23094_reg[3]\,
      O => q1_reg_i_137_n_0
    );
q1_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => q1_reg_i_227_n_0,
      I1 => q1_reg_i_44_0,
      I2 => q1_reg_i_234_n_0,
      I3 => \^trunc_ln127_94_reg_23476_reg[2]\,
      I4 => q1_reg_i_235_n_0,
      I5 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      O => q1_reg_i_138_n_0
    );
q1_reg_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q1_reg_47,
      I1 => Q(11),
      O => \^ap_enable_reg_pp0_iter1_reg_rep__0\
    );
q1_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_39,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_77_n_0,
      I3 => q1_reg_i_78_n_0,
      I4 => q1_reg_i_79_n_0,
      I5 => q1_reg_i_80_n_0,
      O => q1_reg_i_14_n_0
    );
q1_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^reg_1839_reg[3]\,
      I1 => q1_reg_i_27_0(3),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(3),
      I3 => \xor_ln117_187_reg_24489_reg[4]\(1),
      I4 => x_assign_134_reg_24436(3),
      I5 => x_assign_132_reg_24425(2),
      O => q1_reg_i_140_n_0
    );
q1_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_234_reg_24735_reg[2]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => x_assign_158_reg_24793(3),
      I3 => x_assign_156_reg_24771(2),
      I4 => or_ln127_103_fu_16419_p3(1),
      I5 => or_ln127_104_fu_16425_p3(1),
      O => q1_reg_i_141_n_0
    );
q1_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[2]\,
      I1 => q1_reg_i_236_n_0,
      I2 => q1_reg_57,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^x_assign_126_reg_24535_reg[3]\,
      I5 => q1_reg_i_237_n_0,
      O => q1_reg_i_142_n_0
    );
q1_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_175_reg_25293_reg[3]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(3),
      I2 => x_assign_192_reg_25340(3),
      I3 => x_assign_194_reg_25362(2),
      I4 => or_ln127_127_fu_19815_p3(2),
      I5 => or_ln127_128_fu_19821_p3(2),
      O => q1_reg_i_143_n_0
    );
q1_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => q1_reg_i_39_3(0),
      I1 => q1_reg_i_39_4(0),
      I2 => q1_reg_i_238_n_0,
      I3 => q1_reg_i_109_0(2),
      I4 => \^or_ln127_19_reg_23094_reg[2]_0\,
      I5 => q1_reg_i_121_n_0,
      O => q1_reg_i_144_n_0
    );
q1_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06FF0FFF06000000"
    )
        port map (
      I0 => \^reg_1820_reg[2]\,
      I1 => q1_reg_i_239_n_0,
      I2 => Q(5),
      I3 => q1_reg_47,
      I4 => Q(3),
      I5 => q1_reg_i_26_1(2),
      O => q1_reg_i_145_n_0
    );
q1_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I1 => q1_reg_i_39_1(0),
      I2 => q1_reg_i_39_2(0),
      I3 => q1_reg_i_240_n_0,
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      I5 => \^trunc_ln127_114_reg_23664_reg[1]\,
      O => q1_reg_i_146_n_0
    );
q1_reg_i_147: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBAA0000"
    )
        port map (
      I0 => Q(9),
      I1 => q1_reg_i_48_0,
      I2 => q1_reg_i_241_n_0,
      I3 => Q(7),
      I4 => q1_reg_47,
      O => q1_reg_i_147_n_0
    );
q1_reg_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCFFFFFDDDDFFFF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(11),
      I2 => \^x_assign_54_reg_23464_reg[2]_0\,
      I3 => q1_reg_i_242_n_0,
      I4 => q1_reg_47,
      I5 => Q(9),
      O => q1_reg_i_148_n_0
    );
q1_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_127_reg_24541_reg[2]\,
      I1 => q1_reg_i_109_0(2),
      I2 => x_assign_144_reg_24583(2),
      I3 => x_assign_146_reg_24605(1),
      I4 => or_ln127_95_fu_15287_p3(2),
      I5 => or_ln127_96_fu_15293_p3(1),
      O => q1_reg_i_149_n_0
    );
q1_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_37,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_82_n_0,
      I3 => q1_reg_i_83_n_0,
      I4 => q1_reg_i_84_n_0,
      I5 => q1_reg_i_85_n_0,
      O => q1_reg_i_15_n_0
    );
q1_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[1]_0\,
      I1 => q1_reg_i_243_n_0,
      I2 => q1_reg_57,
      I3 => q3_reg_67,
      I4 => \^trunc_ln127_234_reg_24735_reg[1]_0\,
      I5 => q1_reg_i_244_n_0,
      O => q1_reg_i_150_n_0
    );
q1_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_290_reg_25277_reg[1]_0\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(2),
      I2 => x_assign_192_reg_25340(2),
      I3 => x_assign_194_reg_25362(1),
      I4 => or_ln127_127_fu_19815_p3(1),
      I5 => or_ln127_128_fu_19821_p3(1),
      O => q1_reg_i_151_n_0
    );
q1_reg_i_152: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^x_assign_186_reg_25475_reg[2]\,
      O => q1_reg_i_152_n_0
    );
q1_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \^x_assign_31_reg_23106_reg[1]_0\,
      I1 => q1_reg_i_109_0(1),
      I2 => q1_reg_i_245_n_0,
      I3 => \xor_ln117_77_reg_23230_reg[3]\(0),
      I4 => x_assign_50_reg_23158(1),
      I5 => q1_reg_i_121_n_0,
      O => q1_reg_i_153_n_0
    );
q1_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06FF0FFF06000000"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[1]\,
      I1 => q1_reg_i_246_n_0,
      I2 => Q(5),
      I3 => q1_reg_47,
      I4 => Q(3),
      I5 => q1_reg_i_26_1(1),
      O => q1_reg_i_154_n_0
    );
q1_reg_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(9),
      I2 => q1_reg_47,
      O => q1_reg_i_155_n_0
    );
q1_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006F6F606"
    )
        port map (
      I0 => q1_reg_i_52_0,
      I1 => q1_reg_i_247_n_0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I3 => q1_reg_i_248_n_0,
      I4 => \^x_assign_55_reg_23470_reg[1]_0\,
      I5 => q1_reg_i_129_n_0,
      O => q1_reg_i_156_n_0
    );
q1_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_115_reg_24400_reg[1]\,
      I1 => x_assign_132_reg_24425(0),
      I2 => x_assign_134_reg_24436(1),
      I3 => \xor_ln117_276_reg_25691_reg[7]\(1),
      I4 => x_assign_134_reg_24436(0),
      I5 => q1_reg_i_27_0(1),
      O => q1_reg_i_157_n_0
    );
q1_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_150_reg_24911_reg[1]\,
      I1 => x_assign_168_reg_24959(1),
      I2 => x_assign_170_reg_24981(0),
      I3 => or_ln127_112_fu_17557_p3(0),
      I4 => or_ln127_111_fu_17551_p3(1),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => q1_reg_i_158_n_0
    );
q1_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q3_reg_67,
      I1 => \^x_assign_138_reg_24723_reg[1]\,
      I2 => q1_reg_i_249_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^x_assign_126_reg_24535_reg[1]\,
      I5 => q1_reg_i_250_n_0,
      O => q1_reg_i_159_n_0
    );
q1_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_35,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_87_n_0,
      I3 => q1_reg_i_88_n_0,
      I4 => q1_reg_i_89_n_0,
      I5 => q1_reg_i_90_n_0,
      O => q1_reg_i_16_n_0
    );
q1_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_162_reg_25099_reg[1]\,
      I1 => x_assign_180_reg_25147(0),
      I2 => x_assign_182_reg_25169(1),
      I3 => x_assign_181_reg_25153(0),
      I4 => x_assign_182_reg_25169(0),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => q1_reg_i_160_n_0
    );
q1_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[1]\,
      I1 => x_assign_192_reg_25340(1),
      I2 => x_assign_194_reg_25362(0),
      I3 => or_ln127_128_fu_19821_p3(0),
      I4 => or_ln127_127_fu_19815_p3(0),
      I5 => \xor_ln117_253_reg_25241_reg[7]\(1),
      O => q1_reg_i_161_n_0
    );
q1_reg_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^x_assign_187_reg_25481_reg[1]\,
      O => q1_reg_i_162_n_0
    );
q1_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => x_assign_50_reg_23158(7),
      I1 => x_assign_49_reg_23142(4),
      I2 => q1_reg_i_251_n_0,
      I3 => q1_reg_i_109_0(0),
      I4 => \^x_assign_31_reg_23106_reg[0]_0\,
      I5 => q1_reg_i_121_n_0,
      O => q1_reg_i_163_n_0
    );
q1_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06FF0FFF06000000"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[0]\,
      I1 => q1_reg_i_252_n_0,
      I2 => Q(5),
      I3 => q1_reg_47,
      I4 => Q(3),
      I5 => q1_reg_i_26_1(0),
      O => q1_reg_i_164_n_0
    );
q1_reg_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006F6F606"
    )
        port map (
      I0 => q1_reg_i_56_0,
      I1 => q1_reg_i_253_n_0,
      I2 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I3 => q1_reg_i_254_n_0,
      I4 => q1_reg_i_56_1,
      I5 => q1_reg_i_129_n_0,
      O => q1_reg_i_165_n_0
    );
q1_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_115_reg_24400_reg[0]\,
      I1 => q1_reg_i_27_0(0),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(0),
      I3 => x_assign_134_reg_24436(7),
      I4 => or_ln127_90_reg_24452(0),
      I5 => x_assign_134_reg_24436(0),
      O => q1_reg_i_166_n_0
    );
q1_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_75_reg_23220_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I2 => or_ln127_66_fu_10768_p3(1),
      I3 => x_assign_98_reg_23910(0),
      I4 => x_assign_98_reg_23910(7),
      I5 => x_assign_97_reg_23894(4),
      O => q1_reg_i_167_n_0
    );
q1_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_199_reg_25649(0),
      I1 => x_assign_198_reg_25643(0),
      I2 => x_assign_201_reg_25665(4),
      I3 => x_assign_198_reg_25643(6),
      I4 => \xor_ln117_276_reg_25691_reg[7]_0\(0),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(0),
      O => q1_reg_i_168_n_0
    );
q1_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^x_assign_126_reg_24535_reg[0]\,
      I2 => q1_reg_i_255_n_0,
      I3 => q3_reg_67,
      I4 => \^x_assign_138_reg_24723_reg[0]\,
      I5 => q1_reg_i_256_n_0,
      O => q1_reg_i_169_n_0
    );
q1_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q1_reg_33,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q1_reg_i_92_n_0,
      I3 => q1_reg_i_93_n_0,
      I4 => q1_reg_i_94_n_0,
      I5 => q1_reg_i_95_n_0,
      O => q1_reg_i_17_n_0
    );
q1_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_162_reg_25099_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I2 => x_assign_182_reg_25169(0),
      I3 => or_ln127_122_fu_18701_p3(0),
      I4 => x_assign_182_reg_25169(6),
      I5 => x_assign_181_reg_25153(3),
      O => q1_reg_i_170_n_0
    );
q1_reg_i_171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^x_assign_187_reg_25481_reg[0]\,
      O => q1_reg_i_171_n_0
    );
q1_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BFB0BF80"
    )
        port map (
      I0 => q1_reg_i_62_0,
      I1 => Q(8),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q1_reg_i_257_n_0,
      I4 => Q(6),
      I5 => q1_reg_i_62_1,
      O => q1_reg_i_172_n_0
    );
q1_reg_i_174: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => q1_reg_i_64_3,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_174_n_0
    );
q1_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777733F33FFF"
    )
        port map (
      I0 => q1_reg_i_64_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_64_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_175_n_0
    );
q1_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(7),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(7),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q1_reg_i_64_2(7),
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_176_n_0
    );
q1_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_67_0,
      I2 => q1_reg_i_262_n_0,
      I3 => q1_reg_i_67_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_177_n_0
    );
q1_reg_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_69_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_178_n_0
    );
q1_reg_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => q1_reg_i_69_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_69_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_179_n_0
    );
q1_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF2F2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q1_reg_30,
      I2 => q1_reg_i_97_n_0,
      I3 => q1_reg_i_98_n_0,
      I4 => q1_reg_i_99_n_0,
      I5 => q1_reg_i_100_n_0,
      O => q1_reg_i_18_n_0
    );
q1_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFB8B8"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(6),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(6),
      I3 => q1_reg_i_64_2(6),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_180_n_0
    );
q1_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BFB0BF80"
    )
        port map (
      I0 => q1_reg_i_72_0,
      I1 => Q(8),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q1_reg_i_263_n_0,
      I4 => Q(6),
      I5 => q1_reg_i_72_1,
      O => q1_reg_i_181_n_0
    );
q1_reg_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_74_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_182_n_0
    );
q1_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => q1_reg_i_74_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_74_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_183_n_0
    );
q1_reg_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFB8B8"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(5),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(5),
      I3 => q1_reg_i_64_2(5),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_184_n_0
    );
q1_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_77_0,
      I2 => q1_reg_i_264_n_0,
      I3 => q1_reg_i_77_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_185_n_0
    );
q1_reg_i_186: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_79_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_186_n_0
    );
q1_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => q1_reg_i_79_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_79_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_187_n_0
    );
q1_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF470047"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(4),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(4),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q1_reg_i_64_2(4),
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_188_n_0
    );
q1_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_82_0,
      I2 => q1_reg_i_265_n_0,
      I3 => q1_reg_i_82_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_189_n_0
    );
q1_reg_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_84_1,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_190_n_0
    );
q1_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^x_assign_57_reg_23486_reg[3]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_84_0,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_191_n_0
    );
q1_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF8B8B"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(3),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(3),
      I3 => q1_reg_i_64_2(3),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_192_n_0
    );
q1_reg_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_87_0,
      I2 => q1_reg_i_266_n_0,
      I3 => q1_reg_i_87_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_193_n_0
    );
q1_reg_i_194: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_89_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_194_n_0
    );
q1_reg_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => q1_reg_i_89_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q1_reg_i_89_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_195_n_0
    );
q1_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(2),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(2),
      I3 => q1_reg_i_64_2(2),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_196_n_0
    );
q1_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_92_0,
      I2 => q1_reg_i_267_n_0,
      I3 => q1_reg_i_92_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_197_n_0
    );
q1_reg_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_94_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_198_n_0
    );
q1_reg_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFCF0FCFFF"
    )
        port map (
      I0 => q1_reg_i_94_0,
      I1 => q1_reg_i_94_1,
      I2 => q1_reg_47,
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_199_n_0
    );
q1_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q1_reg_47,
      I1 => Q(9),
      O => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\
    );
q1_reg_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF3A3A"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(1),
      I1 => \xor_ln117_107_reg_23596_reg[7]\(1),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => q1_reg_i_64_2(1),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_200_n_0
    );
q1_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q1_reg_i_97_0,
      I2 => q1_reg_i_268_n_0,
      I3 => q1_reg_i_97_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q1_reg_i_201_n_0
    );
q1_reg_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q1_reg_i_99_2,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q1_reg_i_202_n_0
    );
q1_reg_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFCF0FCFFF"
    )
        port map (
      I0 => q1_reg_i_99_0,
      I1 => q1_reg_i_99_1,
      I2 => q1_reg_47,
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(9),
      O => q1_reg_i_203_n_0
    );
q1_reg_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => \xor_ln117_93_reg_23418_reg[7]\(0),
      I3 => q1_reg_i_64_2(0),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q1_reg_i_204_n_0
    );
q1_reg_i_205: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_74_reg_23534(6),
      I1 => x_assign_73_reg_23518(3),
      I2 => or_ln127_50_fu_8504_p3(0),
      I3 => x_assign_74_reg_23534(7),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      O => q1_reg_i_205_n_0
    );
q1_reg_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(6),
      I1 => x_assign_49_reg_23142(3),
      I2 => or_ln127_34_fu_6240_p3(0),
      I3 => x_assign_50_reg_23158(7),
      I4 => q1_reg_i_109_0(7),
      O => q1_reg_i_206_n_0
    );
q1_reg_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(6),
      I1 => x_assign_61_reg_23330(3),
      I2 => or_ln127_42_fu_7372_p3(0),
      I3 => x_assign_62_reg_23346(7),
      I4 => q1_reg_i_109_0(7),
      O => q1_reg_i_207_n_0
    );
q1_reg_i_208: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(6),
      I1 => x_assign_85_reg_23706(3),
      I2 => or_ln127_58_fu_9636_p3(0),
      I3 => x_assign_86_reg_23722(7),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      O => q1_reg_i_208_n_0
    );
q1_reg_i_209: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_103_fu_16419_p3(3),
      I1 => or_ln127_104_fu_16425_p3(3),
      I2 => x_assign_158_reg_24793(6),
      I3 => x_assign_156_reg_24771(3),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      O => q1_reg_i_209_n_0
    );
q1_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter3,
      O => q1_reg_i_21_n_0
    );
q1_reg_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(6),
      I1 => or_ln127_95_fu_15287_p3(7),
      I2 => x_assign_144_reg_24583(7),
      I3 => x_assign_146_reg_24605(3),
      I4 => q1_reg_i_109_0(7),
      O => q1_reg_i_210_n_0
    );
q1_reg_i_211: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(5),
      I1 => x_assign_73_reg_23518(2),
      I2 => or_ln127_50_fu_8504_p3(7),
      I3 => x_assign_74_reg_23534(6),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      O => q1_reg_i_211_n_0
    );
q1_reg_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(5),
      I1 => x_assign_49_reg_23142(2),
      I2 => or_ln127_34_fu_6240_p3(7),
      I3 => x_assign_50_reg_23158(6),
      I4 => q1_reg_i_109_0(6),
      O => q1_reg_i_212_n_0
    );
q1_reg_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(5),
      I1 => x_assign_61_reg_23330(2),
      I2 => or_ln127_42_fu_7372_p3(7),
      I3 => x_assign_62_reg_23346(6),
      I4 => q1_reg_i_109_0(6),
      O => q1_reg_i_213_n_0
    );
q1_reg_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(5),
      I1 => x_assign_85_reg_23706(2),
      I2 => or_ln127_58_fu_9636_p3(7),
      I3 => x_assign_86_reg_23722(6),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      O => q1_reg_i_214_n_0
    );
q1_reg_i_215: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(5),
      I1 => or_ln127_111_fu_17551_p3(6),
      I2 => x_assign_168_reg_24959(6),
      I3 => or_ln127_112_fu_17557_p3(6),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      O => q1_reg_i_215_n_0
    );
q1_reg_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(5),
      I1 => or_ln127_95_fu_15287_p3(6),
      I2 => x_assign_144_reg_24583(6),
      I3 => or_ln127_96_fu_15293_p3(6),
      I4 => q1_reg_i_109_0(6),
      O => q1_reg_i_216_n_0
    );
q1_reg_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(4),
      I1 => x_assign_73_reg_23518(1),
      I2 => or_ln127_50_fu_8504_p3(6),
      I3 => x_assign_74_reg_23534(5),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      O => q1_reg_i_217_n_0
    );
q1_reg_i_218: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => Q(5),
      I1 => q1_reg_47,
      I2 => Q(3),
      O => q1_reg_i_218_n_0
    );
q1_reg_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_38_reg_23005(5),
      I1 => or_ln127_26_reg_23021(5),
      I2 => x_assign_38_reg_23005(4),
      I3 => \xor_ln117_276_reg_25691_reg[7]\(5),
      I4 => q1_reg_i_26_4(5),
      O => q1_reg_i_219_n_0
    );
q1_reg_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(4),
      I1 => x_assign_61_reg_23330(1),
      I2 => or_ln127_42_fu_7372_p3(6),
      I3 => x_assign_62_reg_23346(5),
      I4 => q1_reg_i_109_0(5),
      O => q1_reg_i_220_n_0
    );
q1_reg_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(4),
      I1 => x_assign_85_reg_23706(1),
      I2 => or_ln127_58_fu_9636_p3(6),
      I3 => x_assign_86_reg_23722(5),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      O => q1_reg_i_221_n_0
    );
q1_reg_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(4),
      I1 => or_ln127_111_fu_17551_p3(5),
      I2 => x_assign_168_reg_24959(5),
      I3 => or_ln127_112_fu_17557_p3(5),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      O => q1_reg_i_222_n_0
    );
q1_reg_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(1),
      I1 => x_assign_158_reg_24793(4),
      I2 => or_ln127_106_fu_16437_p3(5),
      I3 => x_assign_158_reg_24793(5),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      O => q1_reg_i_223_n_0
    );
q1_reg_i_224: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_34_fu_6240_p3(5),
      I1 => x_assign_50_reg_23158(4),
      O => q1_reg_i_224_n_0
    );
q1_reg_i_225: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_38_reg_23005(4),
      I1 => or_ln127_26_reg_23021(4),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(4),
      I3 => q1_reg_i_26_4(4),
      I4 => q1_reg_i_127_0(2),
      O => q1_reg_i_225_n_0
    );
q1_reg_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_130_2(2),
      I1 => q1_reg_i_130_3(2),
      I2 => or_ln127_50_fu_8504_p3(5),
      I3 => x_assign_74_reg_23534(4),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      O => q1_reg_i_226_n_0
    );
q1_reg_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(9),
      I1 => q1_reg_47,
      I2 => Q(7),
      O => q1_reg_i_227_n_0
    );
q1_reg_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => q1_reg_i_130_0(2),
      I1 => q1_reg_i_130_1(2),
      I2 => or_ln127_42_fu_7372_p3(5),
      I3 => x_assign_62_reg_23346(4),
      I4 => q1_reg_i_109_0(4),
      O => q1_reg_i_228_n_0
    );
q1_reg_i_229: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_58_fu_9636_p3(5),
      I1 => x_assign_86_reg_23722(4),
      O => q1_reg_i_229_n_0
    );
q1_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => q1_reg_47,
      O => \^ap_cs_fsm_reg[3]\
    );
q1_reg_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_95_fu_15287_p3(4),
      I1 => or_ln127_96_fu_15293_p3(3),
      I2 => x_assign_144_reg_24583(4),
      I3 => or_ln127_96_fu_15293_p3(4),
      I4 => q1_reg_i_109_0(4),
      O => q1_reg_i_230_n_0
    );
q1_reg_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(2),
      I1 => or_ln127_103_fu_16419_p3(2),
      I2 => or_ln127_106_fu_16437_p3(4),
      I3 => x_assign_158_reg_24793(4),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      O => q1_reg_i_231_n_0
    );
q1_reg_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_127_0(1),
      I1 => q1_reg_i_26_4(3),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(3),
      I3 => x_assign_38_reg_23005(3),
      I4 => x_assign_36_reg_22994(2),
      O => q1_reg_i_232_n_0
    );
q1_reg_i_233: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[3]\(2),
      I1 => x_assign_50_reg_23158(3),
      O => q1_reg_i_233_n_0
    );
q1_reg_i_234: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_130_0(1),
      I1 => q1_reg_i_130_1(1),
      I2 => x_assign_62_reg_23346(3),
      I3 => \xor_ln117_93_reg_23418_reg[3]\(2),
      I4 => q1_reg_i_109_0(3),
      O => q1_reg_i_234_n_0
    );
q1_reg_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_130_2(1),
      I1 => q1_reg_i_130_3(1),
      I2 => x_assign_74_reg_23534(3),
      I3 => q1_reg_i_138_0(2),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      O => q1_reg_i_235_n_0
    );
q1_reg_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(2),
      I1 => or_ln127_111_fu_17551_p3(3),
      I2 => x_assign_170_reg_24981(2),
      I3 => x_assign_168_reg_24959(3),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      O => q1_reg_i_236_n_0
    );
q1_reg_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(2),
      I1 => or_ln127_95_fu_15287_p3(3),
      I2 => x_assign_146_reg_24605(2),
      I3 => x_assign_144_reg_24583(3),
      I4 => q1_reg_i_109_0(3),
      O => q1_reg_i_237_n_0
    );
q1_reg_i_238: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[3]\(1),
      I1 => x_assign_50_reg_23158(2),
      O => q1_reg_i_238_n_0
    );
q1_reg_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_127_0(0),
      I1 => q1_reg_i_26_4(2),
      I2 => x_assign_38_reg_23005(2),
      I3 => x_assign_36_reg_22994(1),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(2),
      O => q1_reg_i_239_n_0
    );
q1_reg_i_240: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[3]\(1),
      I1 => x_assign_86_reg_23722(2),
      O => q1_reg_i_240_n_0
    );
q1_reg_i_241: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_130_0(0),
      I1 => q1_reg_i_130_1(0),
      I2 => x_assign_62_reg_23346(2),
      I3 => \xor_ln117_93_reg_23418_reg[3]\(1),
      I4 => q1_reg_i_109_0(2),
      O => q1_reg_i_241_n_0
    );
q1_reg_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_130_2(0),
      I1 => q1_reg_i_130_3(0),
      I2 => x_assign_74_reg_23534(2),
      I3 => q1_reg_i_138_0(1),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      O => q1_reg_i_242_n_0
    );
q1_reg_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(1),
      I1 => or_ln127_111_fu_17551_p3(2),
      I2 => x_assign_170_reg_24981(1),
      I3 => x_assign_168_reg_24959(2),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      O => q1_reg_i_243_n_0
    );
q1_reg_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(0),
      I1 => or_ln127_103_fu_16419_p3(0),
      I2 => x_assign_156_reg_24771(1),
      I3 => x_assign_158_reg_24793(2),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      O => q1_reg_i_244_n_0
    );
q1_reg_i_245: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_49_reg_23142(0),
      I1 => x_assign_50_reg_23158(0),
      O => q1_reg_i_245_n_0
    );
q1_reg_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_276_reg_25691_reg[7]\(1),
      I1 => x_assign_38_reg_23005(0),
      I2 => x_assign_38_reg_23005(1),
      I3 => x_assign_36_reg_22994(0),
      I4 => q1_reg_i_26_4(1),
      O => q1_reg_i_246_n_0
    );
q1_reg_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_109_0(1),
      I1 => x_assign_61_reg_23330(0),
      I2 => x_assign_62_reg_23346(0),
      I3 => x_assign_62_reg_23346(1),
      I4 => \xor_ln117_93_reg_23418_reg[3]\(0),
      O => q1_reg_i_247_n_0
    );
q1_reg_i_248: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      I1 => x_assign_73_reg_23518(0),
      I2 => x_assign_74_reg_23534(0),
      I3 => x_assign_74_reg_23534(1),
      I4 => q1_reg_i_138_0(0),
      O => q1_reg_i_248_n_0
    );
q1_reg_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      I1 => x_assign_158_reg_24793(0),
      I2 => x_assign_157_reg_24777(0),
      I3 => x_assign_156_reg_24771(0),
      I4 => x_assign_158_reg_24793(1),
      O => q1_reg_i_249_n_0
    );
q1_reg_i_250: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q1_reg_i_109_0(1),
      I1 => or_ln127_95_fu_15287_p3(1),
      I2 => or_ln127_96_fu_15293_p3(0),
      I3 => x_assign_146_reg_24605(0),
      I4 => x_assign_144_reg_24583(1),
      O => q1_reg_i_250_n_0
    );
q1_reg_i_251: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_34_fu_6240_p3(1),
      I1 => x_assign_50_reg_23158(0),
      O => q1_reg_i_251_n_0
    );
q1_reg_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => q1_reg_i_26_4(0),
      I1 => x_assign_38_reg_23005(7),
      I2 => or_ln127_26_reg_23021(0),
      I3 => x_assign_38_reg_23005(0),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(0),
      O => q1_reg_i_252_n_0
    );
q1_reg_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(7),
      I1 => x_assign_61_reg_23330(4),
      I2 => or_ln127_42_fu_7372_p3(1),
      I3 => x_assign_62_reg_23346(0),
      I4 => q1_reg_i_109_0(0),
      O => q1_reg_i_253_n_0
    );
q1_reg_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(7),
      I1 => x_assign_73_reg_23518(4),
      I2 => or_ln127_50_fu_8504_p3(1),
      I3 => x_assign_74_reg_23534(0),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      O => q1_reg_i_254_n_0
    );
q1_reg_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_146_reg_24605(3),
      I1 => or_ln127_95_fu_15287_p3(0),
      I2 => x_assign_144_reg_24583(0),
      I3 => or_ln127_96_fu_15293_p3(0),
      I4 => q1_reg_i_109_0(0),
      O => q1_reg_i_255_n_0
    );
q1_reg_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(3),
      I1 => x_assign_158_reg_24793(6),
      I2 => or_ln127_106_fu_16437_p3(0),
      I3 => x_assign_158_reg_24793(0),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      O => q1_reg_i_256_n_0
    );
q1_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(7),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(7),
      O => q1_reg_i_257_n_0
    );
q1_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551110"
    )
        port map (
      I0 => q1_reg_i_101_n_0,
      I1 => q1_reg_i_102_n_0,
      I2 => q1_reg_i_103_n_0,
      I3 => q1_reg_i_104_n_0,
      I4 => q1_reg_i_105_n_0,
      I5 => q1_reg_i_106_n_0,
      O => q1_reg_i_26_n_0
    );
q1_reg_i_260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => q1_reg_47,
      O => \^ap_cs_fsm_reg[1]_0\
    );
q1_reg_i_261: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(9),
      I3 => q1_reg_47,
      O => q1_reg_i_261_n_0
    );
q1_reg_i_262: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200033002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(6),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(6),
      O => q1_reg_i_262_n_0
    );
q1_reg_i_263: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300200000002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(5),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(5),
      O => q1_reg_i_263_n_0
    );
q1_reg_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000302000000020"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(4),
      I4 => \xor_ln117_237_reg_25053_reg[7]\(4),
      I5 => q1_reg_i_172_0(4),
      O => q1_reg_i_264_n_0
    );
q1_reg_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(3),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(3),
      O => q1_reg_i_265_n_0
    );
q1_reg_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(2),
      O => q1_reg_i_266_n_0
    );
q1_reg_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(1),
      O => q1_reg_i_267_n_0
    );
q1_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200033002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]\(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q1_reg_i_172_0(0),
      O => q1_reg_i_268_n_0
    );
q1_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => q1_reg_i_107_n_0,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_27,
      I4 => q1_reg_19,
      I5 => \^x_assign_98_reg_23910_reg[7]\(6),
      O => q1_reg_i_27_n_0
    );
q1_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^x_assign_199_reg_25649_reg[7]\(6),
      I2 => q1_reg_57,
      I3 => q1_reg_i_108_n_0,
      I4 => q1_reg_i_109_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_28_n_0
    );
q1_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => Q(2),
      O => \^ap_enable_reg_pp0_iter3_reg\
    );
q1_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFD0FFFF"
    )
        port map (
      I0 => q1_reg_i_26_n_0,
      I1 => q1_reg_i_27_n_0,
      I2 => q1_reg_17,
      I3 => q1_reg_i_28_n_0,
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      I5 => q1_reg_i_30_n_0,
      O => q1_reg_i_3_n_0
    );
q1_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD1D1D11DDDDDD"
    )
        port map (
      I0 => \^x_assign_187_reg_25481_reg[7]\,
      I1 => q1_reg_73,
      I2 => q1_reg_29,
      I3 => q1_reg_74,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I5 => q1_reg_i_110_n_0,
      O => q1_reg_i_30_n_0
    );
q1_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551110"
    )
        port map (
      I0 => q1_reg_i_111_n_0,
      I1 => q1_reg_i_112_n_0,
      I2 => \^x_assign_38_reg_23005_reg[5]\(0),
      I3 => q1_reg_i_104_n_0,
      I4 => q1_reg_i_113_n_0,
      I5 => q1_reg_i_114_n_0,
      O => q1_reg_i_31_n_0
    );
q1_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505C5F5C50505F50"
    )
        port map (
      I0 => q1_reg_i_115_n_0,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_19,
      I4 => q1_reg_20,
      I5 => \^x_assign_98_reg_23910_reg[7]\(5),
      O => q1_reg_i_32_n_0
    );
q1_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \^x_assign_199_reg_25649_reg[7]\(5),
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => q3_reg_67,
      I3 => q1_reg_i_116_n_0,
      I4 => q1_reg_i_117_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_33_n_0
    );
q1_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E222EEEEE22EE"
    )
        port map (
      I0 => \^x_assign_187_reg_25481_reg[6]\,
      I1 => q1_reg_73,
      I2 => q1_reg_29,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I4 => q1_reg_i_118_n_0,
      I5 => \^reg_1877_reg[6]_0\(3),
      O => q1_reg_i_34_n_0
    );
q1_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => q1_reg_i_119_n_0,
      I1 => q1_reg_i_120_n_0,
      I2 => \^reg_1870_reg[5]\(0),
      I3 => q1_reg_i_121_n_0,
      I4 => q1_reg_i_122_n_0,
      I5 => q1_reg_i_123_n_0,
      O => q1_reg_i_35_n_0
    );
q1_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505C5F5C50505F50"
    )
        port map (
      I0 => \^x_assign_134_reg_24436_reg[4]\(2),
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_19,
      I4 => q1_reg_21,
      I5 => \^x_assign_98_reg_23910_reg[7]\(4),
      O => q1_reg_i_36_n_0
    );
q1_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888F88888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^x_assign_199_reg_25649_reg[7]\(4),
      I2 => \^ap_cs_fsm_reg[10]\,
      I3 => \^reg_1870_reg[5]_0\(0),
      I4 => q1_reg_i_124_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_37_n_0
    );
q1_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11DD1D1D11DDDDDD"
    )
        port map (
      I0 => \^xor_ln117_220_reg_24860_reg[5]\,
      I1 => q1_reg_73,
      I2 => q1_reg_29,
      I3 => q1_reg_75,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I5 => q1_reg_i_125_n_0,
      O => q1_reg_i_38_n_0
    );
q1_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2F200"
    )
        port map (
      I0 => q1_reg_i_126_n_0,
      I1 => q1_reg_i_127_n_0,
      I2 => q1_reg_i_128_n_0,
      I3 => q1_reg_i_129_n_0,
      I4 => q1_reg_i_130_n_0,
      I5 => q1_reg_i_131_n_0,
      O => q1_reg_i_39_n_0
    );
q1_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFD0FFFF"
    )
        port map (
      I0 => q1_reg_i_31_n_0,
      I1 => q1_reg_i_32_n_0,
      I2 => q1_reg_17,
      I3 => q1_reg_i_33_n_0,
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      I5 => q1_reg_i_34_n_0,
      O => q1_reg_i_4_n_0
    );
q1_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(4),
      I2 => Q(15),
      I3 => q3_reg_17,
      I4 => Q(13),
      O => q1_reg_i_40_n_0
    );
q1_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => \^x_assign_134_reg_24436_reg[4]\(1),
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_26,
      I4 => q1_reg_19,
      I5 => \^x_assign_98_reg_23910_reg[7]\(3),
      O => q1_reg_i_41_n_0
    );
q1_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^x_assign_199_reg_25649_reg[7]\(3),
      I2 => q1_reg_57,
      I3 => q1_reg_i_132_n_0,
      I4 => q1_reg_i_133_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_42_n_0
    );
q1_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1877_reg[6]_0\(2),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q1_reg_i_134_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q1_reg_i_135_n_0,
      O => q1_reg_i_43_n_0
    );
q1_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F1FFF1"
    )
        port map (
      I0 => q1_reg_i_136_n_0,
      I1 => q1_reg_i_137_n_0,
      I2 => q1_reg_i_138_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => \^reg_1877_reg[3]\(2),
      I5 => q1_reg_i_40_n_0,
      O => q1_reg_i_44_n_0
    );
q1_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => q1_reg_i_140_n_0,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_25,
      I4 => q1_reg_19,
      I5 => \^x_assign_98_reg_23910_reg[7]\(2),
      O => q1_reg_i_45_n_0
    );
q1_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888F88888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^x_assign_199_reg_25649_reg[7]\(2),
      I2 => q3_reg_67,
      I3 => q1_reg_i_141_n_0,
      I4 => q1_reg_i_142_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_46_n_0
    );
q1_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2E222EEEEE22EE"
    )
        port map (
      I0 => \^trunc_ln127_319_reg_25513_reg[2]\,
      I1 => q1_reg_73,
      I2 => q1_reg_29,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I4 => q1_reg_i_143_n_0,
      I5 => \^reg_1877_reg[6]_0\(1),
      O => q1_reg_i_47_n_0
    );
q1_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => q1_reg_i_144_n_0,
      I1 => q1_reg_i_145_n_0,
      I2 => q1_reg_i_128_n_0,
      I3 => q1_reg_i_146_n_0,
      I4 => q1_reg_i_147_n_0,
      I5 => q1_reg_i_148_n_0,
      O => q1_reg_i_48_n_0
    );
q1_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => \^x_assign_134_reg_24436_reg[4]\(0),
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_24,
      I4 => q1_reg_19,
      I5 => \^x_assign_98_reg_23910_reg[7]\(1),
      O => q1_reg_i_49_n_0
    );
q1_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFD0FFFF"
    )
        port map (
      I0 => q1_reg_i_35_n_0,
      I1 => q1_reg_i_36_n_0,
      I2 => q1_reg_17,
      I3 => q1_reg_i_37_n_0,
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      I5 => q1_reg_i_38_n_0,
      O => q1_reg_i_5_n_0
    );
q1_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888F88888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^x_assign_199_reg_25649_reg[7]\(1),
      I2 => \^ap_cs_fsm_reg[10]\,
      I3 => q1_reg_i_149_n_0,
      I4 => q1_reg_i_150_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_50_n_0
    );
q1_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000054455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1877_reg[6]_0\(0),
      I2 => q1_reg_i_151_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q1_reg_i_152_n_0,
      O => q1_reg_i_51_n_0
    );
q1_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F2000000F2"
    )
        port map (
      I0 => q1_reg_i_153_n_0,
      I1 => q1_reg_i_154_n_0,
      I2 => q1_reg_i_155_n_0,
      I3 => q1_reg_i_156_n_0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^reg_1877_reg[3]\(1),
      O => q1_reg_i_52_n_0
    );
q1_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => q1_reg_i_157_n_0,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_23,
      I4 => q1_reg_19,
      I5 => \^x_assign_98_reg_23910_reg[7]\(0),
      O => q1_reg_i_53_n_0
    );
q1_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^x_assign_199_reg_25649_reg[7]\(0),
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => q1_reg_57,
      I3 => q1_reg_i_158_n_0,
      I4 => q1_reg_i_159_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_54_n_0
    );
q1_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000054455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => q1_reg_i_160_n_0,
      I2 => q1_reg_i_161_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q1_reg_i_162_n_0,
      O => q1_reg_i_55_n_0
    );
q1_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F2000000F2"
    )
        port map (
      I0 => q1_reg_i_163_n_0,
      I1 => q1_reg_i_164_n_0,
      I2 => q1_reg_i_155_n_0,
      I3 => q1_reg_i_165_n_0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^reg_1877_reg[3]\(0),
      O => q1_reg_i_56_n_0
    );
q1_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505C5C5F505050"
    )
        port map (
      I0 => q1_reg_i_166_n_0,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q1_reg_18,
      I3 => q1_reg_22,
      I4 => q1_reg_19,
      I5 => q1_reg_i_167_n_0,
      O => q1_reg_i_57_n_0
    );
q1_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => q1_reg_i_168_n_0,
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => q1_reg_57,
      I3 => \^reg_1877_reg[0]\(0),
      I4 => q1_reg_i_169_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => q1_reg_i_58_n_0
    );
q1_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => q1_reg_i_170_n_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q1_reg_76,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q1_reg_i_171_n_0,
      O => q1_reg_i_59_n_0
    );
q1_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q1_reg_i_39_n_0,
      I1 => q1_reg_i_40_n_0,
      I2 => q1_reg_i_41_n_0,
      I3 => q1_reg_17,
      I4 => q1_reg_i_42_n_0,
      I5 => q1_reg_i_43_n_0,
      O => q1_reg_i_6_n_0
    );
q1_reg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(14),
      O => \^ap_enable_reg_pp0_iter2_reg_rep\
    );
q1_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF740074"
    )
        port map (
      I0 => q1_reg_56,
      I1 => q1_reg_57,
      I2 => q1_reg_i_172_n_0,
      I3 => q1_reg_29,
      I4 => q1_reg_58,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_62_n_0
    );
q1_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_1825_reg[7]\,
      I2 => q1_reg_32(7),
      I3 => q3_reg_27,
      O => q1_reg_i_63_n_0
    );
q1_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_174_n_0,
      I1 => q1_reg_i_175_n_0,
      I2 => q1_reg_i_176_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_55,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_64_n_0
    );
q1_reg_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q1_reg_46,
      O => q1_reg_i_65_n_0
    );
q1_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7474"
    )
        port map (
      I0 => q1_reg_59,
      I1 => q1_reg_57,
      I2 => q1_reg_i_177_n_0,
      I3 => q1_reg_60,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_67_n_0
    );
q1_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_1825_reg[7]\,
      I2 => q1_reg_32(6),
      I3 => q3_reg_27,
      O => q1_reg_i_68_n_0
    );
q1_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => q1_reg_i_178_n_0,
      I1 => q1_reg_i_179_n_0,
      I2 => q1_reg_i_180_n_0,
      I3 => q1_reg_48,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_69_n_0
    );
q1_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0FFD0FFFF"
    )
        port map (
      I0 => q1_reg_i_44_n_0,
      I1 => q1_reg_i_45_n_0,
      I2 => q1_reg_17,
      I3 => q1_reg_i_46_n_0,
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      I5 => q1_reg_i_47_n_0,
      O => q1_reg_i_7_n_0
    );
q1_reg_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => q1_reg_44,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q1_reg_i_70_n_0
    );
q1_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFD8D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q1_reg_61,
      I2 => q1_reg_i_181_n_0,
      I3 => q1_reg_62,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_72_n_0
    );
q1_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q1_reg_32(5),
      I1 => Q(0),
      I2 => \reg_1825_reg[7]\,
      I3 => q3_reg_27,
      O => q1_reg_i_73_n_0
    );
q1_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_182_n_0,
      I1 => q1_reg_i_183_n_0,
      I2 => q1_reg_i_184_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_49,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_74_n_0
    );
q1_reg_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q1_reg_42,
      O => q1_reg_i_75_n_0
    );
q1_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q1_reg_63,
      I2 => q1_reg_i_185_n_0,
      I3 => q1_reg_29,
      I4 => q1_reg_64,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_77_n_0
    );
q1_reg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_1825_reg[7]\,
      I2 => q1_reg_32(4),
      I3 => q3_reg_27,
      O => q1_reg_i_78_n_0
    );
q1_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_186_n_0,
      I1 => q1_reg_i_187_n_0,
      I2 => q1_reg_i_188_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_50,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_79_n_0
    );
q1_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q1_reg_i_48_n_0,
      I1 => q1_reg_i_40_n_0,
      I2 => q1_reg_i_49_n_0,
      I3 => q1_reg_17,
      I4 => q1_reg_i_50_n_0,
      I5 => q1_reg_i_51_n_0,
      O => q1_reg_i_8_n_0
    );
q1_reg_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q1_reg_40,
      O => q1_reg_i_80_n_0
    );
q1_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q1_reg_65,
      I2 => q1_reg_i_189_n_0,
      I3 => q1_reg_29,
      I4 => q1_reg_66,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_82_n_0
    );
q1_reg_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q1_reg_32(3),
      I1 => Q(0),
      I2 => \reg_1825_reg[7]\,
      I3 => q3_reg_27,
      O => q1_reg_i_83_n_0
    );
q1_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_190_n_0,
      I1 => q1_reg_i_191_n_0,
      I2 => q1_reg_i_192_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_51,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_84_n_0
    );
q1_reg_i_85: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q1_reg_38,
      O => q1_reg_i_85_n_0
    );
q1_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q1_reg_67,
      I2 => q1_reg_i_193_n_0,
      I3 => q1_reg_29,
      I4 => q1_reg_68,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_87_n_0
    );
q1_reg_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q1_reg_32(2),
      I1 => Q(0),
      I2 => \reg_1825_reg[7]\,
      I3 => q3_reg_27,
      O => q1_reg_i_88_n_0
    );
q1_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_194_n_0,
      I1 => q1_reg_i_195_n_0,
      I2 => q1_reg_i_196_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_52,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_89_n_0
    );
q1_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q1_reg_i_52_n_0,
      I1 => q1_reg_i_40_n_0,
      I2 => q1_reg_i_53_n_0,
      I3 => q1_reg_17,
      I4 => q1_reg_i_54_n_0,
      I5 => q1_reg_i_55_n_0,
      O => q1_reg_i_9_n_0
    );
q1_reg_i_90: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => q1_reg_36,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q1_reg_i_90_n_0
    );
q1_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF740074"
    )
        port map (
      I0 => q1_reg_69,
      I1 => q1_reg_57,
      I2 => q1_reg_i_197_n_0,
      I3 => q1_reg_29,
      I4 => q1_reg_70,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_92_n_0
    );
q1_reg_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q1_reg_32(1),
      I1 => Q(0),
      I2 => \reg_1825_reg[7]\,
      I3 => q3_reg_27,
      O => q1_reg_i_93_n_0
    );
q1_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_198_n_0,
      I1 => q1_reg_i_199_n_0,
      I2 => q1_reg_i_200_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_53,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_94_n_0
    );
q1_reg_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => q1_reg_34,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q1_reg_i_95_n_0
    );
q1_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFD8D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q1_reg_71,
      I2 => q1_reg_i_201_n_0,
      I3 => q1_reg_72,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q1_reg_i_97_n_0
    );
q1_reg_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_1825_reg[7]\,
      I2 => q1_reg_32(0),
      I3 => q3_reg_27,
      O => q1_reg_i_98_n_0
    );
q1_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q1_reg_i_202_n_0,
      I1 => q1_reg_i_203_n_0,
      I2 => q1_reg_i_204_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q1_reg_54,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q1_reg_i_99_n_0
    );
q2_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I1 => \xor_ln117_253_reg_25241_reg[7]_0\(7),
      I2 => x_assign_160_reg_25083(6),
      I3 => x_assign_165_reg_25121(5),
      I4 => or_ln127_108_fu_18513_p3(6),
      I5 => or_ln127_107_fu_18507_p3(4),
      O => \^reg_1883_reg[7]\
    );
q2_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_116_fu_19645_p3(5),
      I1 => or_ln127_115_fu_19639_p3(7),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(7),
      I3 => \xor_ln117_269_reg_25429_reg[7]_0\(7),
      I4 => or_ln127_115_fu_19639_p3(1),
      I5 => x_assign_177_reg_25309(5),
      O => \^trunc_ln127_294_reg_25299_reg[6]\
    );
q2_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_116_fu_19645_p3(4),
      I1 => or_ln127_115_fu_19639_p3(6),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(6),
      I3 => \xor_ln117_269_reg_25429_reg[7]_0\(6),
      I4 => or_ln127_115_fu_19639_p3(0),
      I5 => x_assign_177_reg_25309(4),
      O => \^trunc_ln127_294_reg_25299_reg[5]\
    );
q2_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I1 => \xor_ln117_253_reg_25241_reg[7]_0\(6),
      I2 => x_assign_160_reg_25083(5),
      I3 => x_assign_165_reg_25121(4),
      I4 => or_ln127_108_fu_18513_p3(5),
      I5 => x_assign_160_reg_25083(4),
      O => \^reg_1883_reg[6]\
    );
q2_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      I1 => \xor_ln117_253_reg_25241_reg[7]_0\(5),
      I2 => or_ln127_108_fu_18513_p3(4),
      I3 => or_ln127_107_fu_18507_p3(3),
      I4 => or_ln127_107_fu_18507_p3(4),
      I5 => or_ln127_109_fu_18519_p3(1),
      O => \^reg_1883_reg[5]\
    );
q2_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_116_fu_19645_p3(3),
      I1 => or_ln127_115_fu_19639_p3(5),
      I2 => or_ln127_117_fu_19651_p3(1),
      I3 => or_ln127_115_fu_19639_p3(7),
      I4 => \xor_ln117_269_reg_25429_reg[7]_0\(5),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(5),
      O => \^trunc_ln127_294_reg_25299_reg[4]\
    );
q2_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_107_fu_18507_p3(2),
      I1 => or_ln127_108_fu_18513_p3(3),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      I3 => \xor_ln117_253_reg_25241_reg[7]_0\(4),
      I4 => x_assign_160_reg_25083(4),
      I5 => or_ln127_109_fu_18519_p3(0),
      O => \^trunc_ln127_270_reg_25089_reg[3]\
    );
q2_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_116_fu_19645_p3(2),
      I1 => or_ln127_115_fu_19639_p3(4),
      I2 => or_ln127_117_fu_19651_p3(0),
      I3 => or_ln127_115_fu_19639_p3(6),
      I4 => \xor_ln117_269_reg_25429_reg[7]_0\(4),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(4),
      O => \^trunc_ln127_294_reg_25299_reg[3]\
    );
q2_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_107_fu_18507_p3(1),
      I1 => or_ln127_108_fu_18513_p3(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I3 => \xor_ln117_253_reg_25241_reg[7]_0\(3),
      I4 => x_assign_160_reg_25083(3),
      I5 => x_assign_165_reg_25121(3),
      O => \^trunc_ln127_270_reg_25089_reg[2]\
    );
q2_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_115_fu_19639_p3(3),
      I1 => or_ln127_116_fu_19645_p3(1),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(3),
      I3 => \xor_ln117_269_reg_25429_reg[7]_0\(3),
      I4 => x_assign_177_reg_25309(3),
      I5 => \xor_ln117_269_reg_25429_reg[3]\(3),
      O => \^trunc_ln127_290_reg_25277_reg[2]\
    );
q2_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_115_fu_19639_p3(2),
      I1 => or_ln127_116_fu_19645_p3(0),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(2),
      I3 => \xor_ln117_269_reg_25429_reg[7]_0\(2),
      I4 => x_assign_177_reg_25309(2),
      I5 => \xor_ln117_269_reg_25429_reg[3]\(2),
      O => \^trunc_ln127_290_reg_25277_reg[1]\
    );
q2_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_107_fu_18507_p3(0),
      I1 => or_ln127_108_fu_18513_p3(1),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_253_reg_25241_reg[7]_0\(2),
      I4 => x_assign_160_reg_25083(2),
      I5 => x_assign_165_reg_25121(2),
      O => \^trunc_ln127_270_reg_25089_reg[1]_0\
    );
q2_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_269_reg_25429_reg[7]_0\(1),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(1),
      I2 => or_ln127_115_fu_19639_p3(1),
      I3 => x_assign_175_reg_25293(4),
      I4 => x_assign_177_reg_25309(1),
      I5 => \xor_ln117_269_reg_25429_reg[3]\(1),
      O => \^xor_ln117_205_reg_24677_reg[1]\
    );
q2_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_163_reg_25105(4),
      I1 => x_assign_160_reg_25083(6),
      I2 => x_assign_160_reg_25083(1),
      I3 => x_assign_165_reg_25121(1),
      I4 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      I5 => \xor_ln117_253_reg_25241_reg[7]_0\(1),
      O => \^x_assign_163_reg_25105_reg[7]\
    );
q2_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_108_fu_18513_p3(0),
      I1 => x_assign_160_reg_25083(5),
      I2 => x_assign_160_reg_25083(0),
      I3 => x_assign_165_reg_25121(0),
      I4 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      I5 => \xor_ln117_253_reg_25241_reg[7]_0\(0),
      O => \^tmp_549_reg_25116_reg[0]\
    );
q2_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_269_reg_25429_reg[7]_0\(0),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(0),
      I2 => or_ln127_115_fu_19639_p3(0),
      I3 => x_assign_175_reg_25293(3),
      I4 => x_assign_177_reg_25309(0),
      I5 => \xor_ln117_269_reg_25429_reg[3]\(0),
      O => \^xor_ln117_205_reg_24677_reg[0]\
    );
q3_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q3_reg_i_1__0_n_0\,
      ADDRARDADDR(10) => \q3_reg_i_2__0_n_0\,
      ADDRARDADDR(9) => q3_reg_i_3_n_0,
      ADDRARDADDR(8) => q3_reg_i_4_n_0,
      ADDRARDADDR(7) => q3_reg_i_5_n_0,
      ADDRARDADDR(6) => q3_reg_i_6_n_0,
      ADDRARDADDR(5) => q3_reg_i_7_n_0,
      ADDRARDADDR(4) => q3_reg_i_8_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11) => q3_reg_i_9_n_0,
      ADDRBWRADDR(10) => q3_reg_i_10_n_0,
      ADDRBWRADDR(9) => \q3_reg_i_11__0_n_0\,
      ADDRBWRADDR(8) => \q3_reg_i_12__0_n_0\,
      ADDRBWRADDR(7) => \q3_reg_i_13__0_n_0\,
      ADDRBWRADDR(6) => \q3_reg_i_14__0_n_0\,
      ADDRBWRADDR(5) => \q3_reg_i_15__0_n_0\,
      ADDRBWRADDR(4) => \q3_reg_i_16__0_n_0\,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q3_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q3_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q3_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^q3_reg_1\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q3_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q3_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce2,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q3_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q3_reg_i_62_n_0,
      I1 => q3_reg_i_63_n_0,
      I2 => q3_reg_i_64_n_0,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_65__0_n_0\,
      I5 => \q3_reg_i_66__0_n_0\,
      O => q3_reg_i_10_n_0
    );
q3_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8F8F0F0F0F0"
    )
        port map (
      I0 => q3_reg_i_23_0,
      I1 => Q(6),
      I2 => q3_reg_i_188_n_0,
      I3 => q3_reg_i_23_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_100_n_0
    );
\q3_reg_i_101__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^xor_ln117_11_reg_22653_reg[6]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => \q3_reg_i_101__0_n_0\
    );
q3_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => q3_reg_i_25_0,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q3_reg_i_25_1,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_102_n_0
    );
q3_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF3A003A"
    )
        port map (
      I0 => q3_reg_i_20_1(6),
      I1 => q3_reg_i_20_0(6),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q3_reg_i_20_2(6),
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_103_n_0
    );
q3_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q3_reg_i_28_0,
      I2 => q3_reg_i_189_n_0,
      I3 => q3_reg_i_28_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_104_n_0
    );
\q3_reg_i_105__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^xor_ln117_11_reg_22653_reg[5]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => \q3_reg_i_105__0_n_0\
    );
\q3_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^xor_ln117_45_reg_22914_reg[5]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => \^xor_ln117_29_reg_22807_reg[5]\,
      I4 => Q(5),
      I5 => Q(9),
      O => \q3_reg_i_106__0_n_0\
    );
\q3_reg_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF3A003A"
    )
        port map (
      I0 => q3_reg_i_20_1(5),
      I1 => q3_reg_i_20_0(5),
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q3_reg_i_20_2(5),
      I5 => q1_reg_i_261_n_0,
      O => \q3_reg_i_107__0_n_0\
    );
q3_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BFB0BF80"
    )
        port map (
      I0 => \q3_reg_i_33__0_0\,
      I1 => Q(8),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q3_reg_i_190_n_0,
      I4 => Q(6),
      I5 => \q3_reg_i_33__0_1\,
      O => q3_reg_i_108_n_0
    );
q3_reg_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => q3_reg_i_35_1,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_109_n_0
    );
q3_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^xor_ln117_45_reg_22914_reg[4]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q3_reg_i_35_0,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_110_n_0
    );
q3_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8B008B"
    )
        port map (
      I0 => q3_reg_i_20_0(4),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(4),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q3_reg_i_20_2(4),
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_111_n_0
    );
q3_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => \q3_reg_i_38__0_0\,
      I2 => q3_reg_i_191_n_0,
      I3 => \q3_reg_i_38__0_1\,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_112_n_0
    );
q3_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^x_assign_30_reg_23100_reg[3]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_113_n_0
    );
q3_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^x_assign_55_reg_23470_reg[3]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q3_reg_i_40_0,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_114_n_0
    );
q3_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => q3_reg_i_20_0(3),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(3),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q3_reg_i_20_2(3),
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_115_n_0
    );
q3_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF8F8F0F0F0F0"
    )
        port map (
      I0 => \q3_reg_i_43__0_0\,
      I1 => Q(6),
      I2 => q3_reg_i_192_n_0,
      I3 => \q3_reg_i_43__0_1\,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_116_n_0
    );
q3_reg_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^x_assign_30_reg_23100_reg[2]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_117_n_0
    );
q3_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^x_assign_54_reg_23464_reg[2]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q3_reg_i_45_0,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_118_n_0
    );
q3_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => q3_reg_i_20_0(2),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(2),
      I3 => q3_reg_i_20_2(2),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_119_n_0
    );
\q3_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F44FFFF4FFF"
    )
        port map (
      I0 => q3_reg_i_67_n_0,
      I1 => q3_reg_i_68_n_0,
      I2 => \^trunc_ln127_337_reg_25671_reg[6]\(4),
      I3 => \^ap_enable_reg_pp0_iter3_reg\,
      I4 => \q3_reg_i_69__0_n_0\,
      I5 => q3_reg_i_70_n_0,
      O => \q3_reg_i_11__0_n_0\
    );
q3_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => q3_reg_i_48_0,
      I2 => q3_reg_i_193_n_0,
      I3 => q3_reg_i_48_1,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_120_n_0
    );
q3_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^x_assign_31_reg_23106_reg[1]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_121_n_0
    );
q3_reg_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^x_assign_55_reg_23470_reg[1]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => q3_reg_i_50_0,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_122_n_0
    );
q3_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFB8B8"
    )
        port map (
      I0 => q3_reg_i_20_0(1),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(1),
      I3 => q3_reg_i_20_2(1),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_123_n_0
    );
q3_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => \q3_reg_i_53__0_0\,
      I2 => q3_reg_i_194_n_0,
      I3 => \q3_reg_i_53__0_1\,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_124_n_0
    );
q3_reg_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^x_assign_31_reg_23106_reg[0]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_125_n_0
    );
q3_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB33F33FFF"
    )
        port map (
      I0 => \^x_assign_55_reg_23470_reg[0]\,
      I1 => q1_reg_47,
      I2 => Q(7),
      I3 => \^x_assign_43_reg_23282_reg[0]\,
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_126_n_0
    );
q3_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8B008B"
    )
        port map (
      I0 => q3_reg_i_20_0(0),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(0),
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => q3_reg_i_20_2(0),
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_127_n_0
    );
q3_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_62_reg_23063_reg[7]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(7),
      I2 => or_ln127_57_fu_9630_p3(6),
      I3 => or_ln127_58_fu_9636_p3(7),
      I4 => or_ln127_58_fu_9636_p3(0),
      I5 => x_assign_86_reg_23722(7),
      O => q3_reg_i_128_n_0
    );
q3_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_77_reg_23230_reg[7]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(7),
      I2 => or_ln127_66_fu_10768_p3(0),
      I3 => x_assign_98_reg_23910(7),
      I4 => or_ln127_66_fu_10768_p3(7),
      I5 => or_ln127_65_fu_10762_p3(6),
      O => q3_reg_i_129_n_0
    );
\q3_reg_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q3_reg_i_71_n_0,
      I1 => q3_reg_i_72_n_0,
      I2 => q3_reg_i_73_n_0,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_74__0_n_0\,
      I5 => \q3_reg_i_75__0_n_0\,
      O => \q3_reg_i_12__0_n_0\
    );
q3_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => \q3_reg_i_57__0_0\,
      I2 => q3_reg_i_195_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => q3_reg_17,
      O => q3_reg_i_130_n_0
    );
q3_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => q3_reg_23,
      I1 => x_assign_62_reg_23346(7),
      I2 => or_ln127_42_fu_7372_p3(0),
      I3 => q3_reg_i_196_n_0,
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      I5 => \^xor_ln117_30_reg_22813_reg[7]\,
      O => q3_reg_i_131_n_0
    );
q3_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_2_reg_22425_reg[7]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I2 => or_ln127_26_reg_23021(6),
      I3 => \q3_reg_i_58__0_0\(7),
      I4 => x_assign_38_reg_23005(7),
      I5 => x_assign_36_reg_22994(3),
      O => q3_reg_i_132_n_0
    );
q3_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_141_reg_23982_reg[7]\,
      I2 => q3_reg_i_197_n_0,
      I3 => q3_reg_67,
      I4 => \^xor_ln117_157_reg_24171_reg[7]\,
      I5 => q3_reg_i_198_n_0,
      O => q3_reg_i_133_n_0
    );
q3_reg_i_134: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_222_reg_24870_reg[7]\,
      O => q3_reg_i_134_n_0
    );
q3_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0EEEE00000000"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => \^xor_ln117_77_reg_23230_reg[6]\,
      I3 => q3_reg_i_199_n_0,
      I4 => Q(13),
      I5 => q3_reg_17,
      O => q3_reg_i_135_n_0
    );
q3_reg_i_136: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00373700"
    )
        port map (
      I0 => Q(7),
      I1 => q1_reg_47,
      I2 => Q(5),
      I3 => \^or_ln127_12_reg_22978_reg[6]\,
      I4 => q3_reg_i_200_n_0,
      O => q3_reg_i_136_n_0
    );
q3_reg_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_214_reg_24547_reg[5]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I2 => x_assign_144_reg_24583(5),
      I3 => or_ln127_97_fu_15299_p3(5),
      I4 => x_assign_144_reg_24583(6),
      I5 => or_ln127_96_fu_15293_p3(6),
      O => q3_reg_i_137_n_0
    );
q3_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => q3_reg_67,
      I1 => \^xor_ln117_157_reg_24171_reg[6]\,
      I2 => q3_reg_i_201_n_0,
      I3 => \^xor_ln117_173_reg_24315_reg[6]\,
      I4 => q3_reg_i_202_n_0,
      I5 => q1_reg_57,
      O => q3_reg_i_138_n_0
    );
q3_reg_i_139: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^x_assign_189_reg_25497_reg[6]\,
      O => q3_reg_i_139_n_0
    );
\q3_reg_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5700"
    )
        port map (
      I0 => q3_reg_i_76_n_0,
      I1 => q3_reg_i_77_n_0,
      I2 => q3_reg_i_78_n_0,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_79__0_n_0\,
      I5 => \q3_reg_i_80__0_n_0\,
      O => \q3_reg_i_13__0_n_0\
    );
q3_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_194_reg_24405_reg[4]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I2 => \xor_ln117_189_reg_24494_reg[7]_0\(5),
      I3 => or_ln127_90_reg_24452(4),
      I4 => or_ln127_90_reg_24452(5),
      I5 => x_assign_134_reg_24436(5),
      O => q3_reg_i_140_n_0
    );
q3_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000032AA3000"
    )
        port map (
      I0 => \^x_assign_88_reg_24012_reg[5]\,
      I1 => Q(4),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => q1_reg_19,
      I5 => \xor_ln117_172_reg_24309[5]_i_2_n_0\,
      O => q3_reg_i_141_n_0
    );
q3_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D007D007D7D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => \^trunc_ln127_137_reg_23868_reg[6]\,
      I2 => q3_reg_i_203_n_0,
      I3 => q3_reg_20,
      I4 => \^trunc_ln127_110_reg_23642_reg[4]\,
      I5 => q3_reg_i_204_n_0,
      O => q3_reg_i_142_n_0
    );
q3_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114144114414114"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\,
      I1 => x_assign_74_reg_23534(5),
      I2 => or_ln127_50_fu_8504_p3(6),
      I3 => q3_reg_i_205_n_0,
      I4 => \xor_ln117_253_reg_25241_reg[7]\(5),
      I5 => \^trunc_ln127_90_reg_23454_reg[4]\,
      O => q3_reg_i_143_n_0
    );
q3_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBE00BEBE00"
    )
        port map (
      I0 => q3_reg_22,
      I1 => \^or_ln127_20_reg_23112_reg[5]\,
      I2 => q3_reg_i_206_n_0,
      I3 => \^or_ln127_12_reg_22978_reg[5]\,
      I4 => q3_reg_i_207_n_0,
      I5 => \^ap_cs_fsm_reg[5]\,
      O => q3_reg_i_144_n_0
    );
q3_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => q3_reg_23,
      I1 => x_assign_62_reg_23346(5),
      I2 => or_ln127_42_fu_7372_p3(6),
      I3 => q3_reg_i_208_n_0,
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      I5 => \^trunc_ln127_74_reg_23288_reg[4]\,
      O => q3_reg_i_145_n_0
    );
q3_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_250_reg_24901_reg[4]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(5),
      I2 => or_ln127_113_fu_17563_p3(4),
      I3 => x_assign_168_reg_24959(4),
      I4 => x_assign_168_reg_24959(5),
      I5 => or_ln127_112_fu_17557_p3(5),
      O => q3_reg_i_146_n_0
    );
q3_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(5),
      I1 => x_assign_144_reg_24583(5),
      I2 => q3_reg_i_209_n_0,
      I3 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      I4 => \^trunc_ln127_210_reg_24525_reg[4]\,
      I5 => \^ap_cs_fsm_reg[10]\,
      O => q3_reg_i_147_n_0
    );
q3_reg_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_157_reg_24171_reg[5]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(5),
      I2 => x_assign_158_reg_24793(5),
      I3 => or_ln127_106_fu_16437_p3(5),
      I4 => or_ln127_106_fu_16437_p3(4),
      I5 => or_ln127_105_fu_16431_p3(4),
      O => q3_reg_i_148_n_0
    );
q3_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^reg_1883_reg[5]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(5),
      I2 => or_ln127_121_fu_18695_p3(4),
      I3 => or_ln127_122_fu_18701_p3(4),
      I4 => or_ln127_122_fu_18701_p3(5),
      I5 => x_assign_182_reg_25169(5),
      O => q3_reg_i_149_n_0
    );
\q3_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF4FFF4"
    )
        port map (
      I0 => \q3_reg_i_81__0_n_0\,
      I1 => q3_reg_i_82_n_0,
      I2 => \q3_reg_i_83__0_n_0\,
      I3 => q1_reg_17,
      I4 => q3_reg_i_84_n_0,
      I5 => q3_reg_i_85_n_0,
      O => \q3_reg_i_14__0_n_0\
    );
q3_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^or_ln127_20_reg_23112_reg[4]\,
      I1 => or_ln127_33_fu_6234_p3(3),
      I2 => or_ln127_34_fu_6240_p3(4),
      I3 => x_assign_50_reg_23158(4),
      I4 => or_ln127_34_fu_6240_p3(5),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      O => q3_reg_i_150_n_0
    );
q3_reg_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28AAAAAA"
    )
        port map (
      I0 => q3_reg_21,
      I1 => q3_reg_i_71_0,
      I2 => q3_reg_i_210_n_0,
      I3 => Q(7),
      I4 => q1_reg_47,
      O => q3_reg_i_151_n_0
    );
q3_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_90_reg_23454_reg[3]\,
      I1 => or_ln127_50_fu_8504_p3(4),
      I2 => or_ln127_49_fu_8498_p3(3),
      I3 => x_assign_74_reg_23534(4),
      I4 => or_ln127_50_fu_8504_p3(5),
      I5 => \xor_ln117_253_reg_25241_reg[7]\(4),
      O => q3_reg_i_152_n_0
    );
q3_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(4),
      I1 => or_ln127_58_fu_9636_p3(5),
      I2 => q3_reg_i_211_n_0,
      I3 => \xor_ln117_253_reg_25241_reg[7]\(4),
      I4 => \^trunc_ln127_110_reg_23642_reg[3]\,
      I5 => q3_reg_20,
      O => q3_reg_i_153_n_0
    );
q3_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_77_reg_23230_reg[4]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(4),
      I2 => or_ln127_66_fu_10768_p3(5),
      I3 => x_assign_98_reg_23910(4),
      I4 => or_ln127_65_fu_10762_p3(3),
      I5 => or_ln127_66_fu_10768_p3(4),
      O => q3_reg_i_154_n_0
    );
q3_reg_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_194_reg_24405_reg[3]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]_0\(4),
      I2 => or_ln127_90_reg_24452(3),
      I3 => \xor_ln117_189_reg_24494_reg[7]\(4),
      I4 => or_ln127_90_reg_24452(4),
      I5 => x_assign_134_reg_24436(4),
      O => q3_reg_i_155_n_0
    );
q3_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_250_reg_24901_reg[3]\,
      I1 => or_ln127_113_fu_17563_p3(3),
      I2 => \q3_reg_i_74__0_0\(2),
      I3 => or_ln127_112_fu_17557_p3(4),
      I4 => x_assign_168_reg_24959(4),
      I5 => \xor_ln117_253_reg_25241_reg[7]\(4),
      O => q3_reg_i_156_n_0
    );
q3_reg_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q3_reg_67,
      I1 => q3_reg_i_212_n_0,
      I2 => \^trunc_ln127_237_reg_24751_reg[5]\,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => q3_reg_i_213_n_0,
      I5 => \^trunc_ln127_210_reg_24525_reg[3]\,
      O => q3_reg_i_157_n_0
    );
q3_reg_i_158: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_310_reg_25465_reg[5]\,
      O => q3_reg_i_158_n_0
    );
q3_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_46_reg_22920_reg[3]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(3),
      I2 => or_ln127_50_fu_8504_p3(3),
      I3 => or_ln127_49_fu_8498_p3(2),
      I4 => x_assign_74_reg_23534(3),
      I5 => q1_reg_i_138_0(2),
      O => q3_reg_i_159_n_0
    );
\q3_reg_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q3_reg_i_86_n_0,
      I1 => q3_reg_i_87_n_0,
      I2 => q3_reg_i_88_n_0,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_89__0_n_0\,
      I5 => \q3_reg_i_90__0_n_0\,
      O => \q3_reg_i_15__0_n_0\
    );
q3_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0EEEE00000000"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => \^x_assign_76_reg_23824_reg[3]\,
      I3 => q3_reg_i_214_n_0,
      I4 => Q(13),
      I5 => q3_reg_17,
      O => q3_reg_i_160_n_0
    );
q3_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4114144114414114"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => q3_reg_i_215_n_0,
      I2 => \q3_reg_i_58__0_0\(3),
      I3 => or_ln127_26_reg_23021(2),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I5 => \^x_assign_16_reg_22892_reg[3]\,
      O => q3_reg_i_161_n_0
    );
q3_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \q3_reg_i_79__0_0\(3),
      I1 => x_assign_201_reg_25665(3),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I3 => \xor_ln117_278_reg_25701_reg[7]\(3),
      I4 => \xor_ln117_276_reg_25691_reg[5]\(1),
      I5 => or_ln127_133_fu_21591_p3(1),
      O => q3_reg_i_162_n_0
    );
q3_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[2]_0\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(3),
      I2 => or_ln127_113_fu_17563_p3(2),
      I3 => \q3_reg_i_74__0_0\(1),
      I4 => x_assign_170_reg_24981(2),
      I5 => x_assign_168_reg_24959(3),
      O => q3_reg_i_163_n_0
    );
q3_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q3_reg_67,
      I1 => \^x_assign_141_reg_24745_reg[3]\,
      I2 => q3_reg_i_216_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^xor_ln117_141_reg_23982_reg[3]\,
      I5 => q3_reg_i_217_n_0,
      O => q3_reg_i_164_n_0
    );
q3_reg_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_319_reg_25513_reg[2]_0\,
      O => q3_reg_i_165_n_0
    );
q3_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => or_ln127_122_fu_18701_p3(1),
      I1 => or_ln127_121_fu_18695_p3(1),
      I2 => q3_reg_i_218_n_0,
      I3 => \xor_ln117_253_reg_25241_reg[7]\(2),
      I4 => \^trunc_ln127_270_reg_25089_reg[1]_0\,
      I5 => q1_reg_29,
      O => q3_reg_i_166_n_0
    );
q3_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => x_assign_144_reg_24583(2),
      I1 => x_assign_146_reg_24605(1),
      I2 => q3_reg_i_219_n_0,
      I3 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      I4 => \^xor_ln117_141_reg_23982_reg[2]\,
      I5 => \^ap_cs_fsm_reg[10]\,
      O => q3_reg_i_167_n_0
    );
q3_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[1]\,
      I1 => q3_reg_i_220_n_0,
      I2 => q1_reg_57,
      I3 => q3_reg_67,
      I4 => \^trunc_ln127_234_reg_24735_reg[1]\,
      I5 => q3_reg_i_221_n_0,
      O => q3_reg_i_168_n_0
    );
q3_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => \^trunc_ln127_290_reg_25277_reg[1]\,
      I1 => q3_reg_i_222_n_0,
      I2 => \reg_1825_reg[7]\,
      I3 => Q(14),
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter3,
      O => q3_reg_i_169_n_0
    );
\q3_reg_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q3_reg_i_91_n_0,
      I1 => q3_reg_i_92_n_0,
      I2 => q3_reg_i_93_n_0,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_94__0_n_0\,
      I5 => \q3_reg_i_95__0_n_0\,
      O => \q3_reg_i_16__0_n_0\
    );
q3_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => q3_reg_22,
      I1 => \^or_ln127_19_reg_23094_reg[2]\,
      I2 => q3_reg_i_223_n_0,
      I3 => \^trunc_ln127_70_reg_23266_reg[1]\,
      I4 => q3_reg_i_224_n_0,
      I5 => q3_reg_23,
      O => q3_reg_i_170_n_0
    );
q3_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1441411441141441"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => or_ln127_26_reg_23021(1),
      I2 => \q3_reg_i_58__0_0\(2),
      I3 => q3_reg_i_225_n_0,
      I4 => \xor_ln117_189_reg_24494_reg[7]\(2),
      I5 => \^x_assign_21_reg_22846_reg[2]\,
      O => q3_reg_i_171_n_0
    );
q3_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => q1_reg_i_138_0(1),
      I1 => x_assign_74_reg_23534(2),
      I2 => q3_reg_i_226_n_0,
      I3 => \xor_ln117_253_reg_25241_reg[7]\(2),
      I4 => q3_reg_i_84_0,
      I5 => q3_reg_i_84_1,
      O => q3_reg_i_172_n_0
    );
q3_reg_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^x_assign_76_reg_23824_reg[2]\,
      I1 => q3_reg_i_227_n_0,
      I2 => \^ap_cs_fsm_reg[13]\,
      I3 => q3_reg_20,
      I4 => \^x_assign_64_reg_23636_reg[2]\,
      I5 => q3_reg_i_228_n_0,
      O => q3_reg_i_173_n_0
    );
q3_reg_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_117_reg_24354_reg[2]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]_0\(2),
      I2 => x_assign_132_reg_24425(1),
      I3 => x_assign_134_reg_24436(2),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(2),
      I5 => or_ln127_90_reg_24452(1),
      O => q3_reg_i_174_n_0
    );
q3_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8AAA8AAAAAAA"
    )
        port map (
      I0 => q3_reg_21,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => q3_reg_i_86_0,
      I5 => q3_reg_i_229_n_0,
      O => q3_reg_i_175_n_0
    );
q3_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(1),
      I1 => \xor_ln117_125_reg_23794_reg[3]\(0),
      I2 => q3_reg_i_230_n_0,
      I3 => \xor_ln117_253_reg_25241_reg[7]\(1),
      I4 => \^xor_ln117_62_reg_23063_reg[1]\,
      I5 => q3_reg_20,
      O => q3_reg_i_176_n_0
    );
q3_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_105_fu_16431_p3(0),
      I1 => or_ln127_106_fu_16437_p3(0),
      I2 => x_assign_158_reg_24793(1),
      I3 => x_assign_156_reg_24771(0),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(1),
      I5 => \^xor_ln117_157_reg_24171_reg[1]\,
      O => q3_reg_i_177_n_0
    );
q3_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^xor_ln117_173_reg_24315_reg[1]\,
      I1 => q3_reg_i_231_n_0,
      I2 => q1_reg_57,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^xor_ln117_141_reg_23982_reg[1]\,
      I5 => q3_reg_i_232_n_0,
      O => q3_reg_i_178_n_0
    );
q3_reg_i_179: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_222_reg_24870_reg[1]\,
      O => q3_reg_i_179_n_0
    );
q3_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_81_reg_23862_reg[0]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(0),
      I2 => or_ln127_66_fu_10768_p3(1),
      I3 => x_assign_98_reg_23910(0),
      I4 => or_ln127_66_fu_10768_p3(0),
      I5 => x_assign_99_reg_23926(0),
      O => q3_reg_i_180_n_0
    );
q3_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00CE00CE00FE00"
    )
        port map (
      I0 => Q(9),
      I1 => Q(13),
      I2 => Q(11),
      I3 => q3_reg_17,
      I4 => \^xor_ln117_62_reg_23063_reg[0]\,
      I5 => q3_reg_i_233_n_0,
      O => q3_reg_i_181_n_0
    );
q3_reg_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(0),
      I1 => or_ln127_34_fu_6240_p3(1),
      I2 => q3_reg_i_234_n_0,
      I3 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I4 => \^xor_ln117_14_reg_22679_reg[0]\,
      I5 => q3_reg_22,
      O => q3_reg_i_182_n_0
    );
q3_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_30_reg_22813_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I2 => or_ln127_42_fu_7372_p3(0),
      I3 => x_assign_63_reg_23362(0),
      I4 => or_ln127_42_fu_7372_p3(1),
      I5 => x_assign_62_reg_23346(0),
      O => q3_reg_i_183_n_0
    );
q3_reg_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF1414141414FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_141_reg_23982_reg[0]\,
      I2 => q3_reg_i_235_n_0,
      I3 => q3_reg_67,
      I4 => \^x_assign_141_reg_24745_reg[0]\,
      I5 => q3_reg_i_236_n_0,
      O => q3_reg_i_184_n_0
    );
q3_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_205_reg_24677_reg[0]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(0),
      I2 => x_assign_192_reg_25340(7),
      I3 => x_assign_195_reg_25378(0),
      I4 => x_assign_192_reg_25340(0),
      I5 => or_ln127_128_fu_19821_p3(0),
      O => q3_reg_i_185_n_0
    );
q3_reg_i_186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_222_reg_24870_reg[0]\,
      O => q3_reg_i_186_n_0
    );
q3_reg_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(7),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(7),
      O => q3_reg_i_187_n_0
    );
q3_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300200000002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(6),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(6),
      O => q3_reg_i_188_n_0
    );
q3_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(5),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(5),
      O => q3_reg_i_189_n_0
    );
\q3_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFD8D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_50,
      I2 => q3_reg_i_96_n_0,
      I3 => q3_reg_51,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => \q3_reg_i_18__0_n_0\
    );
q3_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => \reg_1825_reg[7]\,
      I2 => q3_reg_26(7),
      I3 => q3_reg_27,
      O => q3_reg_i_19_n_0
    );
q3_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020033000200"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(4),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(4),
      O => q3_reg_i_190_n_0
    );
q3_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200033002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(3),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(3),
      O => q3_reg_i_191_n_0
    );
q3_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200033002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(2),
      O => q3_reg_i_192_n_0
    );
q3_reg_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200033002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(1),
      O => q3_reg_i_193_n_0
    );
q3_reg_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300200000002000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => \xor_ln117_235_reg_25043_reg[7]\(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => Q(4),
      I5 => q3_reg_i_96_0(0),
      O => q3_reg_i_194_n_0
    );
q3_reg_i_195: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(7),
      I1 => or_ln127_50_fu_8504_p3(0),
      I2 => or_ln127_50_fu_8504_p3(7),
      I3 => or_ln127_49_fu_8498_p3(6),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(7),
      O => q3_reg_i_195_n_0
    );
q3_reg_i_196: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_42_fu_7372_p3(7),
      I1 => or_ln127_41_fu_7366_p3(6),
      O => q3_reg_i_196_n_0
    );
q3_reg_i_197: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_146_reg_24605(3),
      I1 => x_assign_144_reg_24583(7),
      I2 => or_ln127_97_fu_15299_p3(6),
      I3 => x_assign_144_reg_24583(6),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      O => q3_reg_i_197_n_0
    );
q3_reg_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_156_reg_24771(3),
      I1 => x_assign_158_reg_24793(6),
      I2 => or_ln127_106_fu_16437_p3(6),
      I3 => or_ln127_105_fu_16431_p3(6),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(7),
      O => q3_reg_i_198_n_0
    );
q3_reg_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(5),
      I1 => or_ln127_66_fu_10768_p3(6),
      I2 => x_assign_98_reg_23910(6),
      I3 => or_ln127_66_fu_10768_p3(7),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(6),
      O => q3_reg_i_199_n_0
    );
\q3_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q3_reg_40,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => \q3_reg_i_18__0_n_0\,
      I3 => q3_reg_i_19_n_0,
      I4 => q3_reg_i_20_n_0,
      I5 => q3_reg_i_21_n_0,
      O => \q3_reg_i_1__0_n_0\
    );
q3_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => q3_reg_i_97_n_0,
      I1 => q3_reg_i_98_n_0,
      I2 => q3_reg_i_99_n_0,
      I3 => q3_reg_42,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_20_n_0
    );
q3_reg_i_200: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_26_reg_23021(5),
      I1 => \q3_reg_i_58__0_0\(6),
      I2 => or_ln127_26_reg_23021(6),
      I3 => x_assign_38_reg_23005(6),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(6),
      O => q3_reg_i_200_n_0
    );
q3_reg_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(3),
      I1 => or_ln127_106_fu_16437_p3(6),
      I2 => or_ln127_106_fu_16437_p3(5),
      I3 => or_ln127_105_fu_16431_p3(5),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(6),
      O => q3_reg_i_201_n_0
    );
q3_reg_i_202: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(6),
      I1 => x_assign_168_reg_24959(6),
      I2 => x_assign_168_reg_24959(5),
      I3 => or_ln127_113_fu_17563_p3(5),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(6),
      O => q3_reg_i_202_n_0
    );
q3_reg_i_203: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(4),
      I1 => or_ln127_66_fu_10768_p3(5),
      I2 => x_assign_98_reg_23910(5),
      I3 => or_ln127_66_fu_10768_p3(6),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(5),
      O => q3_reg_i_203_n_0
    );
q3_reg_i_204: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(5),
      I1 => or_ln127_58_fu_9636_p3(6),
      I2 => or_ln127_58_fu_9636_p3(5),
      I3 => or_ln127_57_fu_9630_p3(4),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(5),
      O => q3_reg_i_204_n_0
    );
q3_reg_i_205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_50_fu_8504_p3(5),
      I1 => or_ln127_49_fu_8498_p3(4),
      O => q3_reg_i_205_n_0
    );
q3_reg_i_206: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(5),
      I1 => or_ln127_34_fu_6240_p3(6),
      I2 => or_ln127_34_fu_6240_p3(5),
      I3 => or_ln127_33_fu_6234_p3(4),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      O => q3_reg_i_206_n_0
    );
q3_reg_i_207: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q3_reg_i_58__0_0\(5),
      I1 => or_ln127_26_reg_23021(4),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I3 => x_assign_38_reg_23005(5),
      I4 => or_ln127_26_reg_23021(5),
      O => q3_reg_i_207_n_0
    );
q3_reg_i_208: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_42_fu_7372_p3(5),
      I1 => or_ln127_41_fu_7366_p3(4),
      O => q3_reg_i_208_n_0
    );
q3_reg_i_209: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_97_fu_15299_p3(4),
      I1 => x_assign_144_reg_24583(4),
      O => q3_reg_i_209_n_0
    );
\q3_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q3_reg_68(7),
      I1 => q3_reg_69(7),
      I2 => x_assign_163_reg_25105(4),
      I3 => x_assign_162_reg_25099(4),
      I4 => or_ln127_108_fu_18513_p3(6),
      I5 => or_ln127_107_fu_18507_p3(4),
      O => \^xor_ln117_187_reg_24489_reg[7]\
    );
q3_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \reg_1825_reg[7]\,
      I1 => Q(0),
      I2 => q3_reg_41,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q3_reg_i_21_n_0
    );
q3_reg_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      I1 => or_ln127_42_fu_7372_p3(5),
      I2 => x_assign_62_reg_23346(4),
      I3 => or_ln127_41_fu_7366_p3(3),
      I4 => or_ln127_42_fu_7372_p3(4),
      O => q3_reg_i_210_n_0
    );
q3_reg_i_211: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_57_fu_9630_p3(3),
      I1 => or_ln127_58_fu_9636_p3(4),
      O => q3_reg_i_211_n_0
    );
q3_reg_i_212: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_253_reg_25241_reg[7]\(4),
      I1 => or_ln127_106_fu_16437_p3(3),
      I2 => or_ln127_105_fu_16431_p3(3),
      I3 => or_ln127_106_fu_16437_p3(4),
      I4 => x_assign_158_reg_24793(4),
      O => q3_reg_i_212_n_0
    );
q3_reg_i_213: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      I1 => x_assign_144_reg_24583(4),
      I2 => or_ln127_96_fu_15293_p3(4),
      I3 => or_ln127_97_fu_15299_p3(3),
      I4 => q3_reg_i_157_0(2),
      O => q3_reg_i_213_n_0
    );
q3_reg_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(3),
      I1 => or_ln127_65_fu_10762_p3(2),
      I2 => \xor_ln117_139_reg_23972_reg[3]\(2),
      I3 => x_assign_98_reg_23910(3),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(3),
      O => q3_reg_i_214_n_0
    );
q3_reg_i_215: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_38_reg_23005(3),
      I1 => x_assign_36_reg_22994(2),
      O => q3_reg_i_215_n_0
    );
q3_reg_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_158_reg_24793(3),
      I1 => x_assign_156_reg_24771(2),
      I2 => or_ln127_106_fu_16437_p3(2),
      I3 => or_ln127_105_fu_16431_p3(2),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(3),
      O => q3_reg_i_216_n_0
    );
q3_reg_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(3),
      I1 => x_assign_146_reg_24605(2),
      I2 => or_ln127_97_fu_15299_p3(2),
      I3 => q3_reg_i_157_0(1),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      O => q3_reg_i_217_n_0
    );
q3_reg_i_218: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_182_reg_25169(2),
      I1 => x_assign_180_reg_25147(1),
      O => q3_reg_i_218_n_0
    );
q3_reg_i_219: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_97_fu_15299_p3(1),
      I1 => q3_reg_i_157_0(0),
      O => q3_reg_i_219_n_0
    );
q3_reg_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_168_reg_24959(2),
      I1 => x_assign_170_reg_24981(1),
      I2 => \q3_reg_i_74__0_0\(0),
      I3 => or_ln127_113_fu_17563_p3(1),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(2),
      O => q3_reg_i_220_n_0
    );
q3_reg_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_105_fu_16431_p3(1),
      I1 => or_ln127_106_fu_16437_p3(1),
      I2 => x_assign_156_reg_24771(1),
      I3 => x_assign_158_reg_24793(2),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(2),
      O => q3_reg_i_221_n_0
    );
q3_reg_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_192_reg_25340(2),
      I1 => x_assign_194_reg_25362(1),
      I2 => or_ln127_129_fu_19827_p3(1),
      I3 => \xor_ln117_269_reg_25429_reg[4]\(0),
      I4 => \xor_ln117_269_reg_25429_reg[7]\(2),
      O => q3_reg_i_222_n_0
    );
q3_reg_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(2),
      I1 => \xor_ln117_77_reg_23230_reg[3]\(1),
      I2 => or_ln127_34_fu_6240_p3(2),
      I3 => or_ln127_33_fu_6234_p3(1),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      O => q3_reg_i_223_n_0
    );
q3_reg_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[3]\(1),
      I1 => x_assign_62_reg_23346(2),
      I2 => or_ln127_41_fu_7366_p3(1),
      I3 => or_ln127_42_fu_7372_p3(2),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      O => q3_reg_i_224_n_0
    );
q3_reg_i_225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_38_reg_23005(2),
      I1 => x_assign_36_reg_22994(1),
      O => q3_reg_i_225_n_0
    );
q3_reg_i_226: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(1),
      I1 => or_ln127_50_fu_8504_p3(2),
      O => q3_reg_i_226_n_0
    );
q3_reg_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(2),
      I1 => or_ln127_65_fu_10762_p3(1),
      I2 => \xor_ln117_139_reg_23972_reg[3]\(1),
      I3 => x_assign_98_reg_23910(2),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(2),
      O => q3_reg_i_227_n_0
    );
q3_reg_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(2),
      I1 => \xor_ln117_125_reg_23794_reg[3]\(1),
      I2 => or_ln127_57_fu_9630_p3(1),
      I3 => or_ln127_58_fu_9636_p3(2),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(2),
      O => q3_reg_i_228_n_0
    );
q3_reg_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(1),
      I1 => \xor_ln117_77_reg_23230_reg[3]\(0),
      I2 => or_ln127_34_fu_6240_p3(1),
      I3 => or_ln127_33_fu_6234_p3(0),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => q3_reg_i_229_n_0
    );
q3_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_52,
      I2 => q3_reg_i_100_n_0,
      I3 => q1_reg_29,
      I4 => q3_reg_53,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q3_reg_i_23_n_0
    );
q3_reg_i_230: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_58_fu_9636_p3(1),
      I1 => or_ln127_57_fu_9630_p3(0),
      O => q3_reg_i_230_n_0
    );
q3_reg_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_168_reg_24959(1),
      I1 => x_assign_170_reg_24981(0),
      I2 => x_assign_168_reg_24959(0),
      I3 => or_ln127_113_fu_17563_p3(0),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(1),
      O => q3_reg_i_231_n_0
    );
q3_reg_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(1),
      I1 => x_assign_146_reg_24605(0),
      I2 => or_ln127_97_fu_15299_p3(0),
      I3 => x_assign_144_reg_24583(0),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => q3_reg_i_232_n_0
    );
q3_reg_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(0),
      I1 => or_ln127_58_fu_9636_p3(1),
      I2 => x_assign_87_reg_23738(0),
      I3 => or_ln127_58_fu_9636_p3(0),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(0),
      O => q3_reg_i_233_n_0
    );
q3_reg_i_234: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_51_reg_23174(0),
      I1 => or_ln127_34_fu_6240_p3(0),
      O => q3_reg_i_234_n_0
    );
q3_reg_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(0),
      I1 => x_assign_144_reg_24583(0),
      I2 => x_assign_147_reg_24621(0),
      I3 => x_assign_144_reg_24583(7),
      I4 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      O => q3_reg_i_235_n_0
    );
q3_reg_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_158_reg_24793(0),
      I1 => or_ln127_106_fu_16437_p3(0),
      I2 => x_assign_156_reg_24771(3),
      I3 => x_assign_159_reg_24809(0),
      I4 => \xor_ln117_253_reg_25241_reg[7]\(0),
      O => q3_reg_i_236_n_0
    );
q3_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q3_reg_26(6),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q3_reg_27,
      O => q3_reg_i_24_n_0
    );
\q3_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_110_fu_18525_p3(0),
      I1 => or_ln127_108_fu_18513_p3(0),
      I2 => q3_reg_69(6),
      I3 => q3_reg_68(6),
      I4 => or_ln127_108_fu_18513_p3(5),
      I5 => x_assign_160_reg_25083(4),
      O => \^tmp_559_reg_25142_reg[0]\
    );
q3_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => \q3_reg_i_101__0_n_0\,
      I1 => q3_reg_i_102_n_0,
      I2 => q3_reg_i_103_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q3_reg_43,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_25_n_0
    );
q3_reg_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => q3_reg_39,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q3_reg_i_26_n_0
    );
\q3_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_175_reg_25293(3),
      I1 => x_assign_174_reg_25287(4),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(6),
      I3 => q3_reg_70(4),
      I4 => or_ln127_115_fu_19639_p3(6),
      I5 => or_ln127_116_fu_19645_p3(4),
      O => \^x_assign_175_reg_25293_reg[6]\
    );
q3_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7474"
    )
        port map (
      I0 => q3_reg_54,
      I1 => q1_reg_57,
      I2 => q3_reg_i_104_n_0,
      I3 => q3_reg_55,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q3_reg_i_28_n_0
    );
\q3_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q3_reg_68(5),
      I1 => q3_reg_69(5),
      I2 => or_ln127_108_fu_18513_p3(6),
      I3 => or_ln127_110_fu_18525_p3(2),
      I4 => or_ln127_108_fu_18513_p3(4),
      I5 => or_ln127_107_fu_18507_p3(3),
      O => \^xor_ln117_187_reg_24489_reg[5]\
    );
q3_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => q3_reg_26(5),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q3_reg_27,
      O => q3_reg_i_29_n_0
    );
\q3_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q3_reg_38,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q3_reg_i_23_n_0,
      I3 => q3_reg_i_24_n_0,
      I4 => q3_reg_i_25_n_0,
      I5 => q3_reg_i_26_n_0,
      O => \q3_reg_i_2__0_n_0\
    );
q3_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q3_reg_36,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q3_reg_i_28_n_0,
      I3 => q3_reg_i_29_n_0,
      I4 => \q3_reg_i_30__0_n_0\,
      I5 => q3_reg_i_31_n_0,
      O => q3_reg_i_3_n_0
    );
\q3_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => \q3_reg_i_105__0_n_0\,
      I1 => \q3_reg_i_106__0_n_0\,
      I2 => \q3_reg_i_107__0_n_0\,
      I3 => q3_reg_44,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => \q3_reg_i_30__0_n_0\
    );
q3_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => q3_reg_37,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q3_reg_i_31_n_0
    );
q3_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_110_fu_18525_p3(1),
      I1 => or_ln127_108_fu_18513_p3(5),
      I2 => q3_reg_69(4),
      I3 => q3_reg_68(4),
      I4 => or_ln127_108_fu_18513_p3(3),
      I5 => or_ln127_107_fu_18507_p3(2),
      O => \^trunc_ln127_279_reg_25137_reg[5]\
    );
\q3_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_56,
      I2 => q3_reg_i_108_n_0,
      I3 => q1_reg_29,
      I4 => q3_reg_57,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => \q3_reg_i_33__0_n_0\
    );
q3_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => q3_reg_26(4),
      I3 => q3_reg_27,
      O => q3_reg_i_34_n_0
    );
q3_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => q3_reg_i_109_n_0,
      I1 => q3_reg_i_110_n_0,
      I2 => q3_reg_i_111_n_0,
      I3 => q3_reg_45,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_35_n_0
    );
\q3_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_70(3),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(4),
      I2 => x_assign_174_reg_25287(3),
      I3 => or_ln127_116_fu_19645_p3(4),
      I4 => or_ln127_116_fu_19645_p3(2),
      I5 => or_ln127_115_fu_19639_p3(4),
      O => \^xor_ln117_203_reg_24667_reg[4]\
    );
q3_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q3_reg_35,
      O => q3_reg_i_36_n_0
    );
\q3_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_107_fu_18507_p3(1),
      I1 => or_ln127_108_fu_18513_p3(2),
      I2 => q3_reg_69(3),
      I3 => q3_reg_68(3),
      I4 => x_assign_162_reg_25099(3),
      I5 => x_assign_163_reg_25105(3),
      O => \^trunc_ln127_270_reg_25089_reg[2]_0\
    );
\q3_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7474"
    )
        port map (
      I0 => q3_reg_58,
      I1 => q1_reg_57,
      I2 => q3_reg_i_112_n_0,
      I3 => q3_reg_59,
      I4 => q1_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => \q3_reg_i_38__0_n_0\
    );
q3_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => q3_reg_26(3),
      I3 => q3_reg_27,
      O => q3_reg_i_39_n_0
    );
\q3_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_175_reg_25293(2),
      I1 => x_assign_174_reg_25287(2),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(3),
      I3 => q3_reg_70(2),
      I4 => or_ln127_116_fu_19645_p3(1),
      I5 => or_ln127_115_fu_19639_p3(3),
      O => \^x_assign_175_reg_25293_reg[3]\
    );
q3_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF2F2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_34,
      I2 => \q3_reg_i_33__0_n_0\,
      I3 => q3_reg_i_34_n_0,
      I4 => q3_reg_i_35_n_0,
      I5 => q3_reg_i_36_n_0,
      O => q3_reg_i_4_n_0
    );
q3_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q3_reg_i_113_n_0,
      I1 => q3_reg_i_114_n_0,
      I2 => q3_reg_i_115_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q3_reg_46,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_40_n_0
    );
\q3_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_107_fu_18507_p3(0),
      I1 => or_ln127_108_fu_18513_p3(1),
      I2 => q3_reg_69(2),
      I3 => q3_reg_68(2),
      I4 => x_assign_162_reg_25099(2),
      I5 => x_assign_163_reg_25105(2),
      O => \^trunc_ln127_270_reg_25089_reg[1]\
    );
q3_reg_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q3_reg_33,
      O => q3_reg_i_41_n_0
    );
\q3_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_115_fu_19639_p3(2),
      I1 => or_ln127_116_fu_19645_p3(0),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(2),
      I3 => q3_reg_70(1),
      I4 => x_assign_174_reg_25287(1),
      I5 => x_assign_175_reg_25293(1),
      O => \^trunc_ln127_290_reg_25277_reg[1]_0\
    );
\q3_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_60,
      I2 => q3_reg_i_116_n_0,
      I3 => q1_reg_29,
      I4 => q3_reg_61,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => \q3_reg_i_43__0_n_0\
    );
q3_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => q3_reg_26(2),
      I3 => q3_reg_27,
      O => q3_reg_i_44_n_0
    );
\q3_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_162_reg_25099(1),
      I1 => x_assign_163_reg_25105(1),
      I2 => x_assign_160_reg_25083(6),
      I3 => x_assign_163_reg_25105(4),
      I4 => q3_reg_68(1),
      I5 => q3_reg_69(1),
      O => \^x_assign_162_reg_25099_reg[1]\
    );
q3_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0E000E"
    )
        port map (
      I0 => q3_reg_i_117_n_0,
      I1 => q3_reg_i_118_n_0,
      I2 => q3_reg_i_119_n_0,
      I3 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I4 => q3_reg_47,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_45_n_0
    );
q3_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => q3_reg_31,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q3_reg_i_46_n_0
    );
\q3_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_174_reg_25287(0),
      I1 => x_assign_175_reg_25293(0),
      I2 => or_ln127_115_fu_19639_p3(1),
      I3 => x_assign_175_reg_25293(4),
      I4 => q3_reg_70(0),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(1),
      O => \^x_assign_174_reg_25287_reg[1]\
    );
q3_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_62,
      I2 => q3_reg_i_120_n_0,
      I3 => q1_reg_29,
      I4 => q3_reg_63,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q3_reg_i_48_n_0
    );
\q3_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_162_reg_25099(0),
      I1 => x_assign_163_reg_25105(0),
      I2 => x_assign_160_reg_25083(5),
      I3 => or_ln127_108_fu_18513_p3(0),
      I4 => q3_reg_68(0),
      I5 => q3_reg_69(0),
      O => \^x_assign_162_reg_25099_reg[0]\
    );
q3_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => q3_reg_26(1),
      I3 => q3_reg_27,
      O => q3_reg_i_49_n_0
    );
q3_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF2F2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_32,
      I2 => \q3_reg_i_38__0_n_0\,
      I3 => q3_reg_i_39_n_0,
      I4 => q3_reg_i_40_n_0,
      I5 => q3_reg_i_41_n_0,
      O => q3_reg_i_5_n_0
    );
q3_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => q3_reg_i_121_n_0,
      I1 => q3_reg_i_122_n_0,
      I2 => q3_reg_i_123_n_0,
      I3 => q3_reg_48,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_50_n_0
    );
q3_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => Q(13),
      I3 => q3_reg_17,
      I4 => q3_reg_29,
      O => q3_reg_i_51_n_0
    );
\q3_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD800D8"
    )
        port map (
      I0 => q1_reg_57,
      I1 => q3_reg_64,
      I2 => q3_reg_i_124_n_0,
      I3 => q1_reg_29,
      I4 => q3_reg_65,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => \q3_reg_i_53__0_n_0\
    );
q3_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => q3_reg_26(0),
      I3 => q3_reg_27,
      O => q3_reg_i_54_n_0
    );
\q3_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0E0E"
    )
        port map (
      I0 => q3_reg_i_125_n_0,
      I1 => q3_reg_i_126_n_0,
      I2 => q3_reg_i_127_n_0,
      I3 => q3_reg_49,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => \q3_reg_i_55__0_n_0\
    );
q3_reg_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => Q(0),
      I2 => q3_reg_25,
      I3 => Q(13),
      I4 => q3_reg_17,
      O => q3_reg_i_56_n_0
    );
\q3_reg_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_20,
      I2 => q3_reg_i_128_n_0,
      I3 => q3_reg_i_129_n_0,
      I4 => \^ap_cs_fsm_reg[13]\,
      I5 => q3_reg_i_130_n_0,
      O => \q3_reg_i_57__0_n_0\
    );
\q3_reg_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D000D00000"
    )
        port map (
      I0 => \^reg_1877_reg[7]\(2),
      I1 => q3_reg_22,
      I2 => q3_reg_21,
      I3 => q3_reg_i_131_n_0,
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => q3_reg_i_132_n_0,
      O => \q3_reg_i_58__0_n_0\
    );
\q3_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF808F808"
    )
        port map (
      I0 => q1_reg_19,
      I1 => \^xor_ln117_94_reg_23423_reg[7]\,
      I2 => q3_reg_18,
      I3 => \xor_ln117_172_reg_24309[7]_i_2_n_0\,
      I4 => \^reg_1846_reg[7]\(4),
      I5 => q1_reg_18,
      O => \q3_reg_i_59__0_n_0\
    );
q3_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF2F2"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_30,
      I2 => \q3_reg_i_43__0_n_0\,
      I3 => q3_reg_i_44_n_0,
      I4 => q3_reg_i_45_n_0,
      I5 => q3_reg_i_46_n_0,
      O => q3_reg_i_6_n_0
    );
\q3_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^trunc_ln127_337_reg_25671_reg[6]\(6),
      I2 => q1_reg_57,
      I3 => \^reg_1901_reg[7]\(1),
      I4 => q3_reg_i_133_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_60__0_n_0\
    );
\q3_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454055555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^z_130_reg_25335_reg[7]\(5),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => \^reg_1901_reg[7]_0\(5),
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_134_n_0,
      O => \q3_reg_i_61__0_n_0\
    );
q3_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_20,
      I2 => \^reg_1901_reg[6]\(1),
      I3 => \^reg_1901_reg[6]_0\(2),
      I4 => \^ap_cs_fsm_reg[13]_0\,
      I5 => q3_reg_i_135_n_0,
      O => q3_reg_i_62_n_0
    );
q3_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0D000D0"
    )
        port map (
      I0 => q3_reg_23,
      I1 => \^reg_1877_reg[6]\(2),
      I2 => q3_reg_21,
      I3 => \^reg_1877_reg[7]\(1),
      I4 => q3_reg_22,
      I5 => q3_reg_i_136_n_0,
      O => q3_reg_i_63_n_0
    );
q3_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF202F202"
    )
        port map (
      I0 => q1_reg_19,
      I1 => \^xor_ln117_94_reg_23423_reg[6]\,
      I2 => q3_reg_18,
      I3 => \xor_ln117_172_reg_24309[6]_i_2_n_0\,
      I4 => \^reg_1846_reg[7]\(3),
      I5 => q1_reg_18,
      O => q3_reg_i_64_n_0
    );
\q3_reg_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888F88888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^trunc_ln127_337_reg_25671_reg[6]\(5),
      I2 => \^ap_cs_fsm_reg[10]\,
      I3 => q3_reg_i_137_n_0,
      I4 => q3_reg_i_138_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_65__0_n_0\
    );
\q3_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454055555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^z_130_reg_25335_reg[7]\(4),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => \^reg_1901_reg[7]_0\(4),
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_139_n_0,
      O => \q3_reg_i_66__0_n_0\
    );
q3_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF40FF"
    )
        port map (
      I0 => q3_reg_i_140_n_0,
      I1 => Q(4),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => q1_reg_17,
      I4 => q3_reg_i_141_n_0,
      O => q3_reg_i_67_n_0
    );
q3_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBAAFBFFFB"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_i_142_n_0,
      I2 => q3_reg_i_143_n_0,
      I3 => q3_reg_21,
      I4 => q3_reg_i_144_n_0,
      I5 => q3_reg_i_145_n_0,
      O => q3_reg_i_68_n_0
    );
\q3_reg_i_69__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA20AAAA"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => q3_reg_i_146_n_0,
      I2 => q1_reg_57,
      I3 => q3_reg_i_147_n_0,
      I4 => q3_reg_i_148_n_0,
      I5 => q3_reg_67,
      O => \q3_reg_i_69__0_n_0\
    );
q3_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q3_reg_28,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q3_reg_i_48_n_0,
      I3 => q3_reg_i_49_n_0,
      I4 => q3_reg_i_50_n_0,
      I5 => q3_reg_i_51_n_0,
      O => q3_reg_i_7_n_0
    );
q3_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111DDDDDDD1DDD"
    )
        port map (
      I0 => \^trunc_ln127_310_reg_25465_reg[6]\,
      I1 => q1_reg_73,
      I2 => q1_reg_29,
      I3 => q3_reg_i_149_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I5 => \^z_130_reg_25335_reg[7]\(3),
      O => q3_reg_i_70_n_0
    );
q3_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_22,
      I2 => q3_reg_i_150_n_0,
      I3 => \^or_ln127_26_reg_23021_reg[4]\(2),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => q3_reg_i_151_n_0,
      O => q3_reg_i_71_n_0
    );
q3_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0CCC0CC808C000"
    )
        port map (
      I0 => q3_reg_i_152_n_0,
      I1 => q3_reg_i_153_n_0,
      I2 => \^ap_cs_fsm_reg[13]\,
      I3 => q3_reg_i_154_n_0,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I5 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      O => q3_reg_i_72_n_0
    );
q3_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => q3_reg_i_155_n_0,
      I1 => q1_reg_18,
      I2 => \xor_ln117_172_reg_24309[4]_i_2_n_0\,
      I3 => q3_reg_18,
      I4 => q1_reg_19,
      I5 => \^x_assign_88_reg_24012_reg[4]\,
      O => q3_reg_i_73_n_0
    );
\q3_reg_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^trunc_ln127_337_reg_25671_reg[6]\(3),
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => q1_reg_57,
      I3 => q3_reg_i_156_n_0,
      I4 => q3_reg_i_157_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_74__0_n_0\
    );
\q3_reg_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1901_reg[7]_0\(3),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => \^z_130_reg_25335_reg[7]\(2),
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_158_n_0,
      O => \q3_reg_i_75__0_n_0\
    );
q3_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888BBBBBBB8BBB"
    )
        port map (
      I0 => \^reg_1846_reg[7]\(2),
      I1 => q1_reg_18,
      I2 => q1_reg_19,
      I3 => \^x_assign_88_reg_24012_reg[3]\,
      I4 => q3_reg_18,
      I5 => \xor_ln117_172_reg_24309[3]_i_2_n_0\,
      O => q3_reg_i_76_n_0
    );
q3_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_20,
      I2 => \^reg_1901_reg[6]\(0),
      I3 => q3_reg_i_159_n_0,
      I4 => \^ap_cs_fsm_reg[13]_0\,
      I5 => q3_reg_i_160_n_0,
      O => q3_reg_i_77_n_0
    );
q3_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D0000000D0"
    )
        port map (
      I0 => q3_reg_23,
      I1 => \^reg_1877_reg[6]\(1),
      I2 => q3_reg_21,
      I3 => q3_reg_i_161_n_0,
      I4 => \^reg_1877_reg[7]\(0),
      I5 => q3_reg_22,
      O => q3_reg_i_78_n_0
    );
\q3_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => q3_reg_i_162_n_0,
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => q1_reg_57,
      I3 => q3_reg_i_163_n_0,
      I4 => q3_reg_i_164_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_79__0_n_0\
    );
q3_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8FFF8FFF8F8"
    )
        port map (
      I0 => q3_reg_24,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => \q3_reg_i_53__0_n_0\,
      I3 => q3_reg_i_54_n_0,
      I4 => \q3_reg_i_55__0_n_0\,
      I5 => q3_reg_i_56_n_0,
      O => q3_reg_i_8_n_0
    );
\q3_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1901_reg[7]_0\(2),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => \^z_130_reg_25335_reg[7]\(1),
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_165_n_0,
      O => \q3_reg_i_80__0_n_0\
    );
\q3_reg_i_81__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_189_reg_25497_reg[2]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => \q3_reg_i_81__0_n_0\
    );
q3_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F755"
    )
        port map (
      I0 => q3_reg_i_166_n_0,
      I1 => q3_reg_i_167_n_0,
      I2 => q3_reg_i_168_n_0,
      I3 => q3_reg_66,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I5 => q3_reg_i_169_n_0,
      O => q3_reg_i_82_n_0
    );
\q3_reg_i_83__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_337_reg_25671_reg[6]\(2),
      O => \q3_reg_i_83__0_n_0\
    );
q3_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEFFEEF0"
    )
        port map (
      I0 => q3_reg_i_170_n_0,
      I1 => q3_reg_i_171_n_0,
      I2 => q3_reg_i_172_n_0,
      I3 => q3_reg_21,
      I4 => q3_reg_i_173_n_0,
      I5 => q3_reg_19,
      O => q3_reg_i_84_n_0
    );
q3_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB8BBBBBBB8B"
    )
        port map (
      I0 => q3_reg_i_174_n_0,
      I1 => q1_reg_18,
      I2 => q1_reg_19,
      I3 => \^x_assign_93_reg_24050_reg[2]\,
      I4 => q3_reg_18,
      I5 => \^trunc_ln127_177_reg_24232_reg[1]\,
      O => q3_reg_i_85_n_0
    );
q3_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAAAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => \^reg_1877_reg[6]\(0),
      I2 => q3_reg_23,
      I3 => \^or_ln127_26_reg_23021_reg[4]\(1),
      I4 => \^ap_cs_fsm_reg[5]\,
      I5 => q3_reg_i_175_n_0,
      O => q3_reg_i_86_n_0
    );
q3_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0CCC0CC808C000"
    )
        port map (
      I0 => \^reg_1901_reg[6]_0\(1),
      I1 => q3_reg_i_176_n_0,
      I2 => \^ap_cs_fsm_reg[13]\,
      I3 => \^x_assign_98_reg_23910_reg[1]\(0),
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0_0\,
      I5 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      O => q3_reg_i_87_n_0
    );
q3_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \^reg_1846_reg[7]\(1),
      I1 => q1_reg_18,
      I2 => \xor_ln117_172_reg_24309[1]_i_2_n_0\,
      I3 => q3_reg_18,
      I4 => q1_reg_19,
      I5 => \^xor_ln117_94_reg_23423_reg[1]\,
      O => q3_reg_i_88_n_0
    );
\q3_reg_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF888F88888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^trunc_ln127_337_reg_25671_reg[6]\(1),
      I2 => q3_reg_67,
      I3 => q3_reg_i_177_n_0,
      I4 => q3_reg_i_178_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_89__0_n_0\
    );
q3_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => \q3_reg_i_57__0_n_0\,
      I1 => \q3_reg_i_58__0_n_0\,
      I2 => \q3_reg_i_59__0_n_0\,
      I3 => q1_reg_17,
      I4 => \q3_reg_i_60__0_n_0\,
      I5 => \q3_reg_i_61__0_n_0\,
      O => q3_reg_i_9_n_0
    );
\q3_reg_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1901_reg[7]_0\(1),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => \^z_130_reg_25335_reg[7]\(0),
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_179_n_0,
      O => \q3_reg_i_90__0_n_0\
    );
q3_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFAAAAAAAAA"
    )
        port map (
      I0 => q3_reg_19,
      I1 => q3_reg_i_180_n_0,
      I2 => \^reg_1901_reg[6]_0\(0),
      I3 => \^ap_cs_fsm_reg[13]\,
      I4 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I5 => q3_reg_i_181_n_0,
      O => q3_reg_i_91_n_0
    );
q3_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E000E0000000E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => \^or_ln127_26_reg_23021_reg[4]\(0),
      I2 => q3_reg_21,
      I3 => q3_reg_i_182_n_0,
      I4 => q3_reg_23,
      I5 => q3_reg_i_183_n_0,
      O => q3_reg_i_92_n_0
    );
q3_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF202F202"
    )
        port map (
      I0 => q1_reg_19,
      I1 => \^x_assign_90_reg_24028_reg[6]\,
      I2 => q3_reg_18,
      I3 => \xor_ln117_172_reg_24309[0]_i_2_n_0\,
      I4 => \^reg_1846_reg[7]\(0),
      I5 => q1_reg_18,
      O => q3_reg_i_93_n_0
    );
\q3_reg_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^trunc_ln127_337_reg_25671_reg[6]\(0),
      I2 => q1_reg_57,
      I3 => \^reg_1901_reg[7]\(0),
      I4 => q3_reg_i_184_n_0,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => \q3_reg_i_94__0_n_0\
    );
\q3_reg_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^reg_1901_reg[7]_0\(0),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q3_reg_i_185_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_i_186_n_0,
      O => \q3_reg_i_95__0_n_0\
    );
q3_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF2F2F0F0F0F0"
    )
        port map (
      I0 => Q(6),
      I1 => \q3_reg_i_18__0_0\,
      I2 => q3_reg_i_187_n_0,
      I3 => \q3_reg_i_18__0_1\,
      I4 => Q(8),
      I5 => ap_enable_reg_pp0_iter2,
      O => q3_reg_i_96_n_0
    );
q3_reg_i_97: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^xor_ln117_11_reg_22653_reg[7]\,
      I1 => Q(7),
      I2 => q1_reg_47,
      I3 => Q(5),
      I4 => Q(9),
      O => q3_reg_i_97_n_0
    );
q3_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFCF0FCFFF"
    )
        port map (
      I0 => \^xor_ln117_45_reg_22914_reg[7]\,
      I1 => \^trunc_ln127_74_reg_23288_reg[0]\,
      I2 => q1_reg_47,
      I3 => Q(7),
      I4 => Q(5),
      I5 => Q(9),
      O => q3_reg_i_98_n_0
    );
q3_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4747"
    )
        port map (
      I0 => q3_reg_i_20_0(7),
      I1 => \^ap_cs_fsm_reg[1]_0\,
      I2 => q3_reg_i_20_1(7),
      I3 => q3_reg_i_20_2(7),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => q1_reg_i_261_n_0,
      O => q3_reg_i_99_n_0
    );
q4_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q4_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q4_reg_0\(7 downto 0),
      DOBDO(15 downto 0) => NLW_q4_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q4_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q4_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce4,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q4_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \reg_1825_reg[7]\,
      O => \^ap_cs_fsm_reg[2]\
    );
\reg_1825[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[0]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^doado\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\reg_1825[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(0),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(0),
      O => \reg_1825[0]_i_2_n_0\
    );
\reg_1825[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[1]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^q1_reg\(1),
      O => \ap_CS_fsm_reg[1]\(1)
    );
\reg_1825[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(1),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(1),
      O => \reg_1825[1]_i_2_n_0\
    );
\reg_1825[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^q1_reg\(2),
      O => \ap_CS_fsm_reg[1]\(2)
    );
\reg_1825[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(2),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(2),
      O => \reg_1825[2]_i_2_n_0\
    );
\reg_1825[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[3]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^q1_reg\(3),
      O => \ap_CS_fsm_reg[1]\(3)
    );
\reg_1825[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(3),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(3),
      O => \reg_1825[3]_i_2_n_0\
    );
\reg_1825[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[4]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^doado\(1),
      O => \ap_CS_fsm_reg[1]\(4)
    );
\reg_1825[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(4),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(4),
      O => \reg_1825[4]_i_2_n_0\
    );
\reg_1825[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[5]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^doado\(2),
      O => \ap_CS_fsm_reg[1]\(5)
    );
\reg_1825[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(5),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(5),
      O => \reg_1825[5]_i_2_n_0\
    );
\reg_1825[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[6]_i_2_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^doado\(3),
      O => \ap_CS_fsm_reg[1]\(6)
    );
\reg_1825[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(6),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(6),
      O => \reg_1825[6]_i_2_n_0\
    );
\reg_1825[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \reg_1825[7]_i_3_n_0\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1825_reg[7]\,
      I4 => Q(0),
      I5 => \^doado\(4),
      O => \ap_CS_fsm_reg[1]\(7)
    );
\reg_1825[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(7),
      I4 => \reg_1846_reg[7]_1\,
      I5 => \^q3_reg_0\(7),
      O => \reg_1825[7]_i_3_n_0\
    );
\reg_1846[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \reg_1846[0]_i_2_n_0\,
      I1 => \reg_1846_reg[7]_1\,
      I2 => \reg_1846_reg[7]_0\,
      I3 => \^dobdo\(0),
      I4 => \^q3_reg_1\(0),
      O => q3_reg_8(0)
    );
\reg_1846[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(0),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(0),
      O => \reg_1846[0]_i_2_n_0\
    );
\reg_1846[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \reg_1846[1]_i_2_n_0\,
      I1 => \reg_1846_reg[7]_1\,
      I2 => \reg_1846_reg[7]_0\,
      I3 => \^dobdo\(1),
      I4 => \^q3_reg_1\(1),
      O => q3_reg_8(1)
    );
\reg_1846[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \^q4_reg_0\(1),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q1_reg\(1),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(1),
      O => \reg_1846[1]_i_2_n_0\
    );
\reg_1846[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \reg_1846[2]_i_2_n_0\,
      I1 => \reg_1846_reg[7]_1\,
      I2 => \reg_1846_reg[7]_0\,
      I3 => \^dobdo\(2),
      I4 => \^q3_reg_1\(2),
      O => q3_reg_8(2)
    );
\reg_1846[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \^q4_reg_0\(2),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q1_reg\(2),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(2),
      O => \reg_1846[2]_i_2_n_0\
    );
\reg_1846[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => \reg_1846[3]_i_2_n_0\,
      I1 => \^q3_reg_1\(3),
      I2 => \reg_1846_reg[7]_0\,
      I3 => \reg_1846_reg[7]_1\,
      I4 => \^dobdo\(3),
      O => q3_reg_8(3)
    );
\reg_1846[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CAAAA00000000"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \^q4_reg_0\(3),
      I2 => \reg_1846_reg[3]\,
      I3 => \^q1_reg\(3),
      I4 => \reg_1862_reg[7]\,
      I5 => \reg_1846_reg[3]_0\,
      O => \reg_1846[3]_i_2_n_0\
    );
\reg_1846[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \reg_1846[4]_i_2_n_0\,
      I1 => \reg_1846_reg[7]_1\,
      I2 => \reg_1846_reg[7]_0\,
      I3 => \^dobdo\(4),
      I4 => \^q3_reg_1\(4),
      O => q3_reg_8(4)
    );
\reg_1846[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(4),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(4),
      O => \reg_1846[4]_i_2_n_0\
    );
\reg_1846[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFC5C0C"
    )
        port map (
      I0 => \reg_1846[5]_i_2_n_0\,
      I1 => \^q3_reg_1\(5),
      I2 => \reg_1846_reg[7]_0\,
      I3 => \reg_1846_reg[7]_1\,
      I4 => \^dobdo\(5),
      O => q3_reg_8(5)
    );
\reg_1846[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"407F0000407FFFFF"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(5),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(5),
      O => \reg_1846[5]_i_2_n_0\
    );
\reg_1846[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF8FB080"
    )
        port map (
      I0 => \reg_1846[6]_i_2_n_0\,
      I1 => \reg_1846_reg[7]_1\,
      I2 => \reg_1846_reg[7]_0\,
      I3 => \^dobdo\(6),
      I4 => \^q3_reg_1\(6),
      O => q3_reg_8(6)
    );
\reg_1846[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(6),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(6),
      O => \reg_1846[6]_i_2_n_0\
    );
\reg_1846[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFCAC0C"
    )
        port map (
      I0 => \reg_1846[7]_i_5_n_0\,
      I1 => \^q3_reg_1\(7),
      I2 => \reg_1846_reg[7]_0\,
      I3 => \reg_1846_reg[7]_1\,
      I4 => \^dobdo\(7),
      O => q3_reg_8(7)
    );
\reg_1846[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(2),
      I2 => q3_reg_17,
      I3 => \^q4_reg_0\(7),
      I4 => \reg_1862_reg[7]\,
      I5 => \^q3_reg_0\(7),
      O => \reg_1846[7]_i_5_n_0\
    );
\reg_1862[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA3F2AC0EA002A"
    )
        port map (
      I0 => \reg_1862[0]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(0),
      I5 => \^doado\(0),
      O => q4_reg_1(0)
    );
\reg_1862[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^q3_reg_0\(0),
      I2 => \reg_1877_reg[7]_0\,
      I3 => \reg_1862_reg[7]\,
      I4 => \^q4_reg_0\(0),
      O => \reg_1862[0]_i_2_n_0\
    );
\reg_1862[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA3F2AC0EA002A"
    )
        port map (
      I0 => \reg_1862[1]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(1),
      I5 => \^q1_reg\(1),
      O => q4_reg_1(1)
    );
\reg_1862[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^q3_reg_0\(1),
      I2 => \reg_1877_reg[7]_0\,
      I3 => \reg_1862_reg[7]\,
      I4 => \^q4_reg_0\(1),
      O => \reg_1862[1]_i_2_n_0\
    );
\reg_1862[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA3F2AC0EA002A"
    )
        port map (
      I0 => \reg_1862[2]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(2),
      I5 => \^q1_reg\(2),
      O => q4_reg_1(2)
    );
\reg_1862[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^q3_reg_0\(2),
      I2 => \reg_1877_reg[7]_0\,
      I3 => \reg_1862_reg[7]\,
      I4 => \^q4_reg_0\(2),
      O => \reg_1862[2]_i_2_n_0\
    );
\reg_1862[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8B880000"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \reg_1877_reg[7]_0\,
      I2 => \reg_1862_reg[7]\,
      I3 => \^dobdo\(3),
      I4 => \reg_1862_reg[7]_0\,
      I5 => \reg_1862[3]_i_2_n_0\,
      O => q4_reg_1(3)
    );
\reg_1862[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF40F04F0F40004"
    )
        port map (
      I0 => \reg_1862_reg[3]\,
      I1 => \^q4_reg_0\(3),
      I2 => \^ap_cs_fsm_reg[2]\,
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(3),
      I5 => \^q1_reg\(3),
      O => \reg_1862[3]_i_2_n_0\
    );
\reg_1862[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA3F2AC0EA002A"
    )
        port map (
      I0 => \reg_1862[4]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(4),
      I5 => \^doado\(1),
      O => q4_reg_1(4)
    );
\reg_1862[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \^q3_reg_0\(4),
      I2 => \reg_1877_reg[7]_0\,
      I3 => \reg_1862_reg[7]\,
      I4 => \^q4_reg_0\(4),
      O => \reg_1862[4]_i_2_n_0\
    );
\reg_1862[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF002020FF00"
    )
        port map (
      I0 => \reg_1862_reg[7]\,
      I1 => \reg_1877_reg[7]_0\,
      I2 => \^q4_reg_0\(5),
      I3 => \reg_1862[5]_i_2_n_0\,
      I4 => \reg_1862_reg[7]_0\,
      I5 => \reg_1862[5]_i_3_n_0\,
      O => q4_reg_1(5)
    );
\reg_1862[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => Q(2),
      I2 => \reg_1825_reg[7]\,
      I3 => \^doado\(2),
      O => \reg_1862[5]_i_2_n_0\
    );
\reg_1862[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \reg_1877_reg[7]_0\,
      I2 => \^dobdo\(5),
      I3 => \reg_1862_reg[7]\,
      O => \reg_1862[5]_i_3_n_0\
    );
\reg_1862[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA3F2AC0EA002A"
    )
        port map (
      I0 => \reg_1862[6]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(6),
      I5 => \^doado\(3),
      O => q4_reg_1(6)
    );
\reg_1862[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^q3_reg_0\(6),
      I2 => \reg_1877_reg[7]_0\,
      I3 => \reg_1862_reg[7]\,
      I4 => \^q4_reg_0\(6),
      O => \reg_1862[6]_i_2_n_0\
    );
\reg_1862[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF002020FF00"
    )
        port map (
      I0 => \reg_1862_reg[7]\,
      I1 => \reg_1877_reg[7]_0\,
      I2 => \^q4_reg_0\(7),
      I3 => \reg_1862[7]_i_4_n_0\,
      I4 => \reg_1862_reg[7]_0\,
      I5 => \reg_1862[7]_i_5_n_0\,
      O => q4_reg_1(7)
    );
\reg_1862[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => Q(2),
      I2 => \reg_1825_reg[7]\,
      I3 => \^doado\(4),
      O => \reg_1862[7]_i_4_n_0\
    );
\reg_1862[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \reg_1877_reg[7]_0\,
      I2 => \^dobdo\(7),
      I3 => \reg_1862_reg[7]\,
      O => \reg_1862[7]_i_5_n_0\
    );
\reg_1870[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(0),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[0]_i_2_n_0\,
      O => q3_reg_7(0)
    );
\reg_1870[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(0),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(0),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^doado\(0),
      O => \reg_1870[0]_i_2_n_0\
    );
\reg_1870[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[1]_i_2_n_0\,
      O => q3_reg_7(1)
    );
\reg_1870[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(1),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(1),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^q1_reg\(1),
      O => \reg_1870[1]_i_2_n_0\
    );
\reg_1870[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[2]_i_2_n_0\,
      O => q3_reg_7(2)
    );
\reg_1870[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(2),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(2),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^q1_reg\(2),
      O => \reg_1870[2]_i_2_n_0\
    );
\reg_1870[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[3]_i_2_n_0\,
      O => q3_reg_7(3)
    );
\reg_1870[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \reg_1877_reg[7]_0\,
      I2 => \^q1_reg\(3),
      I3 => \reg_1862_reg[0]\,
      I4 => \^q3_reg_1\(3),
      O => \reg_1870[3]_i_2_n_0\
    );
\reg_1870[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(4),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[4]_i_2_n_0\,
      O => q3_reg_7(4)
    );
\reg_1870[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(4),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^doado\(1),
      O => \reg_1870[4]_i_2_n_0\
    );
\reg_1870[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[5]_i_2_n_0\,
      O => q3_reg_7(5)
    );
\reg_1870[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(5),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^doado\(2),
      O => \reg_1870[5]_i_2_n_0\
    );
\reg_1870[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[6]_i_2_n_0\,
      O => q3_reg_7(6)
    );
\reg_1870[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(6),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(6),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^doado\(3),
      O => \reg_1870[6]_i_2_n_0\
    );
\reg_1870[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \reg_1870[7]_i_4_n_0\,
      O => q3_reg_7(7)
    );
\reg_1870[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => \reg_1862_reg[0]\,
      I2 => \^dobdo\(7),
      I3 => \reg_1877_reg[7]_0\,
      I4 => \^doado\(4),
      O => \reg_1870[7]_i_4_n_0\
    );
\reg_1877[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^doado\(0),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(0),
      O => q1_reg_1(0)
    );
\reg_1877[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q1_reg\(1),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(1),
      O => q1_reg_1(1)
    );
\reg_1877[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q1_reg\(2),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(2),
      O => q1_reg_1(2)
    );
\reg_1877[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q1_reg\(3),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(3),
      O => q1_reg_1(3)
    );
\reg_1877[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^doado\(1),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(4),
      O => q1_reg_1(4)
    );
\reg_1877[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^doado\(2),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(5),
      O => q1_reg_1(5)
    );
\reg_1877[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^doado\(3),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(6),
      O => q1_reg_1(6)
    );
\reg_1877[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^doado\(4),
      I4 => \reg_1877_reg[7]_0\,
      I5 => \^q3_reg_1\(7),
      O => q1_reg_1(7)
    );
\reg_1901[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(0),
      O => q1_reg_0(0)
    );
\reg_1901[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1_reg\(1),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(1),
      O => q1_reg_0(1)
    );
\reg_1901[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1_reg\(2),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(2),
      O => q1_reg_0(2)
    );
\reg_1901[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1_reg\(3),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(3),
      O => q1_reg_0(3)
    );
\reg_1901[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(4),
      O => q1_reg_0(4)
    );
\reg_1901[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(5),
      O => q1_reg_0(5)
    );
\reg_1901[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(6),
      O => q1_reg_0(6)
    );
\reg_1901[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^q3_reg_1\(7),
      O => q1_reg_0(7)
    );
\trunc_ln127_114_reg_23664[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(5),
      O => q1_reg_15(0)
    );
\trunc_ln127_114_reg_23664[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^dobdo\(6),
      I2 => \^dobdo\(0),
      O => q1_reg_15(1)
    );
\trunc_ln127_114_reg_23664[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(7),
      I3 => \^dobdo\(6),
      O => q1_reg_15(2)
    );
\trunc_ln127_142_reg_23712[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(6),
      I1 => \^q3_reg_1\(0),
      O => q3_reg_16(0)
    );
\trunc_ln127_142_reg_23712[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(6),
      I1 => \^q3_reg_1\(1),
      I2 => \^q3_reg_1\(7),
      O => q3_reg_16(1)
    );
\trunc_ln127_146_reg_23744[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^doado\(0),
      O => \^q1_reg_8\(0)
    );
\trunc_ln127_146_reg_23744[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(1),
      I2 => \^doado\(3),
      O => \^q1_reg_8\(1)
    );
\trunc_ln127_146_reg_23744[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(2),
      I2 => \^doado\(3),
      O => \^q1_reg_8\(2)
    );
\trunc_ln127_14_reg_22638[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(3),
      O => q4_reg_2
    );
\trunc_ln127_190_reg_24338[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => \^q3_reg_1\(5),
      O => q3_reg_15(0)
    );
\trunc_ln127_190_reg_24338[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_1\(0),
      I2 => \^q3_reg_1\(6),
      O => q3_reg_15(1)
    );
\trunc_ln127_190_reg_24338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_1\(7),
      I2 => \^q3_reg_1\(1),
      I3 => \^q3_reg_1\(6),
      O => q3_reg_15(2)
    );
\trunc_ln127_190_reg_24338[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(6),
      I1 => \^q3_reg_1\(2),
      I2 => \^q3_reg_1\(7),
      O => q3_reg_15(3)
    );
\trunc_ln127_26_reg_22696[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q4_reg_0\(6),
      I1 => \^q4_reg_0\(0),
      O => q4_reg_5(0)
    );
\trunc_ln127_26_reg_22696[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(1),
      I2 => \^q4_reg_0\(6),
      O => q4_reg_5(1)
    );
\trunc_ln127_30_reg_22898[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(5),
      O => q4_reg_3(0)
    );
\trunc_ln127_30_reg_22898[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q4_reg_0\(5),
      I1 => \^q4_reg_0\(0),
      I2 => \^q4_reg_0\(6),
      O => q4_reg_3(1)
    );
\trunc_ln127_30_reg_22898[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q4_reg_0\(5),
      I1 => \^q4_reg_0\(7),
      I2 => \^q4_reg_0\(1),
      I3 => \^q4_reg_0\(6),
      O => q4_reg_3(2)
    );
\trunc_ln127_30_reg_22898[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q4_reg_0\(6),
      I1 => \^q4_reg_0\(2),
      I2 => \^q4_reg_0\(7),
      O => q4_reg_3(3)
    );
\trunc_ln127_350_reg_25726[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(4),
      O => q1_reg_14(0)
    );
\trunc_ln127_350_reg_25726[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(0),
      I2 => \^doado\(3),
      O => q1_reg_14(1)
    );
\trunc_ln127_350_reg_25726[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \^doado\(4),
      I2 => \^q1_reg\(1),
      I3 => \^doado\(3),
      O => q1_reg_14(2)
    );
\trunc_ln127_350_reg_25726[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q1_reg\(3),
      I1 => \^doado\(4),
      O => \^q1_reg_13\
    );
\x_assign_16_reg_22892[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(1),
      O => q4_reg_4(0)
    );
\x_assign_16_reg_22892[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(2),
      O => q4_reg_4(1)
    );
\x_assign_49_reg_23142[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => \^q3_reg_1\(3),
      O => x_assign_49_fu_5856_p3(2)
    );
\x_assign_64_reg_23636[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(1),
      O => \^q3_reg_4\
    );
\x_assign_64_reg_23636[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(2),
      O => \^q3_reg_5\
    );
\x_assign_67_reg_23658[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(7),
      O => \^q1_reg_7\(0)
    );
\x_assign_67_reg_23658[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(2),
      O => \^q1_reg_7\(1)
    );
\x_assign_85_reg_23706[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => \^q3_reg_1\(1),
      O => x_assign_49_fu_5856_p3(0)
    );
\x_assign_85_reg_23706[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(7),
      I1 => \^q3_reg_1\(2),
      O => x_assign_49_fu_5856_p3(1)
    );
\x_assign_87_reg_23738[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(1),
      O => \^q1_reg_9\(0)
    );
\x_assign_87_reg_23738[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(2),
      O => \^q1_reg_5\
    );
\xor_ln117_107_reg_23596[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]\(1),
      I1 => \xor_ln117_108_reg_23601_reg[3]_0\(1),
      I2 => x_assign_52_reg_23448(6),
      I3 => or_ln127_36_fu_8316_p3(1),
      I4 => \xor_ln117_107_reg_23596_reg[7]\(1),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      O => \^x_assign_55_reg_23470_reg[1]_0\
    );
\xor_ln117_107_reg_23596[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]_0\(2),
      I1 => \xor_ln117_108_reg_23601_reg[3]\(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_107_reg_23596_reg[7]\(2),
      I4 => \xor_ln117_109_reg_23606_reg[5]\(0),
      I5 => or_ln127_36_fu_8316_p3(2),
      O => \^x_assign_54_reg_23464_reg[2]_0\
    );
\xor_ln117_107_reg_23596[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_36_fu_8316_p3(3),
      I1 => \xor_ln117_109_reg_23606_reg[5]\(1),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I3 => \xor_ln117_107_reg_23596_reg[7]\(3),
      I4 => \xor_ln117_108_reg_23601_reg[3]_0\(3),
      I5 => \xor_ln117_108_reg_23601_reg[3]\(3),
      O => \^trunc_ln127_94_reg_23476_reg[2]\
    );
\xor_ln117_107_reg_23596[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(4),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      I2 => or_ln127_38_fu_8328_p3(6),
      I3 => or_ln127_36_fu_8316_p3(6),
      I4 => \xor_ln117_109_reg_23606_reg[5]\(2),
      I5 => or_ln127_36_fu_8316_p3(4),
      O => \^xor_ln117_44_reg_22908_reg[4]\
    );
\xor_ln117_107_reg_23596[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(5),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      I2 => or_ln127_38_fu_8328_p3(7),
      I3 => or_ln127_36_fu_8316_p3(7),
      I4 => \xor_ln117_109_reg_23606_reg[5]\(3),
      I5 => or_ln127_36_fu_8316_p3(5),
      O => \^xor_ln117_44_reg_22908_reg[5]\
    );
\xor_ln117_107_reg_23596[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[7]\(7),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I2 => or_ln127_38_fu_8328_p3(1),
      I3 => or_ln127_36_fu_8316_p3(1),
      I4 => x_assign_52_reg_23448(4),
      I5 => or_ln127_36_fu_8316_p3(7),
      O => \^xor_ln117_44_reg_22908_reg[7]\
    );
\xor_ln117_108_reg_23601[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]\(0),
      I1 => \xor_ln117_108_reg_23601_reg[3]_0\(0),
      I2 => x_assign_57_reg_23486(3),
      I3 => or_ln127_38_fu_8328_p3(0),
      I4 => \xor_ln117_108_reg_23601_reg[7]\(0),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(0),
      O => \^x_assign_55_reg_23470_reg[0]\
    );
\xor_ln117_108_reg_23601[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]\(1),
      I1 => \xor_ln117_108_reg_23601_reg[3]_0\(1),
      I2 => x_assign_57_reg_23486(4),
      I3 => or_ln127_38_fu_8328_p3(1),
      I4 => \xor_ln117_108_reg_23601_reg[7]\(1),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(1),
      O => \^x_assign_55_reg_23470_reg[1]\
    );
\xor_ln117_108_reg_23601[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]_0\(2),
      I1 => \xor_ln117_108_reg_23601_reg[3]\(2),
      I2 => \xor_ln117_164_reg_24415_reg[7]_0\(2),
      I3 => \xor_ln117_108_reg_23601_reg[7]\(2),
      I4 => or_ln127_37_fu_8322_p3(0),
      I5 => or_ln127_38_fu_8328_p3(2),
      O => \^x_assign_54_reg_23464_reg[2]\
    );
\xor_ln117_108_reg_23601[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[3]\(3),
      I1 => \xor_ln117_108_reg_23601_reg[3]_0\(3),
      I2 => \xor_ln117_164_reg_24415_reg[7]_0\(3),
      I3 => \xor_ln117_108_reg_23601_reg[7]\(3),
      I4 => or_ln127_37_fu_8322_p3(1),
      I5 => or_ln127_38_fu_8328_p3(3),
      O => \^x_assign_55_reg_23470_reg[3]\
    );
\xor_ln117_108_reg_23601[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[7]\(4),
      I1 => \xor_ln117_164_reg_24415_reg[7]_0\(4),
      I2 => or_ln127_38_fu_8328_p3(6),
      I3 => or_ln127_36_fu_8316_p3(6),
      I4 => or_ln127_37_fu_8322_p3(2),
      I5 => or_ln127_38_fu_8328_p3(4),
      O => \^xor_ln117_45_reg_22914_reg[4]\
    );
\xor_ln117_108_reg_23601[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[7]\(5),
      I1 => \xor_ln117_164_reg_24415_reg[7]_0\(5),
      I2 => or_ln127_38_fu_8328_p3(7),
      I3 => or_ln127_36_fu_8316_p3(7),
      I4 => or_ln127_37_fu_8322_p3(3),
      I5 => or_ln127_38_fu_8328_p3(5),
      O => \^xor_ln117_45_reg_22914_reg[5]\
    );
\xor_ln117_108_reg_23601[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_108_reg_23601_reg[7]\(6),
      I1 => \xor_ln117_164_reg_24415_reg[7]_0\(7),
      I2 => or_ln127_38_fu_8328_p3(1),
      I3 => or_ln127_36_fu_8316_p3(1),
      I4 => or_ln127_37_fu_8322_p3(5),
      I5 => or_ln127_38_fu_8328_p3(7),
      O => \^xor_ln117_45_reg_22914_reg[7]\
    );
\xor_ln117_109_reg_23606[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_46_reg_22920_reg[0]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(0),
      I2 => or_ln127_50_fu_8504_p3(0),
      I3 => x_assign_75_reg_23550(0),
      I4 => or_ln127_50_fu_8504_p3(1),
      I5 => x_assign_74_reg_23534(0),
      O => \^reg_1901_reg[6]_0\(0)
    );
\xor_ln117_109_reg_23606[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q1_reg_i_26_1(0),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(0),
      I2 => x_assign_52_reg_23448(5),
      I3 => or_ln127_36_fu_8316_p3(0),
      I4 => x_assign_52_reg_23448(0),
      I5 => x_assign_57_reg_23486(0),
      O => \^xor_ln117_46_reg_22920_reg[0]\
    );
\xor_ln117_109_reg_23606[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_94_reg_23476_reg[0]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(1),
      I2 => or_ln127_49_fu_8498_p3(0),
      I3 => or_ln127_50_fu_8504_p3(1),
      I4 => x_assign_74_reg_23534(1),
      I5 => q1_reg_i_138_0(0),
      O => \^reg_1901_reg[6]_0\(1)
    );
\xor_ln117_109_reg_23606[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_36_fu_8316_p3(1),
      I1 => x_assign_52_reg_23448(6),
      I2 => \xor_ln117_237_reg_25053_reg[7]_0\(1),
      I3 => q1_reg_i_26_1(1),
      I4 => x_assign_52_reg_23448(1),
      I5 => x_assign_57_reg_23486(1),
      O => \^trunc_ln127_94_reg_23476_reg[0]\
    );
\xor_ln117_109_reg_23606[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q1_reg_i_26_1(3),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(3),
      I2 => \xor_ln117_109_reg_23606_reg[5]\(1),
      I3 => or_ln127_36_fu_8316_p3(3),
      I4 => x_assign_52_reg_23448(2),
      I5 => x_assign_57_reg_23486(2),
      O => \^xor_ln117_46_reg_22920_reg[3]\
    );
\xor_ln117_109_reg_23606[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_109_reg_23606_reg[5]\(2),
      I1 => or_ln127_36_fu_8316_p3(4),
      I2 => or_ln127_37_fu_8322_p3(4),
      I3 => x_assign_52_reg_23448(3),
      I4 => q1_reg_i_26_1(4),
      I5 => \xor_ln117_237_reg_25053_reg[7]_0\(4),
      O => \^trunc_ln127_90_reg_23454_reg[3]\
    );
\xor_ln117_109_reg_23606[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_109_reg_23606_reg[5]\(3),
      I1 => or_ln127_36_fu_8316_p3(5),
      I2 => or_ln127_37_fu_8322_p3(5),
      I3 => x_assign_52_reg_23448(4),
      I4 => q1_reg_i_26_1(5),
      I5 => \xor_ln117_237_reg_25053_reg[7]_0\(5),
      O => \^trunc_ln127_90_reg_23454_reg[4]\
    );
\xor_ln117_109_reg_23606[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_46_reg_22920_reg[6]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(6),
      I2 => or_ln127_49_fu_8498_p3(5),
      I3 => or_ln127_50_fu_8504_p3(6),
      I4 => or_ln127_50_fu_8504_p3(7),
      I5 => x_assign_74_reg_23534(6),
      O => \^reg_1901_reg[6]_0\(2)
    );
\xor_ln117_109_reg_23606[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q1_reg_i_26_1(6),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(6),
      I2 => x_assign_52_reg_23448(3),
      I3 => or_ln127_36_fu_8316_p3(6),
      I4 => x_assign_52_reg_23448(5),
      I5 => x_assign_57_reg_23486(3),
      O => \^xor_ln117_46_reg_22920_reg[6]\
    );
\xor_ln117_110_reg_23611[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_57_reg_23486(2),
      I1 => x_assign_52_reg_23448(2),
      I2 => q1_reg_i_109_0(3),
      I3 => \xor_ln117_110_reg_23611_reg[3]\(0),
      I4 => or_ln127_37_fu_8322_p3(1),
      I5 => or_ln127_38_fu_8328_p3(3),
      O => \^x_assign_57_reg_23486_reg[3]\
    );
\xor_ln117_123_reg_23784[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_67_reg_23658_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I2 => x_assign_86_reg_23722(0),
      I3 => or_ln127_58_fu_9636_p3(1),
      I4 => x_assign_85_reg_23706(4),
      I5 => x_assign_86_reg_23722(7),
      O => \^reg_1877_reg[3]\(0)
    );
\xor_ln117_123_reg_23784[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_123_reg_23784_reg[3]\(0),
      I1 => \xor_ln117_123_reg_23784_reg[3]_0\(0),
      I2 => x_assign_64_reg_23636(6),
      I3 => or_ln127_44_fu_9448_p3(0),
      I4 => \xor_ln117_123_reg_23784_reg[4]\(0),
      I5 => q3_reg_69(0),
      O => \^x_assign_67_reg_23658_reg[0]\
    );
\xor_ln117_123_reg_23784[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_67_reg_23658_reg[1]\,
      I1 => x_assign_86_reg_23722(1),
      I2 => \xor_ln117_125_reg_23794_reg[3]\(0),
      I3 => x_assign_86_reg_23722(0),
      I4 => x_assign_85_reg_23706(0),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => \^reg_1877_reg[3]\(1)
    );
\xor_ln117_123_reg_23784[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_123_reg_23784_reg[3]\(1),
      I1 => \xor_ln117_123_reg_23784_reg[3]_0\(1),
      I2 => x_assign_64_reg_23636(7),
      I3 => or_ln127_44_fu_9448_p3(1),
      I4 => \xor_ln117_123_reg_23784_reg[4]\(1),
      I5 => q3_reg_69(1),
      O => \^x_assign_67_reg_23658_reg[1]\
    );
\xor_ln117_123_reg_23784[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(2),
      I1 => \xor_ln117_125_reg_23794_reg[5]\(0),
      I2 => q3_reg_69(2),
      I3 => \xor_ln117_123_reg_23784_reg[4]\(2),
      I4 => \xor_ln117_123_reg_23784_reg[3]\(2),
      I5 => \xor_ln117_123_reg_23784_reg[3]_0\(2),
      O => \^trunc_ln127_114_reg_23664_reg[1]\
    );
\xor_ln117_123_reg_23784[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_114_reg_23664_reg[2]_0\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => x_assign_86_reg_23722(3),
      I3 => \xor_ln117_125_reg_23794_reg[3]\(2),
      I4 => q1_reg_i_39_2(1),
      I5 => q1_reg_i_39_1(1),
      O => \^reg_1877_reg[3]\(2)
    );
\xor_ln117_123_reg_23784[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(3),
      I1 => \xor_ln117_125_reg_23794_reg[5]\(1),
      I2 => q3_reg_69(3),
      I3 => \xor_ln117_123_reg_23784_reg[4]\(3),
      I4 => \xor_ln117_123_reg_23784_reg[3]\(3),
      I5 => \xor_ln117_123_reg_23784_reg[3]_0\(3),
      O => \^trunc_ln127_114_reg_23664_reg[2]_0\
    );
\xor_ln117_123_reg_23784[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(6),
      I1 => or_ln127_46_fu_9460_p3(0),
      I2 => q3_reg_69(4),
      I3 => \xor_ln117_123_reg_23784_reg[4]\(4),
      I4 => \xor_ln117_125_reg_23794_reg[5]\(2),
      I5 => or_ln127_44_fu_9448_p3(4),
      O => \^trunc_ln127_114_reg_23664_reg[5]\
    );
\xor_ln117_125_reg_23794[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[7]_0\(0),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      I2 => x_assign_64_reg_23636(6),
      I3 => or_ln127_44_fu_9448_p3(0),
      I4 => x_assign_69_reg_23674(0),
      I5 => x_assign_64_reg_23636(0),
      O => \^xor_ln117_62_reg_23063_reg[0]\
    );
\xor_ln117_125_reg_23794[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[7]_0\(1),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      I2 => x_assign_64_reg_23636(7),
      I3 => or_ln127_44_fu_9448_p3(1),
      I4 => x_assign_69_reg_23674(1),
      I5 => x_assign_64_reg_23636(1),
      O => \^xor_ln117_62_reg_23063_reg[1]\
    );
\xor_ln117_125_reg_23794[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_64_reg_23636(2),
      I1 => x_assign_69_reg_23674(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_125_reg_23794_reg[7]_0\(2),
      I4 => \xor_ln117_125_reg_23794_reg[5]\(0),
      I5 => or_ln127_44_fu_9448_p3(2),
      O => \^x_assign_64_reg_23636_reg[2]\
    );
\xor_ln117_125_reg_23794[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_114_reg_23664_reg[2]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(3),
      I2 => or_ln127_58_fu_9636_p3(3),
      I3 => or_ln127_57_fu_9630_p3(2),
      I4 => \xor_ln117_125_reg_23794_reg[3]\(2),
      I5 => x_assign_86_reg_23722(3),
      O => \^reg_1901_reg[6]\(0)
    );
\xor_ln117_125_reg_23794[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(3),
      I1 => \xor_ln117_125_reg_23794_reg[5]\(1),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I3 => \xor_ln117_125_reg_23794_reg[7]_0\(3),
      I4 => x_assign_69_reg_23674(3),
      I5 => x_assign_64_reg_23636(3),
      O => \^trunc_ln127_114_reg_23664_reg[2]\
    );
\xor_ln117_125_reg_23794[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[5]\(2),
      I1 => or_ln127_44_fu_9448_p3(4),
      I2 => or_ln127_45_fu_9454_p3(0),
      I3 => x_assign_64_reg_23636(4),
      I4 => \xor_ln117_125_reg_23794_reg[7]_0\(4),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      O => \^trunc_ln127_110_reg_23642_reg[3]\
    );
\xor_ln117_125_reg_23794[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[5]\(3),
      I1 => or_ln127_44_fu_9448_p3(5),
      I2 => or_ln127_45_fu_9454_p3(1),
      I3 => x_assign_64_reg_23636(5),
      I4 => \xor_ln117_125_reg_23794_reg[7]_0\(5),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      O => \^trunc_ln127_110_reg_23642_reg[4]\
    );
\xor_ln117_125_reg_23794[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_62_reg_23063_reg[6]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(6),
      I2 => or_ln127_57_fu_9630_p3(5),
      I3 => or_ln127_58_fu_9636_p3(6),
      I4 => or_ln127_58_fu_9636_p3(7),
      I5 => x_assign_86_reg_23722(6),
      O => \^reg_1901_reg[6]\(1)
    );
\xor_ln117_125_reg_23794[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[7]_0\(6),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I2 => x_assign_64_reg_23636(4),
      I3 => or_ln127_44_fu_9448_p3(6),
      I4 => x_assign_69_reg_23674(4),
      I5 => x_assign_64_reg_23636(6),
      O => \^xor_ln117_62_reg_23063_reg[6]\
    );
\xor_ln117_125_reg_23794[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_125_reg_23794_reg[7]_0\(7),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I2 => x_assign_64_reg_23636(5),
      I3 => or_ln127_44_fu_9448_p3(7),
      I4 => x_assign_69_reg_23674(5),
      I5 => x_assign_64_reg_23636(7),
      O => \^xor_ln117_62_reg_23063_reg[7]\
    );
\xor_ln117_139_reg_23972[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_2\(0),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(0),
      I2 => \xor_ln117_139_reg_23972_reg[3]_1\(0),
      I3 => \xor_ln117_139_reg_23972_reg[3]_0\(0),
      I4 => or_ln127_52_fu_10580_p3(0),
      I5 => x_assign_76_reg_23824(6),
      O => \^xor_ln117_75_reg_23220_reg[0]\
    );
\xor_ln117_139_reg_23972[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^reg_1832_reg[1]\,
      I1 => x_assign_98_reg_23910(1),
      I2 => \xor_ln117_139_reg_23972_reg[3]\(0),
      I3 => x_assign_97_reg_23894(0),
      I4 => x_assign_98_reg_23910(0),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      O => \^x_assign_98_reg_23910_reg[7]\(0)
    );
\xor_ln117_139_reg_23972[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_1\(1),
      I1 => \xor_ln117_139_reg_23972_reg[7]_2\(1),
      I2 => \xor_ln117_139_reg_23972_reg[3]_1\(1),
      I3 => \xor_ln117_139_reg_23972_reg[3]_0\(1),
      I4 => or_ln127_52_fu_10580_p3(1),
      I5 => x_assign_76_reg_23824(7),
      O => \^reg_1832_reg[1]\
    );
\xor_ln117_139_reg_23972[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_79_reg_23846_reg[2]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      I2 => x_assign_98_reg_23910(2),
      I3 => \xor_ln117_139_reg_23972_reg[3]\(1),
      I4 => \xor_ln117_139_reg_23972_reg[4]_1\(0),
      I5 => \xor_ln117_139_reg_23972_reg[4]_0\(0),
      O => \^x_assign_98_reg_23910_reg[7]\(1)
    );
\xor_ln117_139_reg_23972[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[3]_0\(2),
      I1 => \xor_ln117_139_reg_23972_reg[3]_1\(2),
      I2 => \xor_ln117_139_reg_23972_reg[7]_2\(2),
      I3 => \xor_ln117_139_reg_23972_reg[7]_1\(2),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(0),
      I5 => or_ln127_52_fu_10580_p3(2),
      O => \^x_assign_79_reg_23846_reg[2]\
    );
\xor_ln117_139_reg_23972[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_79_reg_23846_reg[3]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => x_assign_98_reg_23910(3),
      I3 => \xor_ln117_139_reg_23972_reg[3]\(2),
      I4 => \xor_ln117_139_reg_23972_reg[4]_1\(1),
      I5 => \xor_ln117_139_reg_23972_reg[4]_0\(1),
      O => \^x_assign_98_reg_23910_reg[7]\(2)
    );
\xor_ln117_139_reg_23972[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[3]_0\(3),
      I1 => \xor_ln117_139_reg_23972_reg[3]_1\(3),
      I2 => \xor_ln117_139_reg_23972_reg[7]_2\(3),
      I3 => \xor_ln117_139_reg_23972_reg[7]_1\(3),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(1),
      I5 => or_ln127_52_fu_10580_p3(3),
      O => \^x_assign_79_reg_23846_reg[3]\
    );
\xor_ln117_139_reg_23972[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^reg_1832_reg[4]\,
      I1 => or_ln127_66_fu_10768_p3(5),
      I2 => x_assign_98_reg_23910(4),
      I3 => \xor_ln117_139_reg_23972_reg[4]_0\(2),
      I4 => \xor_ln117_139_reg_23972_reg[4]_1\(2),
      I5 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      O => \^x_assign_98_reg_23910_reg[7]\(3)
    );
\xor_ln117_139_reg_23972[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_139_reg_23972_reg[7]_1\(4),
      I1 => \xor_ln117_139_reg_23972_reg[7]_2\(4),
      I2 => \xor_ln117_141_reg_23982_reg[5]\(2),
      I3 => or_ln127_52_fu_10580_p3(4),
      I4 => or_ln127_52_fu_10580_p3(6),
      I5 => or_ln127_54_fu_10592_p3(2),
      O => \^reg_1832_reg[4]\
    );
\xor_ln117_139_reg_23972[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_139_reg_23878_reg[6]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(5),
      I2 => x_assign_97_reg_23894(1),
      I3 => x_assign_98_reg_23910(4),
      I4 => x_assign_98_reg_23910(5),
      I5 => or_ln127_66_fu_10768_p3(6),
      O => \^x_assign_98_reg_23910_reg[7]\(4)
    );
\xor_ln117_139_reg_23972[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_54_fu_10592_p3(3),
      I1 => or_ln127_52_fu_10580_p3(7),
      I2 => \xor_ln117_141_reg_23982_reg[5]\(3),
      I3 => or_ln127_52_fu_10580_p3(5),
      I4 => \xor_ln117_139_reg_23972_reg[7]_2\(5),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(5),
      O => \^trunc_ln127_139_reg_23878_reg[6]\
    );
\xor_ln117_139_reg_23972[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_76_reg_23824_reg[4]\,
      I1 => x_assign_98_reg_23910(6),
      I2 => or_ln127_66_fu_10768_p3(7),
      I3 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I4 => x_assign_97_reg_23894(2),
      I5 => x_assign_98_reg_23910(5),
      O => \^x_assign_98_reg_23910_reg[7]\(5)
    );
\xor_ln117_139_reg_23972[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_76_reg_23824(4),
      I1 => or_ln127_52_fu_10580_p3(6),
      I2 => or_ln127_52_fu_10580_p3(0),
      I3 => or_ln127_54_fu_10592_p3(0),
      I4 => \xor_ln117_139_reg_23972_reg[7]_1\(6),
      I5 => \xor_ln117_139_reg_23972_reg[7]_2\(6),
      O => \^x_assign_76_reg_23824_reg[4]\
    );
\xor_ln117_139_reg_23972[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_76_reg_23824_reg[5]\,
      I1 => x_assign_98_reg_23910(7),
      I2 => or_ln127_66_fu_10768_p3(0),
      I3 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      I4 => x_assign_97_reg_23894(3),
      I5 => x_assign_98_reg_23910(6),
      O => \^x_assign_98_reg_23910_reg[7]\(6)
    );
\xor_ln117_139_reg_23972[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_76_reg_23824(5),
      I1 => or_ln127_52_fu_10580_p3(7),
      I2 => or_ln127_52_fu_10580_p3(1),
      I3 => or_ln127_54_fu_10592_p3(1),
      I4 => \xor_ln117_139_reg_23972_reg[7]_1\(7),
      I5 => \xor_ln117_139_reg_23972_reg[7]_2\(7),
      O => \^x_assign_76_reg_23824_reg[5]\
    );
\xor_ln117_141_reg_23982[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_81_reg_23862(0),
      I1 => x_assign_76_reg_23824(0),
      I2 => or_ln127_52_fu_10580_p3(0),
      I3 => x_assign_76_reg_23824(6),
      I4 => \xor_ln117_141_reg_23982_reg[7]_0\(0),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      O => \^x_assign_81_reg_23862_reg[0]\
    );
\xor_ln117_141_reg_23982[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_81_reg_23862_reg[1]\,
      I1 => x_assign_98_reg_23910(1),
      I2 => \xor_ln117_139_reg_23972_reg[3]\(0),
      I3 => or_ln127_65_fu_10762_p3(0),
      I4 => or_ln127_66_fu_10768_p3(1),
      I5 => \xor_ln117_253_reg_25241_reg[7]\(1),
      O => \^x_assign_98_reg_23910_reg[1]\(0)
    );
\xor_ln117_141_reg_23982[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_81_reg_23862(1),
      I1 => x_assign_76_reg_23824(1),
      I2 => or_ln127_52_fu_10580_p3(1),
      I3 => x_assign_76_reg_23824(7),
      I4 => \xor_ln117_141_reg_23982_reg[7]_0\(1),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      O => \^x_assign_81_reg_23862_reg[1]\
    );
\xor_ln117_141_reg_23982[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_76_reg_23824(2),
      I1 => x_assign_81_reg_23862(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_141_reg_23982_reg[7]_0\(2),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(0),
      I5 => or_ln127_52_fu_10580_p3(2),
      O => \^x_assign_76_reg_23824_reg[2]\
    );
\xor_ln117_141_reg_23982[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_76_reg_23824(3),
      I1 => x_assign_81_reg_23862(3),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I3 => \xor_ln117_141_reg_23982_reg[7]_0\(3),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(1),
      I5 => or_ln127_52_fu_10580_p3(3),
      O => \^x_assign_76_reg_23824_reg[3]\
    );
\xor_ln117_141_reg_23982[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_0\(4),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      I2 => x_assign_76_reg_23824(4),
      I3 => or_ln127_53_fu_10586_p3(0),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(2),
      I5 => or_ln127_52_fu_10580_p3(4),
      O => \^xor_ln117_77_reg_23230_reg[4]\
    );
\xor_ln117_141_reg_23982[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_53_fu_10586_p3(1),
      I1 => x_assign_76_reg_23824(5),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      I3 => \xor_ln117_141_reg_23982_reg[7]_0\(5),
      I4 => \xor_ln117_141_reg_23982_reg[5]\(3),
      I5 => or_ln127_52_fu_10580_p3(5),
      O => \^trunc_ln127_137_reg_23868_reg[6]\
    );
\xor_ln117_141_reg_23982[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_0\(6),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I2 => x_assign_76_reg_23824(6),
      I3 => x_assign_81_reg_23862(4),
      I4 => or_ln127_52_fu_10580_p3(6),
      I5 => x_assign_76_reg_23824(4),
      O => \^xor_ln117_77_reg_23230_reg[6]\
    );
\xor_ln117_141_reg_23982[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_141_reg_23982_reg[7]_0\(7),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I2 => x_assign_76_reg_23824(7),
      I3 => x_assign_81_reg_23862(5),
      I4 => or_ln127_52_fu_10580_p3(7),
      I5 => x_assign_76_reg_23824(5),
      O => \^xor_ln117_77_reg_23230_reg[7]\
    );
\xor_ln117_158_reg_24177[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_90_reg_24028(0),
      I1 => or_ln127_61_fu_11718_p3(0),
      I2 => \xor_ln117_158_reg_24177_reg[3]\(0),
      I3 => x_assign_88_reg_24012(0),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(0),
      I5 => \xor_ln117_158_reg_24177_reg[7]\(0),
      O => \^x_assign_90_reg_24028_reg[6]\
    );
\xor_ln117_158_reg_24177[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_158_reg_24177_reg[7]\(1),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(1),
      I2 => or_ln127_61_fu_11718_p3(1),
      I3 => x_assign_90_reg_24028(1),
      I4 => \xor_ln117_158_reg_24177_reg[3]\(1),
      I5 => x_assign_88_reg_24012(1),
      O => \^xor_ln117_94_reg_23423_reg[1]\
    );
\xor_ln117_158_reg_24177[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_158_reg_24177_reg[3]\(2),
      I1 => x_assign_88_reg_24012(2),
      I2 => or_ln127_62_fu_11724_p3(0),
      I3 => or_ln127_61_fu_11718_p3(2),
      I4 => \xor_ln117_158_reg_24177_reg[7]\(2),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(2),
      O => \^x_assign_93_reg_24050_reg[2]\
    );
\xor_ln117_158_reg_24177[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_88_reg_24012(3),
      I1 => \xor_ln117_158_reg_24177_reg[3]\(3),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I3 => \xor_ln117_158_reg_24177_reg[7]\(3),
      I4 => or_ln127_61_fu_11718_p3(3),
      I5 => or_ln127_62_fu_11724_p3(1),
      O => \^x_assign_88_reg_24012_reg[3]\
    );
\xor_ln117_158_reg_24177[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_88_reg_24012(4),
      I1 => or_ln127_61_fu_11718_p3(6),
      I2 => or_ln127_61_fu_11718_p3(4),
      I3 => or_ln127_62_fu_11724_p3(2),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(4),
      I5 => \xor_ln117_158_reg_24177_reg[7]\(4),
      O => \^x_assign_88_reg_24012_reg[4]\
    );
\xor_ln117_158_reg_24177[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_88_reg_24012(5),
      I1 => or_ln127_61_fu_11718_p3(7),
      I2 => or_ln127_61_fu_11718_p3(5),
      I3 => or_ln127_62_fu_11724_p3(3),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I5 => \xor_ln117_158_reg_24177_reg[7]\(5),
      O => \^x_assign_88_reg_24012_reg[5]\
    );
\xor_ln117_158_reg_24177[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_158_reg_24177_reg[7]\(6),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(6),
      I2 => or_ln127_62_fu_11724_p3(4),
      I3 => or_ln127_61_fu_11718_p3(6),
      I4 => or_ln127_61_fu_11718_p3(0),
      I5 => x_assign_88_reg_24012(6),
      O => \^xor_ln117_94_reg_23423_reg[6]\
    );
\xor_ln117_158_reg_24177[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_158_reg_24177_reg[7]\(7),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I2 => or_ln127_62_fu_11724_p3(5),
      I3 => or_ln127_61_fu_11718_p3(7),
      I4 => or_ln127_61_fu_11718_p3(1),
      I5 => x_assign_88_reg_24012(7),
      O => \^xor_ln117_94_reg_23423_reg[7]\
    );
\xor_ln117_164_reg_24415[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[7]_0\(0),
      I1 => x_assign_114_reg_24348(6),
      I2 => x_assign_117_reg_24354(6),
      I3 => \^q4_reg_0\(7),
      I4 => x_assign_114_reg_24348(0),
      I5 => \xor_ln117_164_reg_24415_reg[7]\(0),
      O => \^x_assign_114_reg_24348_reg[7]\(0)
    );
\xor_ln117_164_reg_24415[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[7]_0\(1),
      I1 => x_assign_114_reg_24348(7),
      I2 => x_assign_117_reg_24354(7),
      I3 => \^q4_reg_0\(0),
      I4 => x_assign_114_reg_24348(1),
      I5 => \xor_ln117_164_reg_24415_reg[7]\(1),
      O => \^x_assign_114_reg_24348_reg[7]\(1)
    );
\xor_ln117_164_reg_24415[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(1),
      I2 => \xor_ln117_164_reg_24415_reg[7]\(2),
      I3 => \xor_ln117_164_reg_24415_reg[7]_0\(2),
      I4 => x_assign_114_reg_24348(2),
      I5 => \xor_ln117_164_reg_24415_reg[2]\,
      O => \^x_assign_114_reg_24348_reg[7]\(2)
    );
\xor_ln117_164_reg_24415[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q4_reg_0\(7),
      I1 => \^q4_reg_0\(2),
      I2 => \xor_ln117_164_reg_24415_reg[7]\(3),
      I3 => \xor_ln117_164_reg_24415_reg[7]_0\(3),
      I4 => x_assign_114_reg_24348(3),
      I5 => \xor_ln117_164_reg_24415_reg[3]\,
      O => \^x_assign_114_reg_24348_reg[7]\(3)
    );
\xor_ln117_164_reg_24415[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[4]\,
      I1 => \xor_ln117_164_reg_24415_reg[7]\(4),
      I2 => \xor_ln117_164_reg_24415_reg[7]_0\(4),
      I3 => x_assign_114_reg_24348(4),
      I4 => \^q4_reg_0\(7),
      I5 => \^q4_reg_0\(3),
      O => \^x_assign_114_reg_24348_reg[7]\(4)
    );
\xor_ln117_164_reg_24415[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q4_reg_0\(4),
      I1 => x_assign_114_reg_24348(5),
      I2 => \xor_ln117_164_reg_24415_reg[7]_0\(5),
      I3 => \xor_ln117_164_reg_24415_reg[7]\(5),
      I4 => \xor_ln117_164_reg_24415_reg[5]\(3),
      I5 => \xor_ln117_164_reg_24415_reg[5]_0\(3),
      O => \^x_assign_114_reg_24348_reg[7]\(5)
    );
\xor_ln117_164_reg_24415[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_114_reg_24348(6),
      I1 => \xor_ln117_164_reg_24415_reg[7]\(6),
      I2 => \^q4_reg_0\(5),
      I3 => x_assign_114_reg_24348(4),
      I4 => x_assign_117_reg_24354(4),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(6),
      O => \^x_assign_114_reg_24348_reg[7]\(6)
    );
\xor_ln117_164_reg_24415[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_114_reg_24348(7),
      I1 => \xor_ln117_164_reg_24415_reg[7]\(7),
      I2 => \^q4_reg_0\(6),
      I3 => x_assign_114_reg_24348(5),
      I4 => x_assign_117_reg_24354(5),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(7),
      O => \^x_assign_114_reg_24348_reg[7]\(7)
    );
\xor_ln117_166_reg_24420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_112_reg_24332(0),
      I1 => x_assign_117_reg_24354(0),
      I2 => \^q4_reg_0\(0),
      I3 => \xor_ln117_166_reg_24420_reg[7]\(0),
      I4 => x_assign_117_reg_24354(6),
      I5 => x_assign_114_reg_24348(6),
      O => \^x_assign_112_reg_24332_reg[7]\(0)
    );
\xor_ln117_166_reg_24420[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_114_reg_24348(7),
      I1 => x_assign_117_reg_24354(7),
      I2 => x_assign_117_reg_24354(1),
      I3 => x_assign_112_reg_24332(1),
      I4 => \xor_ln117_166_reg_24420_reg[7]\(1),
      I5 => \^q4_reg_0\(1),
      O => \^x_assign_112_reg_24332_reg[7]\(1)
    );
\xor_ln117_166_reg_24420[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[5]_0\(0),
      I1 => \xor_ln117_164_reg_24415_reg[5]\(0),
      I2 => \^q4_reg_0\(2),
      I3 => \xor_ln117_166_reg_24420_reg[7]\(2),
      I4 => x_assign_112_reg_24332(2),
      I5 => x_assign_117_reg_24354(2),
      O => \^x_assign_112_reg_24332_reg[7]\(2)
    );
\xor_ln117_166_reg_24420[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[5]_0\(1),
      I1 => \xor_ln117_164_reg_24415_reg[5]\(1),
      I2 => \xor_ln117_166_reg_24420_reg[7]\(3),
      I3 => \^q4_reg_0\(3),
      I4 => x_assign_117_reg_24354(3),
      I5 => x_assign_112_reg_24332(3),
      O => \^x_assign_112_reg_24332_reg[7]\(3)
    );
\xor_ln117_166_reg_24420[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[5]\(2),
      I1 => \xor_ln117_164_reg_24415_reg[5]_0\(2),
      I2 => \^q4_reg_0\(4),
      I3 => x_assign_117_reg_24354(4),
      I4 => or_ln127_75_fu_14133_p3(4),
      I5 => \xor_ln117_166_reg_24420_reg[7]\(4),
      O => \^x_assign_112_reg_24332_reg[7]\(4)
    );
\xor_ln117_166_reg_24420[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_75_fu_14133_p3(5),
      I1 => x_assign_117_reg_24354(5),
      I2 => \xor_ln117_164_reg_24415_reg[5]\(3),
      I3 => \xor_ln117_164_reg_24415_reg[5]_0\(3),
      I4 => \xor_ln117_166_reg_24420_reg[7]\(5),
      I5 => \^q4_reg_0\(5),
      O => \^x_assign_112_reg_24332_reg[7]\(5)
    );
\xor_ln117_166_reg_24420[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q4_reg_0\(6),
      I1 => \xor_ln117_166_reg_24420_reg[7]\(6),
      I2 => x_assign_114_reg_24348(4),
      I3 => x_assign_117_reg_24354(4),
      I4 => x_assign_117_reg_24354(6),
      I5 => x_assign_112_reg_24332(4),
      O => \^x_assign_112_reg_24332_reg[7]\(6)
    );
\xor_ln117_166_reg_24420[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_112_reg_24332(5),
      I1 => x_assign_117_reg_24354(7),
      I2 => x_assign_114_reg_24348(5),
      I3 => x_assign_117_reg_24354(5),
      I4 => \^q4_reg_0\(7),
      I5 => \xor_ln117_166_reg_24420_reg[7]\(7),
      O => \^x_assign_112_reg_24332_reg[7]\(7)
    );
\xor_ln117_171_reg_24303[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_2\,
      I1 => \^q3_reg_0\(4),
      I2 => \xor_ln117_61_reg_23026_reg[4]\,
      I3 => \xor_ln117_173_reg_24315_reg[4]_0\,
      I4 => x_assign_120_reg_24267(4),
      I5 => \xor_ln117_171_reg_24303_reg[4]\,
      O => q1_reg_16(0)
    );
\xor_ln117_171_reg_24303[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[6]_0\,
      I1 => \^dobdo\(4),
      I2 => \^q3_reg_0\(6),
      I3 => x_assign_120_reg_24267(6),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(4),
      O => q1_reg_16(1)
    );
\xor_ln117_171_reg_24303[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[7]\,
      I1 => \^dobdo\(5),
      I2 => \^q3_reg_0\(7),
      I3 => x_assign_120_reg_24267(7),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(5),
      O => q1_reg_16(2)
    );
\xor_ln117_172_reg_24309[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(0),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \^dobdo\(7),
      I4 => \^q3_reg_0\(7),
      I5 => \xor_ln117_172_reg_24309[0]_i_2_n_0\,
      O => q1_reg_4(0)
    );
\xor_ln117_172_reg_24309[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_102_reg_24204(0),
      I1 => \xor_ln117_172_reg_24309_reg[3]\(0),
      I2 => x_assign_105_reg_24226(2),
      I3 => x_assign_102_reg_24204(4),
      I4 => \xor_ln117_172_reg_24309_reg[7]_0\(0),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(0),
      O => \xor_ln117_172_reg_24309[0]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(1),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I3 => \^q3_reg_0\(0),
      I4 => \^dobdo\(0),
      I5 => \xor_ln117_172_reg_24309[1]_i_2_n_0\,
      O => q1_reg_4(1)
    );
\xor_ln117_172_reg_24309[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_102_reg_24204(1),
      I1 => \xor_ln117_172_reg_24309_reg[3]\(1),
      I2 => x_assign_105_reg_24226(3),
      I3 => x_assign_102_reg_24204(5),
      I4 => \xor_ln117_172_reg_24309_reg[7]_0\(1),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(1),
      O => \xor_ln117_172_reg_24309[1]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_172_reg_24309_reg[5]\(0),
      I1 => or_ln127_70_fu_12625_p3(0),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(2),
      I3 => \xor_ln117_172_reg_24309_reg[7]_0\(2),
      I4 => x_assign_102_reg_24204(2),
      I5 => \xor_ln117_172_reg_24309_reg[3]\(2),
      O => \^trunc_ln127_177_reg_24232_reg[1]\
    );
\xor_ln117_172_reg_24309[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_6\,
      I1 => \^q3_reg_3\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \xor_ln117_188_reg_24457_reg[3]\,
      I4 => \xor_ln117_172_reg_24309[3]_i_2_n_0\,
      I5 => \xor_ln117_172_reg_24309_reg[7]\(3),
      O => q1_reg_4(2)
    );
\xor_ln117_172_reg_24309[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_172_reg_24309_reg[5]\(1),
      I1 => or_ln127_70_fu_12625_p3(1),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(3),
      I3 => \xor_ln117_172_reg_24309_reg[7]_0\(3),
      I4 => x_assign_102_reg_24204(3),
      I5 => \xor_ln117_172_reg_24309_reg[3]\(3),
      O => \xor_ln117_172_reg_24309[3]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q1_reg_2\,
      I1 => \xor_ln117_190_reg_24463[4]_i_2_n_0\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \xor_ln117_188_reg_24457_reg[4]\,
      I4 => \xor_ln117_172_reg_24309[4]_i_2_n_0\,
      I5 => \xor_ln117_172_reg_24309_reg[7]\(4),
      O => q1_reg_4(3)
    );
\xor_ln117_172_reg_24309[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_172_reg_24309_reg[7]_0\(4),
      I1 => \xor_ln117_276_reg_25691_reg[7]\(4),
      I2 => or_ln127_70_fu_12625_p3(4),
      I3 => or_ln127_68_fu_12613_p3(2),
      I4 => or_ln127_70_fu_12625_p3(2),
      I5 => \xor_ln117_172_reg_24309_reg[5]\(2),
      O => \xor_ln117_172_reg_24309[4]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_172_reg_24309[5]_i_2_n_0\,
      I1 => \xor_ln117_172_reg_24309_reg[7]\(5),
      I2 => \^q1_reg_3\,
      I3 => \^dobdo\(4),
      I4 => \^q3_reg_0\(4),
      I5 => \xor_ln117_173_reg_24315_reg[4]_0\,
      O => q1_reg_4(4)
    );
\xor_ln117_172_reg_24309[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(3),
      I1 => or_ln127_70_fu_12625_p3(5),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(5),
      I3 => \xor_ln117_172_reg_24309_reg[7]_0\(5),
      I4 => or_ln127_70_fu_12625_p3(3),
      I5 => \xor_ln117_172_reg_24309_reg[5]\(3),
      O => \xor_ln117_172_reg_24309[5]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_172_reg_24309[6]_i_2_n_0\,
      I1 => \^dobdo\(4),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(6),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I4 => \^dobdo\(5),
      I5 => \^q3_reg_0\(5),
      O => q1_reg_4(5)
    );
\xor_ln117_172_reg_24309[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(0),
      I1 => x_assign_102_reg_24204(4),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(6),
      I3 => \xor_ln117_172_reg_24309_reg[7]_0\(6),
      I4 => or_ln127_70_fu_12625_p3(4),
      I5 => x_assign_105_reg_24226(0),
      O => \xor_ln117_172_reg_24309[6]_i_2_n_0\
    );
\xor_ln117_172_reg_24309[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(7),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I3 => \^dobdo\(6),
      I4 => \^q3_reg_0\(6),
      I5 => \xor_ln117_172_reg_24309[7]_i_2_n_0\,
      O => q1_reg_4(6)
    );
\xor_ln117_172_reg_24309[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(1),
      I1 => x_assign_102_reg_24204(5),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(7),
      I3 => \xor_ln117_172_reg_24309_reg[7]_0\(7),
      I4 => or_ln127_70_fu_12625_p3(5),
      I5 => x_assign_105_reg_24226(1),
      O => \xor_ln117_172_reg_24309[7]_i_2_n_0\
    );
\xor_ln117_173_reg_24315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[0]_0\,
      I1 => x_assign_120_reg_24267(7),
      I2 => \^dobdo\(0),
      I3 => \^q3_reg_0\(6),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I5 => x_assign_120_reg_24267(0),
      O => \x_assign_120_reg_24267_reg[6]_0\(0)
    );
\xor_ln117_173_reg_24315[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[1]_0\,
      I1 => x_assign_120_reg_24267(0),
      I2 => \^dobdo\(1),
      I3 => \^q3_reg_0\(7),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(0),
      I5 => x_assign_120_reg_24267(1),
      O => \x_assign_120_reg_24267_reg[6]_0\(1)
    );
\xor_ln117_173_reg_24315[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_188_reg_24457_reg[3]\,
      I1 => x_assign_120_reg_24267(2),
      I2 => \xor_ln117_174_reg_24321_reg[4]\(0),
      I3 => \^q3_reg_13\(0),
      I4 => \^dobdo\(2),
      I5 => \xor_ln117_173_reg_24315_reg[2]\,
      O => \x_assign_120_reg_24267_reg[6]_0\(2)
    );
\xor_ln117_173_reg_24315[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[3]\,
      I1 => \xor_ln117_174_reg_24321_reg[4]\(1),
      I2 => \xor_ln117_188_reg_24457_reg[4]\,
      I3 => x_assign_120_reg_24267(3),
      I4 => \^dobdo\(3),
      I5 => \^q3_reg_11\,
      O => \x_assign_120_reg_24267_reg[6]_0\(3)
    );
\xor_ln117_173_reg_24315[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[4]\,
      I1 => \xor_ln117_174_reg_24321_reg[4]\(2),
      I2 => \xor_ln117_173_reg_24315_reg[4]_0\,
      I3 => x_assign_120_reg_24267(4),
      I4 => \^q3_reg_5\,
      I5 => \xor_ln117_173_reg_24315[4]_i_3_n_0\,
      O => \x_assign_120_reg_24267_reg[6]_0\(4)
    );
\xor_ln117_173_reg_24315[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^dobdo\(4),
      O => \xor_ln117_173_reg_24315[4]_i_3_n_0\
    );
\xor_ln117_173_reg_24315[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[5]\,
      I1 => x_assign_120_reg_24267(4),
      I2 => x_assign_120_reg_24267(5),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I4 => \^q3_reg_0\(3),
      I5 => \^q3_reg_14\,
      O => \x_assign_120_reg_24267_reg[6]_0\(5)
    );
\xor_ln117_173_reg_24315[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[6]_0\,
      I1 => x_assign_120_reg_24267(5),
      I2 => \^dobdo\(6),
      I3 => \^q3_reg_0\(4),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I5 => x_assign_120_reg_24267(6),
      O => \x_assign_120_reg_24267_reg[6]_0\(6)
    );
\xor_ln117_173_reg_24315[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[7]_0\,
      I1 => x_assign_120_reg_24267(6),
      I2 => \^dobdo\(7),
      I3 => \^q3_reg_0\(5),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I5 => x_assign_120_reg_24267(7),
      O => \x_assign_120_reg_24267_reg[6]_0\(7)
    );
\xor_ln117_174_reg_24321[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[7]\(0),
      I1 => x_assign_120_reg_24267(7),
      I2 => \^dobdo\(7),
      I3 => \^q3_reg_0\(7),
      I4 => \^q3_reg_0\(6),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(0),
      O => \x_assign_120_reg_24267_reg[6]\(0)
    );
\xor_ln117_174_reg_24321[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[7]\(1),
      I1 => x_assign_120_reg_24267(0),
      I2 => \^dobdo\(0),
      I3 => \^q3_reg_0\(0),
      I4 => \^q3_reg_0\(7),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(1),
      O => \x_assign_120_reg_24267_reg[6]\(1)
    );
\xor_ln117_174_reg_24321[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[4]\(0),
      I1 => \xor_ln117_174_reg_24321_reg[2]\,
      I2 => \^q3_reg_2\,
      I3 => \^q3_reg_0\(0),
      I4 => \^q3_reg_0\(6),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(2),
      O => \x_assign_120_reg_24267_reg[6]\(2)
    );
\xor_ln117_174_reg_24321[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_4\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(3),
      I3 => \xor_ln117_174_reg_24321_reg[4]\(1),
      I4 => \^q3_reg_3\,
      I5 => \xor_ln117_174_reg_24321_reg[7]\(2),
      O => \x_assign_120_reg_24267_reg[6]\(3)
    );
\xor_ln117_174_reg_24321[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[7]\(3),
      I1 => \xor_ln117_174_reg_24321_reg[4]\(2),
      I2 => \xor_ln117_190_reg_24463[4]_i_2_n_0\,
      I3 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I4 => \^q3_reg_5\,
      I5 => \^q3_reg_0\(6),
      O => \x_assign_120_reg_24267_reg[6]\(4)
    );
\xor_ln117_174_reg_24321[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_120_reg_24267(4),
      I1 => \xor_ln117_174_reg_24321_reg[7]\(4),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I3 => \^q3_reg_0\(4),
      I4 => \^dobdo\(4),
      I5 => \^q3_reg_6\,
      O => \x_assign_120_reg_24267_reg[6]\(5)
    );
\xor_ln117_174_reg_24321[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[7]\(5),
      I1 => x_assign_120_reg_24267(5),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \^q3_reg_0\(4),
      I4 => \^q3_reg_0\(5),
      I5 => \^dobdo\(5),
      O => \x_assign_120_reg_24267_reg[6]\(6)
    );
\xor_ln117_174_reg_24321[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_174_reg_24321_reg[7]\(6),
      I1 => x_assign_120_reg_24267(6),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I3 => \^q3_reg_0\(5),
      I4 => \^q3_reg_0\(6),
      I5 => \^dobdo\(6),
      O => \x_assign_120_reg_24267_reg[6]\(7)
    );
\xor_ln117_187_reg_24489[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_187_reg_24489_reg[3]\(0),
      I1 => \xor_ln117_187_reg_24489_reg[7]_1\(0),
      I2 => x_assign_114_reg_24348(0),
      I3 => x_assign_112_reg_24332(4),
      I4 => or_ln127_76_fu_14139_p3(0),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(0),
      O => \^x_assign_115_reg_24400_reg[0]\
    );
\xor_ln117_187_reg_24489[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_187_reg_24489_reg[3]\(1),
      I1 => \xor_ln117_187_reg_24489_reg[7]_1\(1),
      I2 => x_assign_114_reg_24348(1),
      I3 => x_assign_112_reg_24332(5),
      I4 => or_ln127_76_fu_14139_p3(1),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(1),
      O => \^x_assign_115_reg_24400_reg[1]\
    );
\xor_ln117_187_reg_24489[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_123_reg_23784_reg[2]\,
      I1 => x_assign_132_reg_24425(1),
      I2 => x_assign_134_reg_24436(2),
      I3 => \xor_ln117_187_reg_24489_reg[4]\(0),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(2),
      I5 => q1_reg_i_27_0(2),
      O => \^x_assign_134_reg_24436_reg[4]\(0)
    );
\xor_ln117_187_reg_24489[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_187_reg_24489_reg[7]_1\(2),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(2),
      I2 => x_assign_114_reg_24348(2),
      I3 => \xor_ln117_187_reg_24489_reg[3]\(2),
      I4 => or_ln127_76_fu_14139_p3(2),
      I5 => or_ln127_75_fu_14133_p3(0),
      O => \^xor_ln117_123_reg_23784_reg[2]\
    );
\xor_ln117_187_reg_24489[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_187_reg_24489_reg[7]_0\(3),
      I1 => \xor_ln117_187_reg_24489_reg[7]_1\(3),
      I2 => x_assign_114_reg_24348(3),
      I3 => \xor_ln117_187_reg_24489_reg[3]\(3),
      I4 => or_ln127_76_fu_14139_p3(3),
      I5 => or_ln127_75_fu_14133_p3(1),
      O => \^reg_1839_reg[3]\
    );
\xor_ln117_187_reg_24489[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_194_reg_24405_reg[5]\,
      I1 => q1_reg_i_27_0(4),
      I2 => x_assign_134_reg_24436(4),
      I3 => or_ln127_90_reg_24452(4),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(4),
      I5 => \xor_ln117_187_reg_24489_reg[4]\(2),
      O => \^x_assign_134_reg_24436_reg[4]\(1)
    );
\xor_ln117_187_reg_24489[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(6),
      I1 => x_assign_114_reg_24348(4),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(4),
      I3 => \xor_ln117_187_reg_24489_reg[7]_1\(4),
      I4 => or_ln127_76_fu_14139_p3(4),
      I5 => or_ln127_75_fu_14133_p3(2),
      O => \^trunc_ln127_194_reg_24405_reg[5]\
    );
\xor_ln117_187_reg_24489[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_194_reg_24405_reg[6]\,
      I1 => x_assign_134_reg_24436(4),
      I2 => x_assign_134_reg_24436(5),
      I3 => or_ln127_90_reg_24452(5),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(5),
      I5 => q1_reg_i_27_0(5),
      O => \^x_assign_134_reg_24436_reg[4]\(2)
    );
\xor_ln117_187_reg_24489[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(7),
      I1 => x_assign_114_reg_24348(5),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(5),
      I3 => \xor_ln117_187_reg_24489_reg[7]_1\(5),
      I4 => or_ln127_76_fu_14139_p3(5),
      I5 => or_ln127_75_fu_14133_p3(3),
      O => \^trunc_ln127_194_reg_24405_reg[6]\
    );
\xor_ln117_187_reg_24489[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_187_reg_24489_reg[7]_1\(6),
      I1 => or_ln127_76_fu_14139_p3(0),
      I2 => x_assign_114_reg_24348(6),
      I3 => \xor_ln117_187_reg_24489_reg[7]_0\(6),
      I4 => or_ln127_75_fu_14133_p3(4),
      I5 => or_ln127_76_fu_14139_p3(6),
      O => \^xor_ln117_123_reg_23784_reg[6]\
    );
\xor_ln117_187_reg_24489[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_75_fu_14133_p3(5),
      I1 => or_ln127_76_fu_14139_p3(7),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(7),
      I3 => x_assign_114_reg_24348(7),
      I4 => or_ln127_76_fu_14139_p3(1),
      I5 => \xor_ln117_187_reg_24489_reg[7]_1\(7),
      O => \^trunc_ln127_190_reg_24338_reg[6]\
    );
\xor_ln117_188_reg_24457[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_188_reg_24457[0]_i_2_n_0\,
      I1 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I2 => \^dobdo\(7),
      I3 => \^q3_reg_0\(7),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(0),
      I5 => \^dobdo\(6),
      O => q3_reg_9(0)
    );
\xor_ln117_188_reg_24457[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[7]\(0),
      I1 => x_assign_114_reg_24348(0),
      I2 => \^q4_reg_0\(7),
      I3 => x_assign_117_reg_24354(6),
      I4 => x_assign_114_reg_24348(6),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(0),
      O => \xor_ln117_188_reg_24457[0]_i_2_n_0\
    );
\xor_ln117_188_reg_24457[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_188_reg_24457[1]_i_2_n_0\,
      I1 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I2 => \^q3_reg_0\(0),
      I3 => \^dobdo\(0),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(1),
      I5 => \^dobdo\(7),
      O => q3_reg_9(1)
    );
\xor_ln117_188_reg_24457[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_164_reg_24415_reg[7]\(1),
      I1 => x_assign_114_reg_24348(1),
      I2 => \^q4_reg_0\(0),
      I3 => x_assign_117_reg_24354(7),
      I4 => x_assign_114_reg_24348(7),
      I5 => \xor_ln117_164_reg_24415_reg[7]_0\(1),
      O => \xor_ln117_188_reg_24457[1]_i_2_n_0\
    );
\xor_ln117_188_reg_24457[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_10\,
      I1 => \xor_ln117_47_reg_22926_reg[7]\(2),
      I2 => \^q3_reg_2\,
      I3 => \xor_ln117_63_reg_23032_reg[7]\(0),
      I4 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I5 => \^x_assign_114_reg_24348_reg[7]\(2),
      O => q3_reg_9(2)
    );
\xor_ln117_188_reg_24457[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_6\,
      I1 => \^q3_reg_3\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \xor_ln117_188_reg_24457_reg[3]\,
      I4 => \^x_assign_114_reg_24348_reg[7]\(3),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(3),
      O => q3_reg_9(3)
    );
\xor_ln117_188_reg_24457[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_2\,
      I1 => \xor_ln117_190_reg_24463[4]_i_2_n_0\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \xor_ln117_188_reg_24457_reg[4]\,
      I4 => \^x_assign_114_reg_24348_reg[7]\(4),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(4),
      O => q3_reg_9(4)
    );
\xor_ln117_188_reg_24457[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_114_reg_24348_reg[7]\(5),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(5),
      I2 => \^q1_reg_3\,
      I3 => \^dobdo\(4),
      I4 => \^q3_reg_0\(4),
      I5 => \xor_ln117_173_reg_24315_reg[4]_0\,
      O => q3_reg_9(5)
    );
\xor_ln117_188_reg_24457[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_114_reg_24348_reg[7]\(6),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I2 => \^dobdo\(4),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I4 => \^dobdo\(5),
      I5 => \^q3_reg_0\(5),
      O => q3_reg_9(6)
    );
\xor_ln117_188_reg_24457[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_114_reg_24348_reg[7]\(7),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I2 => \^dobdo\(5),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I4 => \^dobdo\(6),
      I5 => \^q3_reg_0\(6),
      O => q3_reg_9(7)
    );
\xor_ln117_189_reg_24494[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^tmp_389_reg_24410_reg[0]\,
      I1 => x_assign_134_reg_24436(0),
      I2 => or_ln127_90_reg_24452(0),
      I3 => \xor_ln117_189_reg_24494_reg[7]_0\(0),
      I4 => x_assign_132_reg_24425(3),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(0),
      O => \^reg_1846_reg[7]\(0)
    );
\xor_ln117_189_reg_24494[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(0),
      I1 => x_assign_112_reg_24332(4),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(0),
      I3 => \xor_ln117_189_reg_24494_reg[7]_1\(0),
      I4 => x_assign_117_reg_24354(0),
      I5 => x_assign_112_reg_24332(0),
      O => \^tmp_389_reg_24410_reg[0]\
    );
\xor_ln117_189_reg_24494[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_194_reg_24405_reg[0]\,
      I1 => x_assign_132_reg_24425(0),
      I2 => x_assign_134_reg_24436(1),
      I3 => or_ln127_90_reg_24452(0),
      I4 => \xor_ln117_189_reg_24494_reg[7]_0\(1),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(1),
      O => \^reg_1846_reg[7]\(1)
    );
\xor_ln117_189_reg_24494[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(1),
      I1 => x_assign_112_reg_24332(5),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(1),
      I3 => \xor_ln117_189_reg_24494_reg[7]_1\(1),
      I4 => x_assign_117_reg_24354(1),
      I5 => x_assign_112_reg_24332(1),
      O => \^trunc_ln127_194_reg_24405_reg[0]\
    );
\xor_ln117_189_reg_24494[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_117_reg_24354(2),
      I1 => x_assign_112_reg_24332(2),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(2),
      I3 => \xor_ln117_189_reg_24494_reg[7]_1\(2),
      I4 => or_ln127_76_fu_14139_p3(2),
      I5 => or_ln127_75_fu_14133_p3(0),
      O => \^x_assign_117_reg_24354_reg[2]\
    );
\xor_ln117_189_reg_24494[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_112_reg_24332_reg[3]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]_0\(3),
      I2 => x_assign_132_reg_24425(2),
      I3 => x_assign_134_reg_24436(3),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I5 => or_ln127_90_reg_24452(2),
      O => \^reg_1846_reg[7]\(2)
    );
\xor_ln117_189_reg_24494[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_112_reg_24332(3),
      I1 => x_assign_117_reg_24354(3),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(3),
      I3 => \xor_ln117_189_reg_24494_reg[7]_1\(3),
      I4 => or_ln127_76_fu_14139_p3(3),
      I5 => or_ln127_75_fu_14133_p3(1),
      O => \^x_assign_112_reg_24332_reg[3]\
    );
\xor_ln117_189_reg_24494[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(4),
      I1 => or_ln127_75_fu_14133_p3(2),
      I2 => x_assign_117_reg_24354(4),
      I3 => or_ln127_75_fu_14133_p3(4),
      I4 => \xor_ln117_189_reg_24494_reg[7]_1\(4),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(4),
      O => \^trunc_ln127_194_reg_24405_reg[3]\
    );
\xor_ln117_189_reg_24494[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_76_fu_14139_p3(5),
      I1 => or_ln127_75_fu_14133_p3(3),
      I2 => x_assign_117_reg_24354(5),
      I3 => or_ln127_75_fu_14133_p3(5),
      I4 => \xor_ln117_189_reg_24494_reg[7]_1\(5),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(5),
      O => \^trunc_ln127_194_reg_24405_reg[4]\
    );
\xor_ln117_189_reg_24494[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_125_reg_23794_reg[6]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]\(6),
      I2 => x_assign_134_reg_24436(6),
      I3 => or_ln127_90_reg_24452(6),
      I4 => \xor_ln117_189_reg_24494_reg[7]_0\(6),
      I5 => or_ln127_90_reg_24452(5),
      O => \^reg_1846_reg[7]\(3)
    );
\xor_ln117_189_reg_24494[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_189_reg_24494_reg[7]_1\(6),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(6),
      I2 => or_ln127_75_fu_14133_p3(4),
      I3 => or_ln127_76_fu_14139_p3(6),
      I4 => x_assign_117_reg_24354(6),
      I5 => x_assign_112_reg_24332(4),
      O => \^xor_ln117_125_reg_23794_reg[6]\
    );
\xor_ln117_189_reg_24494[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_125_reg_23794_reg[7]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I2 => x_assign_132_reg_24425(3),
      I3 => x_assign_134_reg_24436(7),
      I4 => \xor_ln117_189_reg_24494_reg[7]_0\(7),
      I5 => or_ln127_90_reg_24452(6),
      O => \^reg_1846_reg[7]\(4)
    );
\xor_ln117_189_reg_24494[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_189_reg_24494_reg[7]_1\(7),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(7),
      I2 => or_ln127_75_fu_14133_p3(5),
      I3 => or_ln127_76_fu_14139_p3(7),
      I4 => x_assign_117_reg_24354(7),
      I5 => x_assign_112_reg_24332(5),
      O => \^xor_ln117_125_reg_23794_reg[7]\
    );
\xor_ln117_190_reg_24463[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_112_reg_24332_reg[7]\(0),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(0),
      I3 => \^q3_reg_0\(6),
      I4 => \^q3_reg_0\(7),
      I5 => \^dobdo\(7),
      O => q2_reg(0)
    );
\xor_ln117_190_reg_24463[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_112_reg_24332_reg[7]\(1),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(1),
      I3 => \^q3_reg_0\(7),
      I4 => \^q3_reg_0\(0),
      I5 => \^dobdo\(0),
      O => q2_reg(1)
    );
\xor_ln117_190_reg_24463[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_63_reg_23032_reg[7]\(2),
      I1 => \^q3_reg_0\(6),
      I2 => \^q3_reg_0\(0),
      I3 => \^q3_reg_2\,
      I4 => \xor_ln117_190_reg_24463[2]_i_3_n_0\,
      I5 => \xor_ln117_190_reg_24463_reg[2]\,
      O => q2_reg(2)
    );
\xor_ln117_190_reg_24463[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => \^q3_reg_0\(7),
      I2 => \^dobdo\(7),
      I3 => \^dobdo\(1),
      O => \^q3_reg_2\
    );
\xor_ln117_190_reg_24463[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_117_reg_24354(2),
      I1 => x_assign_112_reg_24332(2),
      I2 => \xor_ln117_166_reg_24420_reg[7]\(2),
      I3 => \^q4_reg_0\(2),
      I4 => \xor_ln117_164_reg_24415_reg[5]\(0),
      I5 => \xor_ln117_164_reg_24415_reg[5]_0\(0),
      O => \xor_ln117_190_reg_24463[2]_i_3_n_0\
    );
\xor_ln117_190_reg_24463[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_11\,
      I1 => \xor_ln117_63_reg_23032_reg[7]\(3),
      I2 => \^x_assign_112_reg_24332_reg[7]\(3),
      I3 => \^q3_reg_3\,
      I4 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I5 => \xor_ln117_190_reg_24463_reg[3]\,
      O => q2_reg(3)
    );
\xor_ln117_190_reg_24463[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_0\(1),
      I2 => \^q3_reg_0\(7),
      O => \^q3_reg_11\
    );
\xor_ln117_190_reg_24463[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => \^q3_reg_0\(7),
      I2 => \^dobdo\(2),
      I3 => \^dobdo\(7),
      O => \^q3_reg_3\
    );
\xor_ln117_190_reg_24463[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_5\,
      I2 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I3 => \xor_ln117_45_reg_22914_reg[4]_0\,
      I4 => \xor_ln117_190_reg_24463[4]_i_2_n_0\,
      I5 => \^x_assign_112_reg_24332_reg[7]\(4),
      O => q2_reg(4)
    );
\xor_ln117_190_reg_24463[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(3),
      I2 => \^dobdo\(3),
      I3 => \^dobdo\(7),
      O => \xor_ln117_190_reg_24463[4]_i_2_n_0\
    );
\xor_ln117_190_reg_24463[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_6\,
      I1 => \^dobdo\(4),
      I2 => \^q3_reg_0\(4),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I4 => \^x_assign_112_reg_24332_reg[7]\(5),
      I5 => \xor_ln117_190_reg_24463_reg[5]\,
      O => q2_reg(5)
    );
\xor_ln117_190_reg_24463[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_112_reg_24332_reg[7]\(6),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(4),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I3 => \^q3_reg_0\(4),
      I4 => \^q3_reg_0\(5),
      I5 => \^dobdo\(5),
      O => q2_reg(6)
    );
\xor_ln117_190_reg_24463[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_112_reg_24332_reg[7]\(7),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I2 => \^q3_reg_0\(5),
      I3 => \^dobdo\(6),
      I4 => \^q3_reg_0\(6),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(5),
      O => q2_reg(7)
    );
\xor_ln117_203_reg_24667[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_126_reg_24535(0),
      I1 => x_assign_127_reg_24541(0),
      I2 => or_ln127_83_fu_15111_p3(0),
      I3 => x_assign_127_reg_24541(4),
      I4 => \xor_ln117_203_reg_24667_reg[7]\(0),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(0),
      O => \^x_assign_126_reg_24535_reg[0]\
    );
\xor_ln117_203_reg_24667[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_126_reg_24535(1),
      I1 => x_assign_127_reg_24541(1),
      I2 => or_ln127_83_fu_15111_p3(1),
      I3 => x_assign_127_reg_24541(5),
      I4 => \xor_ln117_203_reg_24667_reg[7]\(1),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(1),
      O => \^x_assign_126_reg_24535_reg[1]\
    );
\xor_ln117_203_reg_24667[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_127_reg_24541(2),
      I1 => x_assign_126_reg_24535(2),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(2),
      I3 => \xor_ln117_203_reg_24667_reg[7]\(2),
      I4 => or_ln127_83_fu_15111_p3(2),
      I5 => or_ln127_84_fu_15117_p3(0),
      O => \^x_assign_127_reg_24541_reg[2]\
    );
\xor_ln117_203_reg_24667[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_126_reg_24535(3),
      I1 => x_assign_127_reg_24541(3),
      I2 => or_ln127_84_fu_15117_p3(1),
      I3 => or_ln127_83_fu_15111_p3(3),
      I4 => \xor_ln117_203_reg_24667_reg[7]\(3),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(3),
      O => \^x_assign_126_reg_24535_reg[3]\
    );
\xor_ln117_203_reg_24667[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_203_reg_24667_reg[7]\(4),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(4),
      I2 => x_assign_126_reg_24535(4),
      I3 => or_ln127_84_fu_15117_p3(4),
      I4 => or_ln127_83_fu_15111_p3(4),
      I5 => or_ln127_84_fu_15117_p3(2),
      O => \^xor_ln117_139_reg_23972_reg[4]\
    );
\xor_ln117_203_reg_24667[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_139_reg_23972_reg[5]\,
      I1 => q1_reg_i_109_0(5),
      I2 => or_ln127_96_fu_15293_p3(5),
      I3 => x_assign_144_reg_24583(5),
      I4 => or_ln127_95_fu_15287_p3(5),
      I5 => or_ln127_96_fu_15293_p3(4),
      O => \^reg_1870_reg[5]_0\(0)
    );
\xor_ln117_203_reg_24667[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_203_reg_24667_reg[7]\(5),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(5),
      I2 => x_assign_126_reg_24535(5),
      I3 => or_ln127_84_fu_15117_p3(5),
      I4 => or_ln127_83_fu_15111_p3(5),
      I5 => or_ln127_84_fu_15117_p3(3),
      O => \^xor_ln117_139_reg_23972_reg[5]\
    );
\xor_ln117_203_reg_24667[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_127_reg_24541(4),
      I1 => x_assign_126_reg_24535(6),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(6),
      I3 => \xor_ln117_203_reg_24667_reg[7]\(6),
      I4 => or_ln127_83_fu_15111_p3(6),
      I5 => or_ln127_84_fu_15117_p3(4),
      O => \^x_assign_127_reg_24541_reg[6]\
    );
\xor_ln117_203_reg_24667[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_203_reg_24667_reg[7]\(7),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(7),
      I2 => x_assign_126_reg_24535(7),
      I3 => x_assign_127_reg_24541(5),
      I4 => or_ln127_83_fu_15111_p3(7),
      I5 => or_ln127_84_fu_15117_p3(5),
      O => \^xor_ln117_139_reg_23972_reg[7]\
    );
\xor_ln117_205_reg_24677[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_205_reg_24677_reg[7]\(0),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(0),
      I2 => or_ln127_83_fu_15111_p3(0),
      I3 => x_assign_127_reg_24541(4),
      I4 => \xor_ln117_205_reg_24677_reg[3]\(0),
      I5 => x_assign_129_reg_24557(0),
      O => \^xor_ln117_141_reg_23982_reg[0]\
    );
\xor_ln117_205_reg_24677[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_205_reg_24677_reg[7]\(1),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(1),
      I2 => or_ln127_83_fu_15111_p3(1),
      I3 => x_assign_127_reg_24541(5),
      I4 => \xor_ln117_205_reg_24677_reg[3]\(1),
      I5 => x_assign_129_reg_24557(1),
      O => \^xor_ln117_141_reg_23982_reg[1]\
    );
\xor_ln117_205_reg_24677[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_205_reg_24677_reg[7]\(2),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(2),
      I2 => or_ln127_83_fu_15111_p3(2),
      I3 => or_ln127_84_fu_15117_p3(0),
      I4 => \xor_ln117_205_reg_24677_reg[3]\(2),
      I5 => x_assign_129_reg_24557(2),
      O => \^xor_ln117_141_reg_23982_reg[2]\
    );
\xor_ln117_205_reg_24677[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_205_reg_24677_reg[7]\(3),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(3),
      I2 => or_ln127_83_fu_15111_p3(3),
      I3 => or_ln127_84_fu_15117_p3(1),
      I4 => \xor_ln117_205_reg_24677_reg[3]\(3),
      I5 => x_assign_129_reg_24557(3),
      O => \^xor_ln117_141_reg_23982_reg[3]\
    );
\xor_ln117_205_reg_24677[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_83_fu_15111_p3(4),
      I1 => or_ln127_84_fu_15117_p3(2),
      I2 => or_ln127_85_fu_15123_p3(0),
      I3 => or_ln127_83_fu_15111_p3(6),
      I4 => \xor_ln117_205_reg_24677_reg[7]\(4),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(4),
      O => \^trunc_ln127_210_reg_24525_reg[3]\
    );
\xor_ln117_205_reg_24677[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_83_fu_15111_p3(5),
      I1 => or_ln127_84_fu_15117_p3(3),
      I2 => or_ln127_85_fu_15123_p3(1),
      I3 => or_ln127_83_fu_15111_p3(7),
      I4 => \xor_ln117_205_reg_24677_reg[7]\(5),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(5),
      O => \^trunc_ln127_210_reg_24525_reg[4]\
    );
\xor_ln117_205_reg_24677[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_84_fu_15117_p3(4),
      I1 => or_ln127_83_fu_15111_p3(6),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(6),
      I3 => \xor_ln117_205_reg_24677_reg[7]\(6),
      I4 => or_ln127_83_fu_15111_p3(0),
      I5 => x_assign_129_reg_24557(4),
      O => \^trunc_ln127_214_reg_24547_reg[5]\
    );
\xor_ln117_205_reg_24677[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_205_reg_24677_reg[7]\(7),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(7),
      I2 => or_ln127_83_fu_15111_p3(7),
      I3 => or_ln127_84_fu_15117_p3(5),
      I4 => or_ln127_83_fu_15111_p3(1),
      I5 => x_assign_129_reg_24557(5),
      O => \^xor_ln117_141_reg_23982_reg[7]\
    );
\xor_ln117_219_reg_24855[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_138_reg_24723(0),
      I1 => x_assign_139_reg_24729(0),
      I2 => x_assign_136_reg_24707(5),
      I3 => or_ln127_92_fu_16249_p3(0),
      I4 => q3_reg_26(0),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(0),
      O => \^x_assign_138_reg_24723_reg[0]\
    );
\xor_ln117_219_reg_24855[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_138_reg_24723(1),
      I1 => x_assign_139_reg_24729(1),
      I2 => x_assign_136_reg_24707(6),
      I3 => x_assign_139_reg_24729(4),
      I4 => q3_reg_26(1),
      I5 => \xor_ln117_172_reg_24309_reg[7]\(1),
      O => \^x_assign_138_reg_24723_reg[1]\
    );
\xor_ln117_219_reg_24855[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_92_fu_16249_p3(1),
      I1 => or_ln127_91_fu_16243_p3(0),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(2),
      I3 => q3_reg_26(2),
      I4 => x_assign_138_reg_24723(2),
      I5 => x_assign_139_reg_24729(2),
      O => \^trunc_ln127_234_reg_24735_reg[1]_0\
    );
\xor_ln117_219_reg_24855[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_92_fu_16249_p3(2),
      I1 => or_ln127_91_fu_16243_p3(1),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(3),
      I3 => q3_reg_26(3),
      I4 => x_assign_139_reg_24729(3),
      I5 => x_assign_138_reg_24723(3),
      O => \^trunc_ln127_234_reg_24735_reg[2]\
    );
\xor_ln117_219_reg_24855[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_26(4),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(4),
      I2 => or_ln127_92_fu_16249_p3(5),
      I3 => or_ln127_94_fu_16261_p3(1),
      I4 => or_ln127_91_fu_16243_p3(2),
      I5 => or_ln127_92_fu_16249_p3(3),
      O => \^xor_ln117_155_reg_24160_reg[4]\
    );
\xor_ln117_219_reg_24855[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_26(5),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(5),
      I2 => or_ln127_92_fu_16249_p3(6),
      I3 => or_ln127_94_fu_16261_p3(2),
      I4 => or_ln127_91_fu_16243_p3(3),
      I5 => or_ln127_92_fu_16249_p3(4),
      O => \^xor_ln117_155_reg_24160_reg[5]\
    );
\xor_ln117_219_reg_24855[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_26(6),
      I1 => \xor_ln117_172_reg_24309_reg[7]\(6),
      I2 => or_ln127_92_fu_16249_p3(0),
      I3 => or_ln127_94_fu_16261_p3(0),
      I4 => or_ln127_92_fu_16249_p3(5),
      I5 => x_assign_136_reg_24707(4),
      O => \^xor_ln117_155_reg_24160_reg[6]\
    );
\xor_ln117_219_reg_24855[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_138_reg_24723(4),
      I1 => x_assign_139_reg_24729(4),
      I2 => \xor_ln117_172_reg_24309_reg[7]\(7),
      I3 => q3_reg_26(7),
      I4 => or_ln127_92_fu_16249_p3(6),
      I5 => or_ln127_91_fu_16243_p3(4),
      O => \^x_assign_138_reg_24723_reg[7]\
    );
\xor_ln117_221_reg_24865[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_141_reg_24745(0),
      I1 => x_assign_136_reg_24707(0),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      I3 => q1_reg_32(0),
      I4 => x_assign_136_reg_24707(5),
      I5 => or_ln127_92_fu_16249_p3(0),
      O => \^x_assign_141_reg_24745_reg[0]\
    );
\xor_ln117_221_reg_24865[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q1_reg_32(1),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      I2 => x_assign_136_reg_24707(1),
      I3 => x_assign_141_reg_24745(1),
      I4 => x_assign_136_reg_24707(6),
      I5 => x_assign_139_reg_24729(4),
      O => \^xor_ln117_157_reg_24171_reg[1]\
    );
\xor_ln117_221_reg_24865[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_92_fu_16249_p3(1),
      I1 => or_ln127_91_fu_16243_p3(0),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => q1_reg_32(2),
      I4 => x_assign_136_reg_24707(2),
      I5 => x_assign_141_reg_24745(2),
      O => \^trunc_ln127_234_reg_24735_reg[1]\
    );
\xor_ln117_221_reg_24865[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_141_reg_24745(3),
      I1 => x_assign_136_reg_24707(3),
      I2 => or_ln127_91_fu_16243_p3(1),
      I3 => or_ln127_92_fu_16249_p3(2),
      I4 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I5 => q1_reg_32(3),
      O => \^x_assign_141_reg_24745_reg[3]\
    );
\xor_ln117_221_reg_24865[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_93_fu_16255_p3(0),
      I1 => x_assign_136_reg_24707(4),
      I2 => or_ln127_91_fu_16243_p3(2),
      I3 => or_ln127_92_fu_16249_p3(3),
      I4 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      I5 => q1_reg_32(4),
      O => \^trunc_ln127_237_reg_24751_reg[5]\
    );
\xor_ln117_221_reg_24865[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q1_reg_32(5),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      I2 => or_ln127_91_fu_16243_p3(3),
      I3 => or_ln127_92_fu_16249_p3(4),
      I4 => or_ln127_91_fu_16243_p3(4),
      I5 => or_ln127_93_fu_16255_p3(1),
      O => \^xor_ln117_157_reg_24171_reg[5]\
    );
\xor_ln117_221_reg_24865[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q1_reg_32(6),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I2 => or_ln127_92_fu_16249_p3(5),
      I3 => x_assign_136_reg_24707(4),
      I4 => x_assign_136_reg_24707(5),
      I5 => x_assign_141_reg_24745(4),
      O => \^xor_ln117_157_reg_24171_reg[6]\
    );
\xor_ln117_221_reg_24865[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q1_reg_32(7),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I2 => or_ln127_92_fu_16249_p3(6),
      I3 => or_ln127_91_fu_16243_p3(4),
      I4 => x_assign_136_reg_24707(6),
      I5 => x_assign_141_reg_24745(5),
      O => \^xor_ln117_157_reg_24171_reg[7]\
    );
\xor_ln117_235_reg_25043[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_150_reg_24911_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(0),
      I2 => or_ln127_112_fu_17557_p3(0),
      I3 => x_assign_168_reg_24959(0),
      I4 => or_ln127_111_fu_17551_p3(0),
      I5 => x_assign_170_reg_24981(3),
      O => \^reg_1877_reg[0]\(0)
    );
\xor_ln117_235_reg_25043[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_150_reg_24911(0),
      I1 => x_assign_151_reg_24917(0),
      I2 => or_ln127_99_fu_17375_p3(0),
      I3 => x_assign_151_reg_24917(4),
      I4 => \xor_ln117_235_reg_25043_reg[7]\(0),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      O => \^x_assign_150_reg_24911_reg[0]\
    );
\xor_ln117_235_reg_25043[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_150_reg_24911(1),
      I1 => x_assign_151_reg_24917(1),
      I2 => or_ln127_99_fu_17375_p3(1),
      I3 => x_assign_151_reg_24917(5),
      I4 => \xor_ln117_235_reg_25043_reg[7]\(1),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      O => \^x_assign_150_reg_24911_reg[1]\
    );
\xor_ln117_235_reg_25043[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(0),
      I1 => or_ln127_99_fu_17375_p3(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_235_reg_25043_reg[7]\(2),
      I4 => x_assign_150_reg_24911(2),
      I5 => x_assign_151_reg_24917(2),
      O => \^trunc_ln127_254_reg_24923_reg[1]_0\
    );
\xor_ln117_235_reg_25043[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(1),
      I1 => or_ln127_99_fu_17375_p3(3),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I3 => \xor_ln117_235_reg_25043_reg[7]\(3),
      I4 => x_assign_150_reg_24911(3),
      I5 => x_assign_151_reg_24917(3),
      O => \^trunc_ln127_254_reg_24923_reg[2]\
    );
\xor_ln117_235_reg_25043[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(4),
      I1 => x_assign_150_reg_24911(4),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(4),
      I3 => \xor_ln117_235_reg_25043_reg[7]\(4),
      I4 => or_ln127_99_fu_17375_p3(4),
      I5 => or_ln127_100_fu_17381_p3(2),
      O => \^trunc_ln127_254_reg_24923_reg[5]\
    );
\xor_ln117_235_reg_25043[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(5),
      I1 => x_assign_150_reg_24911(5),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      I3 => \xor_ln117_235_reg_25043_reg[7]\(5),
      I4 => or_ln127_99_fu_17375_p3(5),
      I5 => or_ln127_100_fu_17381_p3(3),
      O => \^trunc_ln127_254_reg_24923_reg[6]\
    );
\xor_ln117_235_reg_25043[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_235_reg_25043_reg[7]\(6),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I2 => x_assign_150_reg_24911(6),
      I3 => x_assign_151_reg_24917(4),
      I4 => or_ln127_99_fu_17375_p3(6),
      I5 => or_ln127_100_fu_17381_p3(4),
      O => \^xor_ln117_171_reg_24303_reg[6]\
    );
\xor_ln117_235_reg_25043[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_151_reg_24917(5),
      I1 => x_assign_150_reg_24911(7),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I3 => \xor_ln117_235_reg_25043_reg[7]\(7),
      I4 => or_ln127_99_fu_17375_p3(7),
      I5 => or_ln127_100_fu_17381_p3(5),
      O => \^x_assign_151_reg_24917_reg[7]\
    );
\xor_ln117_237_reg_25053[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_173_reg_24315_reg[0]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(0),
      I2 => x_assign_168_reg_24959(7),
      I3 => x_assign_171_reg_24997(0),
      I4 => x_assign_168_reg_24959(0),
      I5 => or_ln127_112_fu_17557_p3(0),
      O => \^reg_1901_reg[7]\(0)
    );
\xor_ln117_237_reg_25053[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_237_reg_25053_reg[7]\(0),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(0),
      I2 => or_ln127_99_fu_17375_p3(0),
      I3 => x_assign_151_reg_24917(4),
      I4 => \xor_ln117_237_reg_25053_reg[3]\(0),
      I5 => x_assign_153_reg_24933(0),
      O => \^xor_ln117_173_reg_24315_reg[0]\
    );
\xor_ln117_237_reg_25053[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_237_reg_25053_reg[7]\(1),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(1),
      I2 => or_ln127_99_fu_17375_p3(1),
      I3 => x_assign_151_reg_24917(5),
      I4 => \xor_ln117_237_reg_25053_reg[3]\(1),
      I5 => x_assign_153_reg_24933(1),
      O => \^xor_ln117_173_reg_24315_reg[1]\
    );
\xor_ln117_237_reg_25053[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(0),
      I1 => or_ln127_99_fu_17375_p3(2),
      I2 => \xor_ln117_237_reg_25053_reg[7]_0\(2),
      I3 => \xor_ln117_237_reg_25053_reg[7]\(2),
      I4 => \xor_ln117_237_reg_25053_reg[3]\(2),
      I5 => x_assign_153_reg_24933(2),
      O => \^trunc_ln127_254_reg_24923_reg[1]\
    );
\xor_ln117_237_reg_25053[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(1),
      I1 => or_ln127_99_fu_17375_p3(3),
      I2 => \xor_ln117_237_reg_25053_reg[7]_0\(3),
      I3 => \xor_ln117_237_reg_25053_reg[7]\(3),
      I4 => \xor_ln117_237_reg_25053_reg[3]\(3),
      I5 => x_assign_153_reg_24933(3),
      O => \^trunc_ln127_254_reg_24923_reg[2]_0\
    );
\xor_ln117_237_reg_25053[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_99_fu_17375_p3(4),
      I1 => or_ln127_100_fu_17381_p3(2),
      I2 => or_ln127_101_fu_17387_p3(0),
      I3 => or_ln127_99_fu_17375_p3(6),
      I4 => \xor_ln117_237_reg_25053_reg[7]\(4),
      I5 => \xor_ln117_237_reg_25053_reg[7]_0\(4),
      O => \^trunc_ln127_250_reg_24901_reg[3]\
    );
\xor_ln117_237_reg_25053[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_99_fu_17375_p3(5),
      I1 => or_ln127_100_fu_17381_p3(3),
      I2 => or_ln127_101_fu_17387_p3(1),
      I3 => or_ln127_99_fu_17375_p3(7),
      I4 => \xor_ln117_237_reg_25053_reg[7]\(5),
      I5 => \xor_ln117_237_reg_25053_reg[7]_0\(5),
      O => \^trunc_ln127_250_reg_24901_reg[4]\
    );
\xor_ln117_237_reg_25053[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_237_reg_25053_reg[7]\(6),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(6),
      I2 => or_ln127_99_fu_17375_p3(6),
      I3 => or_ln127_100_fu_17381_p3(4),
      I4 => or_ln127_99_fu_17375_p3(0),
      I5 => x_assign_153_reg_24933(4),
      O => \^xor_ln117_173_reg_24315_reg[6]\
    );
\xor_ln117_237_reg_25053[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_173_reg_24315_reg[7]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(7),
      I2 => or_ln127_113_fu_17563_p3(6),
      I3 => x_assign_168_reg_24959(6),
      I4 => x_assign_168_reg_24959(7),
      I5 => x_assign_170_reg_24981(3),
      O => \^reg_1901_reg[7]\(1)
    );
\xor_ln117_237_reg_25053[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_237_reg_25053_reg[7]\(7),
      I1 => \xor_ln117_237_reg_25053_reg[7]_0\(7),
      I2 => or_ln127_99_fu_17375_p3(7),
      I3 => or_ln127_100_fu_17381_p3(5),
      I4 => or_ln127_99_fu_17375_p3(1),
      I5 => x_assign_153_reg_24933(5),
      O => \^xor_ln117_173_reg_24315_reg[7]\
    );
\xor_ln117_251_reg_25231[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_270_reg_25089_reg[1]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(2),
      I2 => x_assign_180_reg_25147(1),
      I3 => x_assign_182_reg_25169(2),
      I4 => or_ln127_120_fu_18689_p3(0),
      I5 => or_ln127_119_fu_18683_p3(0),
      O => \^reg_1877_reg[6]_0\(0)
    );
\xor_ln117_251_reg_25231[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_270_reg_25089_reg[2]_0\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => x_assign_180_reg_25147(2),
      I3 => x_assign_182_reg_25169(3),
      I4 => or_ln127_120_fu_18689_p3(1),
      I5 => or_ln127_119_fu_18683_p3(1),
      O => \^reg_1877_reg[6]_0\(1)
    );
\xor_ln117_251_reg_25231[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_279_reg_25137_reg[5]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(4),
      I2 => x_assign_182_reg_25169(4),
      I3 => or_ln127_122_fu_18701_p3(4),
      I4 => or_ln127_119_fu_18683_p3(2),
      I5 => or_ln127_120_fu_18689_p3(2),
      O => \^reg_1877_reg[6]_0\(2)
    );
\xor_ln117_251_reg_25231[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^tmp_559_reg_25142_reg[0]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I2 => or_ln127_120_fu_18689_p3(3),
      I3 => or_ln127_122_fu_18701_p3(6),
      I4 => x_assign_182_reg_25169(5),
      I5 => x_assign_181_reg_25153(2),
      O => \^reg_1877_reg[6]_0\(3)
    );
\xor_ln117_253_reg_25241[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^tmp_549_reg_25116_reg[0]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(0),
      I2 => x_assign_183_reg_25185(0),
      I3 => x_assign_180_reg_25147(3),
      I4 => or_ln127_122_fu_18701_p3(0),
      I5 => x_assign_182_reg_25169(0),
      O => \^reg_1901_reg[7]_0\(0)
    );
\xor_ln117_253_reg_25241[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_163_reg_25105_reg[7]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(1),
      I2 => or_ln127_121_fu_18695_p3(0),
      I3 => or_ln127_122_fu_18701_p3(0),
      I4 => x_assign_182_reg_25169(1),
      I5 => x_assign_180_reg_25147(0),
      O => \^reg_1901_reg[7]_0\(1)
    );
\xor_ln117_253_reg_25241[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_270_reg_25089_reg[2]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(3),
      I2 => or_ln127_122_fu_18701_p3(2),
      I3 => or_ln127_121_fu_18695_p3(2),
      I4 => x_assign_182_reg_25169(3),
      I5 => x_assign_180_reg_25147(2),
      O => \^reg_1901_reg[7]_0\(2)
    );
\xor_ln117_253_reg_25241[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_270_reg_25089_reg[3]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(4),
      I2 => or_ln127_122_fu_18701_p3(3),
      I3 => or_ln127_121_fu_18695_p3(3),
      I4 => or_ln127_122_fu_18701_p3(4),
      I5 => x_assign_182_reg_25169(4),
      O => \^reg_1901_reg[7]_0\(3)
    );
\xor_ln117_253_reg_25241[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^reg_1883_reg[6]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(6),
      I2 => or_ln127_120_fu_18689_p3(3),
      I3 => or_ln127_122_fu_18701_p3(6),
      I4 => or_ln127_122_fu_18701_p3(5),
      I5 => or_ln127_121_fu_18695_p3(5),
      O => \^reg_1901_reg[7]_0\(4)
    );
\xor_ln117_253_reg_25241[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^reg_1883_reg[7]\,
      I1 => \xor_ln117_253_reg_25241_reg[7]\(7),
      I2 => or_ln127_121_fu_18695_p3(6),
      I3 => or_ln127_122_fu_18701_p3(6),
      I4 => x_assign_180_reg_25147(3),
      I5 => x_assign_182_reg_25169(6),
      O => \^reg_1901_reg[7]_0\(5)
    );
\xor_ln117_269_reg_25429[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_205_reg_24677_reg[1]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(1),
      I2 => or_ln127_129_fu_19827_p3(0),
      I3 => x_assign_192_reg_25340(0),
      I4 => x_assign_194_reg_25362(0),
      I5 => x_assign_192_reg_25340(1),
      O => \^z_130_reg_25335_reg[7]\(0)
    );
\xor_ln117_269_reg_25429[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_290_reg_25277_reg[2]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(3),
      I2 => \xor_ln117_269_reg_25429_reg[4]\(1),
      I3 => or_ln127_129_fu_19827_p3(2),
      I4 => x_assign_194_reg_25362(2),
      I5 => x_assign_192_reg_25340(3),
      O => \^z_130_reg_25335_reg[7]\(1)
    );
\xor_ln117_269_reg_25429[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_294_reg_25299_reg[3]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(4),
      I2 => \xor_ln117_269_reg_25429_reg[4]\(2),
      I3 => or_ln127_129_fu_19827_p3(3),
      I4 => x_assign_192_reg_25340(4),
      I5 => or_ln127_128_fu_19821_p3(4),
      O => \^z_130_reg_25335_reg[7]\(2)
    );
\xor_ln117_269_reg_25429[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_294_reg_25299_reg[4]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(5),
      I2 => or_ln127_129_fu_19827_p3(4),
      I3 => x_assign_192_reg_25340(4),
      I4 => x_assign_192_reg_25340(5),
      I5 => or_ln127_128_fu_19821_p3(5),
      O => \^z_130_reg_25335_reg[7]\(3)
    );
\xor_ln117_269_reg_25429[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_294_reg_25299_reg[5]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(6),
      I2 => or_ln127_129_fu_19827_p3(5),
      I3 => x_assign_192_reg_25340(5),
      I4 => x_assign_192_reg_25340(6),
      I5 => or_ln127_128_fu_19821_p3(6),
      O => \^z_130_reg_25335_reg[7]\(4)
    );
\xor_ln117_269_reg_25429[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_294_reg_25299_reg[6]\,
      I1 => \xor_ln117_269_reg_25429_reg[7]\(7),
      I2 => or_ln127_129_fu_19827_p3(6),
      I3 => x_assign_192_reg_25340(6),
      I4 => x_assign_192_reg_25340(7),
      I5 => x_assign_194_reg_25362(3),
      O => \^z_130_reg_25335_reg[7]\(5)
    );
\xor_ln117_276_reg_25691[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_199_reg_25649(1),
      I1 => x_assign_198_reg_25643(1),
      I2 => x_assign_201_reg_25665(5),
      I3 => x_assign_198_reg_25643(7),
      I4 => \xor_ln117_276_reg_25691_reg[7]_0\(1),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(1),
      O => \^x_assign_199_reg_25649_reg[7]\(0)
    );
\xor_ln117_276_reg_25691[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_133_fu_21591_p3(0),
      I1 => \xor_ln117_276_reg_25691_reg[5]\(0),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(2),
      I3 => \xor_ln117_276_reg_25691_reg[7]_0\(2),
      I4 => x_assign_199_reg_25649(2),
      I5 => x_assign_198_reg_25643(2),
      O => \^x_assign_199_reg_25649_reg[7]\(1)
    );
\xor_ln117_276_reg_25691[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_133_fu_21591_p3(1),
      I1 => \xor_ln117_276_reg_25691_reg[5]\(1),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(3),
      I3 => \xor_ln117_276_reg_25691_reg[7]_0\(3),
      I4 => x_assign_199_reg_25649(3),
      I5 => x_assign_198_reg_25643(3),
      O => \^x_assign_199_reg_25649_reg[7]\(2)
    );
\xor_ln117_276_reg_25691[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(0),
      I1 => x_assign_198_reg_25643(4),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(4),
      I3 => \xor_ln117_276_reg_25691_reg[7]_0\(4),
      I4 => \xor_ln117_276_reg_25691_reg[5]\(2),
      I5 => or_ln127_133_fu_21591_p3(2),
      O => \^x_assign_199_reg_25649_reg[7]\(3)
    );
\xor_ln117_276_reg_25691[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(1),
      I1 => x_assign_198_reg_25643(5),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(5),
      I3 => \xor_ln117_276_reg_25691_reg[7]_0\(5),
      I4 => \xor_ln117_276_reg_25691_reg[5]\(3),
      I5 => or_ln127_133_fu_21591_p3(3),
      O => \^x_assign_199_reg_25649_reg[7]\(4)
    );
\xor_ln117_276_reg_25691[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_276_reg_25691_reg[7]_0\(6),
      I1 => \xor_ln117_276_reg_25691_reg[7]\(6),
      I2 => x_assign_198_reg_25643(6),
      I3 => x_assign_199_reg_25649(4),
      I4 => x_assign_198_reg_25643(4),
      I5 => or_ln127_133_fu_21591_p3(4),
      O => \^x_assign_199_reg_25649_reg[7]\(5)
    );
\xor_ln117_276_reg_25691[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_199_reg_25649(5),
      I1 => x_assign_198_reg_25643(7),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(7),
      I3 => \xor_ln117_276_reg_25691_reg[7]_0\(7),
      I4 => x_assign_198_reg_25643(5),
      I5 => or_ln127_133_fu_21591_p3(5),
      O => \^x_assign_199_reg_25649_reg[7]\(6)
    );
\xor_ln117_278_reg_25701[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_198_reg_25643(6),
      I1 => x_assign_201_reg_25665(4),
      I2 => x_assign_201_reg_25665(0),
      I3 => \q3_reg_i_79__0_0\(0),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(0),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(0),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(0)
    );
\xor_ln117_278_reg_25701[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_198_reg_25643(7),
      I1 => x_assign_201_reg_25665(5),
      I2 => x_assign_201_reg_25665(1),
      I3 => \q3_reg_i_79__0_0\(1),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(1),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(1),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(1)
    );
\xor_ln117_278_reg_25701[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \q3_reg_i_79__0_0\(2),
      I1 => x_assign_201_reg_25665(2),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(2),
      I3 => \xor_ln117_278_reg_25701_reg[7]\(2),
      I4 => \xor_ln117_276_reg_25691_reg[5]\(0),
      I5 => or_ln127_133_fu_21591_p3(0),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(2)
    );
\xor_ln117_278_reg_25701[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_131_fu_21579_p3(2),
      I1 => or_ln127_133_fu_21591_p3(4),
      I2 => \xor_ln117_276_reg_25691_reg[5]\(2),
      I3 => or_ln127_133_fu_21591_p3(2),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(4),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(4),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(3)
    );
\xor_ln117_278_reg_25701[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_131_fu_21579_p3(3),
      I1 => or_ln127_133_fu_21591_p3(5),
      I2 => \xor_ln117_276_reg_25691_reg[5]\(3),
      I3 => or_ln127_133_fu_21591_p3(3),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(5),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(4)
    );
\xor_ln117_278_reg_25701[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_133_fu_21591_p3(4),
      I1 => x_assign_198_reg_25643(4),
      I2 => or_ln127_131_fu_21579_p3(0),
      I3 => x_assign_201_reg_25665(4),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(6),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(6),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(5)
    );
\xor_ln117_278_reg_25701[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_133_fu_21591_p3(5),
      I1 => x_assign_198_reg_25643(5),
      I2 => or_ln127_131_fu_21579_p3(1),
      I3 => x_assign_201_reg_25665(5),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I5 => \xor_ln117_278_reg_25701_reg[7]\(7),
      O => \^trunc_ln127_337_reg_25671_reg[6]\(6)
    );
\xor_ln117_296_reg_25612[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(0),
      I1 => x_assign_186_reg_25475(0),
      I2 => x_assign_189_reg_25497(4),
      I3 => x_assign_186_reg_25475(4),
      I4 => \xor_ln117_296_reg_25612_reg[7]\(0),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(0),
      O => \^x_assign_187_reg_25481_reg[0]\
    );
\xor_ln117_296_reg_25612[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(1),
      I1 => x_assign_186_reg_25475(1),
      I2 => x_assign_189_reg_25497(5),
      I3 => x_assign_186_reg_25475(5),
      I4 => \xor_ln117_296_reg_25612_reg[7]\(1),
      I5 => \xor_ln117_276_reg_25691_reg[7]\(1),
      O => \^x_assign_187_reg_25481_reg[1]\
    );
\xor_ln117_296_reg_25612[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_186_reg_25475(2),
      I1 => x_assign_187_reg_25481(2),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(2),
      I3 => \xor_ln117_296_reg_25612_reg[7]\(2),
      I4 => or_ln127_125_fu_20783_p3(0),
      I5 => or_ln127_126_fu_20789_p3(0),
      O => \^x_assign_186_reg_25475_reg[2]\
    );
\xor_ln117_296_reg_25612[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_126_fu_20789_p3(1),
      I1 => or_ln127_125_fu_20783_p3(1),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(3),
      I3 => \xor_ln117_296_reg_25612_reg[7]\(3),
      I4 => x_assign_187_reg_25481(3),
      I5 => x_assign_186_reg_25475(3),
      O => \^trunc_ln127_319_reg_25513_reg[2]\
    );
\xor_ln117_296_reg_25612[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_296_reg_25612_reg[7]\(4),
      I1 => \xor_ln117_276_reg_25691_reg[7]\(4),
      I2 => or_ln127_126_fu_20789_p3(4),
      I3 => or_ln127_124_fu_20777_p3(0),
      I4 => or_ln127_125_fu_20783_p3(2),
      I5 => or_ln127_126_fu_20789_p3(2),
      O => \^xor_ln117_220_reg_24860_reg[4]\
    );
\xor_ln117_296_reg_25612[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_296_reg_25612_reg[7]\(5),
      I1 => \xor_ln117_276_reg_25691_reg[7]\(5),
      I2 => or_ln127_126_fu_20789_p3(5),
      I3 => or_ln127_124_fu_20777_p3(1),
      I4 => or_ln127_125_fu_20783_p3(3),
      I5 => or_ln127_126_fu_20789_p3(3),
      O => \^xor_ln117_220_reg_24860_reg[5]\
    );
\xor_ln117_296_reg_25612[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(4),
      I1 => x_assign_186_reg_25475(4),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(6),
      I3 => \xor_ln117_296_reg_25612_reg[7]\(6),
      I4 => or_ln127_126_fu_20789_p3(4),
      I5 => or_ln127_125_fu_20783_p3(4),
      O => \^x_assign_187_reg_25481_reg[6]\
    );
\xor_ln117_296_reg_25612[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_187_reg_25481(5),
      I1 => x_assign_186_reg_25475(5),
      I2 => \xor_ln117_276_reg_25691_reg[7]\(7),
      I3 => \xor_ln117_296_reg_25612_reg[7]\(7),
      I4 => or_ln127_126_fu_20789_p3(5),
      I5 => or_ln127_125_fu_20783_p3(5),
      O => \^x_assign_187_reg_25481_reg[7]\
    );
\xor_ln117_298_reg_25622[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_298_reg_25622_reg[7]\(0),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(0),
      I2 => x_assign_189_reg_25497(4),
      I3 => x_assign_186_reg_25475(4),
      I4 => x_assign_184_reg_25459(0),
      I5 => x_assign_189_reg_25497(0),
      O => \^xor_ln117_222_reg_24870_reg[0]\
    );
\xor_ln117_298_reg_25622[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_298_reg_25622_reg[7]\(1),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(1),
      I2 => x_assign_189_reg_25497(5),
      I3 => x_assign_186_reg_25475(5),
      I4 => x_assign_184_reg_25459(1),
      I5 => x_assign_189_reg_25497(1),
      O => \^xor_ln117_222_reg_24870_reg[1]\
    );
\xor_ln117_298_reg_25622[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_189_reg_25497(2),
      I1 => x_assign_184_reg_25459(2),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(2),
      I3 => \xor_ln117_298_reg_25622_reg[7]\(2),
      I4 => or_ln127_125_fu_20783_p3(0),
      I5 => or_ln127_126_fu_20789_p3(0),
      O => \^x_assign_189_reg_25497_reg[2]\
    );
\xor_ln117_298_reg_25622[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_126_fu_20789_p3(1),
      I1 => or_ln127_125_fu_20783_p3(1),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I3 => \xor_ln117_298_reg_25622_reg[7]\(3),
      I4 => x_assign_184_reg_25459(3),
      I5 => x_assign_189_reg_25497(3),
      O => \^trunc_ln127_319_reg_25513_reg[2]_0\
    );
\xor_ln117_298_reg_25622[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_123_fu_20771_p3(0),
      I1 => or_ln127_125_fu_20783_p3(4),
      I2 => or_ln127_125_fu_20783_p3(2),
      I3 => or_ln127_126_fu_20789_p3(2),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(4),
      I5 => \xor_ln117_298_reg_25622_reg[7]\(4),
      O => \^trunc_ln127_310_reg_25465_reg[5]\
    );
\xor_ln117_298_reg_25622[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_123_fu_20771_p3(1),
      I1 => or_ln127_125_fu_20783_p3(5),
      I2 => or_ln127_125_fu_20783_p3(3),
      I3 => or_ln127_126_fu_20789_p3(3),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I5 => \xor_ln117_298_reg_25622_reg[7]\(5),
      O => \^trunc_ln127_310_reg_25465_reg[6]\
    );
\xor_ln117_298_reg_25622[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_189_reg_25497(4),
      I1 => x_assign_184_reg_25459(4),
      I2 => or_ln127_126_fu_20789_p3(4),
      I3 => or_ln127_125_fu_20783_p3(4),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(6),
      I5 => \xor_ln117_298_reg_25622_reg[7]\(6),
      O => \^x_assign_189_reg_25497_reg[6]\
    );
\xor_ln117_298_reg_25622[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_298_reg_25622_reg[7]\(7),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I2 => or_ln127_126_fu_20789_p3(5),
      I3 => or_ln127_125_fu_20783_p3(5),
      I4 => x_assign_184_reg_25459(5),
      I5 => x_assign_189_reg_25497(5),
      O => \^xor_ln117_222_reg_24870_reg[7]\
    );
\xor_ln117_37_reg_22984[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_21_reg_22846(6),
      I1 => x_assign_18_reg_22937(6),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(0),
      I3 => \xor_ln117_37_reg_22984_reg[7]_0\(0),
      I4 => x_assign_18_reg_22937(0),
      I5 => \^q3_reg_0\(7),
      O => \^x_assign_18_reg_22937_reg[5]\(0)
    );
\xor_ln117_37_reg_22984[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_21_reg_22846(7),
      I1 => x_assign_18_reg_22937(7),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(1),
      I3 => \xor_ln117_37_reg_22984_reg[7]_0\(1),
      I4 => x_assign_18_reg_22937(1),
      I5 => \^q3_reg_0\(0),
      O => \^x_assign_18_reg_22937_reg[5]\(1)
    );
\xor_ln117_37_reg_22984[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_37_reg_22984_reg[5]\(0),
      I1 => \xor_ln117_37_reg_22984_reg[5]_0\(0),
      I2 => \xor_ln117_37_reg_22984_reg[7]_0\(2),
      I3 => x_assign_18_reg_22937(2),
      I4 => \xor_ln117_37_reg_22984_reg[7]\(2),
      I5 => \^q3_reg_4\,
      O => \^x_assign_18_reg_22937_reg[5]\(2)
    );
\xor_ln117_37_reg_22984[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(2),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(3),
      I3 => x_assign_18_reg_22937(3),
      I4 => \xor_ln117_37_reg_22984_reg[7]_0\(3),
      I5 => \xor_ln117_37_reg_22984_reg[3]\,
      O => \^x_assign_18_reg_22937_reg[5]\(3)
    );
\xor_ln117_37_reg_22984[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \^q3_reg_0\(7),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(4),
      I3 => x_assign_18_reg_22937(4),
      I4 => \xor_ln117_37_reg_22984_reg[7]_0\(4),
      I5 => \xor_ln117_37_reg_22984_reg[4]\,
      O => \^x_assign_18_reg_22937_reg[5]\(4)
    );
\xor_ln117_37_reg_22984[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(4),
      I1 => x_assign_18_reg_22937(5),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(5),
      I3 => \xor_ln117_37_reg_22984_reg[7]_0\(5),
      I4 => \xor_ln117_37_reg_22984_reg[5]_0\(3),
      I5 => \xor_ln117_37_reg_22984_reg[5]\(3),
      O => \^x_assign_18_reg_22937_reg[5]\(5)
    );
\xor_ln117_37_reg_22984[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_18_reg_22937(4),
      I1 => x_assign_21_reg_22846(4),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(6),
      I3 => x_assign_18_reg_22937(6),
      I4 => \xor_ln117_37_reg_22984_reg[7]_0\(6),
      I5 => \^q3_reg_0\(5),
      O => \^x_assign_18_reg_22937_reg[5]\(6)
    );
\xor_ln117_37_reg_22984[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_18_reg_22937(5),
      I1 => x_assign_21_reg_22846(5),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(7),
      I3 => x_assign_18_reg_22937(7),
      I4 => \xor_ln117_37_reg_22984_reg[7]_0\(7),
      I5 => \^q3_reg_0\(6),
      O => \^x_assign_18_reg_22937_reg[5]\(7)
    );
\xor_ln117_39_reg_22989[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_18_reg_22937(6),
      I1 => x_assign_21_reg_22846(6),
      I2 => x_assign_16_reg_22892(0),
      I3 => x_assign_21_reg_22846(0),
      I4 => \^q3_reg_0\(0),
      I5 => \xor_ln117_39_reg_22989_reg[7]\(0),
      O => \^pt_load_3_reg_22456_reg[7]\(0)
    );
\xor_ln117_39_reg_22989[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_21_reg_22846(1),
      I1 => x_assign_16_reg_22892(1),
      I2 => \^q3_reg_0\(1),
      I3 => \xor_ln117_39_reg_22989_reg[7]\(1),
      I4 => x_assign_21_reg_22846(7),
      I5 => x_assign_18_reg_22937(7),
      O => \^pt_load_3_reg_22456_reg[7]\(1)
    );
\xor_ln117_39_reg_22989[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_21_reg_22846(2),
      I1 => x_assign_16_reg_22892(2),
      I2 => \^q3_reg_0\(2),
      I3 => \xor_ln117_39_reg_22989_reg[7]\(2),
      I4 => \xor_ln117_37_reg_22984_reg[5]_0\(0),
      I5 => \xor_ln117_37_reg_22984_reg[5]\(0),
      O => \^pt_load_3_reg_22456_reg[7]\(2)
    );
\xor_ln117_39_reg_22989[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_37_reg_22984_reg[5]\(1),
      I1 => \xor_ln117_37_reg_22984_reg[5]_0\(1),
      I2 => \xor_ln117_39_reg_22989_reg[7]\(3),
      I3 => \^q3_reg_0\(3),
      I4 => x_assign_21_reg_22846(3),
      I5 => x_assign_16_reg_22892(3),
      O => \^pt_load_3_reg_22456_reg[7]\(3)
    );
\xor_ln117_39_reg_22989[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_11_fu_5082_p3(4),
      I1 => x_assign_21_reg_22846(4),
      I2 => \xor_ln117_37_reg_22984_reg[5]_0\(2),
      I3 => \xor_ln117_37_reg_22984_reg[5]\(2),
      I4 => \xor_ln117_39_reg_22989_reg[7]\(4),
      I5 => \^q3_reg_0\(4),
      O => \^pt_load_3_reg_22456_reg[7]\(4)
    );
\xor_ln117_39_reg_22989[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_11_fu_5082_p3(5),
      I1 => x_assign_21_reg_22846(5),
      I2 => \xor_ln117_37_reg_22984_reg[5]_0\(3),
      I3 => \xor_ln117_37_reg_22984_reg[5]\(3),
      I4 => \xor_ln117_39_reg_22989_reg[7]\(5),
      I5 => \^q3_reg_0\(5),
      O => \^pt_load_3_reg_22456_reg[7]\(5)
    );
\xor_ln117_39_reg_22989[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_39_reg_22989_reg[7]\(6),
      I1 => \^q3_reg_0\(6),
      I2 => x_assign_18_reg_22937(4),
      I3 => x_assign_21_reg_22846(4),
      I4 => x_assign_16_reg_22892(4),
      I5 => x_assign_21_reg_22846(6),
      O => \^pt_load_3_reg_22456_reg[7]\(6)
    );
\xor_ln117_39_reg_22989[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_39_reg_22989_reg[7]\(7),
      I1 => \^q3_reg_0\(7),
      I2 => x_assign_18_reg_22937(5),
      I3 => x_assign_21_reg_22846(5),
      I4 => x_assign_16_reg_22892(5),
      I5 => x_assign_21_reg_22846(7),
      O => \^pt_load_3_reg_22456_reg[7]\(7)
    );
\xor_ln117_45_reg_22914[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_45_reg_22914_reg[7]_0\(0),
      I1 => \xor_ln117_47_reg_22926_reg[1]\(0),
      I2 => \^q3_reg_0\(7),
      I3 => \^dobdo\(7),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I5 => \^dobdo\(6),
      O => \xor_ln117_21_reg_22795_reg[7]\(0)
    );
\xor_ln117_45_reg_22914[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^q3_reg_0\(0),
      I2 => \xor_ln117_47_reg_22926_reg[1]\(1),
      I3 => \xor_ln117_45_reg_22914_reg[7]_0\(1),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I5 => \^dobdo\(7),
      O => \xor_ln117_21_reg_22795_reg[7]\(1)
    );
\xor_ln117_45_reg_22914[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_2\,
      I1 => \xor_ln117_45_reg_22914_reg[4]_0\,
      I2 => \xor_ln117_47_reg_22926_reg[1]\(2),
      I3 => \xor_ln117_45_reg_22914_reg[7]_0\(2),
      I4 => \^q3_reg_6\,
      I5 => \^q1_reg_3\,
      O => \xor_ln117_21_reg_22795_reg[7]\(2)
    );
\xor_ln117_45_reg_22914[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_3\,
      I1 => \xor_ln117_190_reg_24463_reg[5]\,
      I2 => \xor_ln117_47_reg_22926_reg[1]\(3),
      I3 => \xor_ln117_45_reg_22914_reg[7]_0\(3),
      I4 => \^q3_reg_0\(4),
      I5 => \^dobdo\(4),
      O => \xor_ln117_21_reg_22795_reg[7]\(3)
    );
\xor_ln117_45_reg_22914[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_45_reg_22914_reg[7]_0\(4),
      I1 => \xor_ln117_47_reg_22926_reg[1]\(4),
      I2 => \^q3_reg_0\(5),
      I3 => \^dobdo\(5),
      I4 => \^dobdo\(4),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(4),
      O => \xor_ln117_21_reg_22795_reg[7]\(4)
    );
\xor_ln117_45_reg_22914[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_45_reg_22914_reg[7]_0\(5),
      I1 => \xor_ln117_47_reg_22926_reg[1]\(5),
      I2 => \^q3_reg_0\(6),
      I3 => \^dobdo\(6),
      I4 => \^dobdo\(5),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(5),
      O => \xor_ln117_21_reg_22795_reg[7]\(5)
    );
\xor_ln117_46_reg_22920[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => \^q3_reg_0\(7),
      I2 => \^dobdo\(4),
      I3 => \^q3_reg_0\(6),
      O => q3_reg_12
    );
\xor_ln117_46_reg_22920[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^dobdo\(5),
      O => \^q3_reg_14\
    );
\xor_ln117_47_reg_22926[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[6]\(0),
      I1 => \^q3_reg_0\(6),
      I2 => \xor_ln117_47_reg_22926_reg[1]\(4),
      I3 => \xor_ln117_47_reg_22926_reg[7]\(0),
      I4 => \^q3_reg_0\(7),
      I5 => \^dobdo\(7),
      O => D(0)
    );
\xor_ln117_47_reg_22926[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[6]\(1),
      I1 => \xor_ln117_47_reg_22926_reg[1]\(5),
      I2 => \^dobdo\(0),
      I3 => \^q3_reg_0\(0),
      I4 => \^q3_reg_0\(7),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(1),
      O => D(1)
    );
\xor_ln117_47_reg_22926[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_0\(0),
      I2 => \xor_ln117_47_reg_22926_reg[7]\(2),
      I3 => \^q3_reg_2\,
      I4 => \xor_ln117_47_reg_22926_reg[2]\,
      I5 => \xor_ln117_47_reg_22926_reg[6]\(2),
      O => D(2)
    );
\xor_ln117_47_reg_22926[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_3\,
      I1 => \xor_ln117_47_reg_22926_reg[7]\(3),
      I2 => \^q3_reg_4\,
      I3 => \^q3_reg_0\(6),
      I4 => \xor_ln117_47_reg_22926_reg[3]\,
      I5 => \xor_ln117_47_reg_22926_reg[6]\(3),
      O => D(3)
    );
\xor_ln117_47_reg_22926[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[6]\(4),
      I1 => \xor_ln117_47_reg_22926_reg[4]\,
      I2 => \xor_ln117_47_reg_22926_reg[7]\(4),
      I3 => \^q3_reg_5\,
      I4 => \^q3_reg_0\(6),
      I5 => \xor_ln117_190_reg_24463[4]_i_2_n_0\,
      O => D(4)
    );
\xor_ln117_47_reg_22926[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[6]\(5),
      I1 => \xor_ln117_47_reg_22926_reg[7]\(5),
      I2 => \xor_ln117_47_reg_22926_reg[5]\,
      I3 => \^q3_reg_6\,
      I4 => \^dobdo\(4),
      I5 => \^q3_reg_0\(4),
      O => D(5)
    );
\xor_ln117_47_reg_22926[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[6]\(6),
      I1 => \^q3_reg_0\(4),
      I2 => \xor_ln117_47_reg_22926_reg[1]\(2),
      I3 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I4 => \^q3_reg_0\(5),
      I5 => \^dobdo\(5),
      O => D(6)
    );
\xor_ln117_47_reg_22926[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_47_reg_22926_reg[7]_0\,
      I1 => \^q3_reg_0\(5),
      I2 => \xor_ln117_47_reg_22926_reg[1]\(3),
      I3 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I4 => \^q3_reg_0\(6),
      I5 => \^dobdo\(6),
      O => D(7)
    );
\xor_ln117_60_reg_23058[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_12_reg_22978(0),
      I1 => x_assign_16_reg_22892(4),
      I2 => x_assign_18_reg_22937(0),
      I3 => \xor_ln117_60_reg_23058_reg[2]\(0),
      I4 => \xor_ln117_60_reg_23058_reg[7]\(0),
      I5 => q3_reg_69(0),
      O => \^or_ln127_12_reg_22978_reg[0]\
    );
\xor_ln117_60_reg_23058[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(1),
      I1 => x_assign_16_reg_22892(5),
      I2 => x_assign_18_reg_22937(1),
      I3 => \xor_ln117_60_reg_23058_reg[2]\(1),
      I4 => q3_reg_69(1),
      I5 => \xor_ln117_60_reg_23058_reg[7]\(1),
      O => \^or_ln127_12_reg_22978_reg[1]\
    );
\xor_ln117_60_reg_23058[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_69(2),
      I1 => x_assign_18_reg_22937(2),
      I2 => \xor_ln117_60_reg_23058_reg[7]\(2),
      I3 => \xor_ln117_60_reg_23058_reg[2]\(2),
      I4 => or_ln127_12_reg_22978(2),
      I5 => or_ln127_11_fu_5082_p3(0),
      O => \^reg_1820_reg[2]\
    );
\xor_ln117_60_reg_23058[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q3_reg_69(4),
      I1 => x_assign_18_reg_22937(4),
      I2 => or_ln127_12_reg_22978(6),
      I3 => \xor_ln117_60_reg_23058_reg[7]\(3),
      I4 => or_ln127_12_reg_22978(4),
      I5 => or_ln127_11_fu_5082_p3(2),
      O => \^reg_1820_reg[4]\
    );
\xor_ln117_60_reg_23058[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q3_reg_69(5),
      I1 => x_assign_18_reg_22937(5),
      I2 => or_ln127_12_reg_22978(7),
      I3 => \xor_ln117_60_reg_23058_reg[7]\(4),
      I4 => or_ln127_12_reg_22978(5),
      I5 => or_ln127_11_fu_5082_p3(3),
      O => \^reg_1820_reg[5]\
    );
\xor_ln117_60_reg_23058[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[0]_0\,
      I1 => x_assign_38_reg_23005(5),
      I2 => x_assign_38_reg_23005(6),
      I3 => or_ln127_26_reg_23021(6),
      I4 => \xor_ln117_276_reg_25691_reg[7]\(6),
      I5 => q1_reg_i_26_4(6),
      O => \^x_assign_38_reg_23005_reg[5]\(0)
    );
\xor_ln117_60_reg_23058[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(0),
      I1 => x_assign_18_reg_22937(6),
      I2 => \xor_ln117_60_reg_23058_reg[7]\(5),
      I3 => q3_reg_69(6),
      I4 => or_ln127_11_fu_5082_p3(4),
      I5 => or_ln127_12_reg_22978(6),
      O => \^or_ln127_12_reg_22978_reg[0]_0\
    );
\xor_ln117_60_reg_23058[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(1),
      I1 => x_assign_18_reg_22937(7),
      I2 => \xor_ln117_60_reg_23058_reg[7]\(6),
      I3 => q3_reg_69(7),
      I4 => or_ln127_11_fu_5082_p3(5),
      I5 => or_ln127_12_reg_22978(7),
      O => \^or_ln127_12_reg_22978_reg[1]_1\
    );
\xor_ln117_61_reg_23026[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_18_reg_22937_reg[5]\(0),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(6),
      I2 => \xor_ln117_47_reg_22926_reg[7]\(0),
      I3 => \^doado\(3),
      I4 => \^doado\(4),
      I5 => \^dobdo\(7),
      O => q2_reg_0(0)
    );
\xor_ln117_61_reg_23026[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_18_reg_22937_reg[5]\(1),
      I1 => \^dobdo\(0),
      I2 => \^doado\(0),
      I3 => \xor_ln117_63_reg_23032_reg[7]\(7),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(1),
      I5 => \^doado\(4),
      O => q2_reg_0(1)
    );
\xor_ln117_61_reg_23026[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_61_reg_23026[2]_i_2_n_0\,
      I1 => \xor_ln117_47_reg_22926_reg[7]\(2),
      I2 => \xor_ln117_61_reg_23026_reg[2]\(0),
      I3 => \^q1_reg_8\(0),
      I4 => \^q1_reg_7\(0),
      I5 => \^q1_reg_9\(0),
      O => q2_reg_0(2)
    );
\xor_ln117_61_reg_23026[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(1),
      I2 => \xor_ln117_37_reg_22984_reg[7]\(2),
      I3 => x_assign_18_reg_22937(2),
      I4 => \xor_ln117_37_reg_22984_reg[7]_0\(2),
      I5 => \xor_ln117_61_reg_23026_reg[2]_0\,
      O => \xor_ln117_61_reg_23026[2]_i_2_n_0\
    );
\xor_ln117_61_reg_23026[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_61_reg_23026[3]_i_2_n_0\,
      I1 => \xor_ln117_61_reg_23026_reg[3]\,
      I2 => \^q1_reg_5\,
      I3 => \^q1_reg_7\(1),
      I4 => \^x_assign_18_reg_22937_reg[5]\(3),
      I5 => \xor_ln117_47_reg_22926_reg[7]\(3),
      O => q2_reg_0(3)
    );
\xor_ln117_61_reg_23026[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^q1_reg\(1),
      I2 => \^doado\(4),
      O => \xor_ln117_61_reg_23026[3]_i_2_n_0\
    );
\xor_ln117_61_reg_23026[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^q1_reg_5\,
      I2 => \xor_ln117_47_reg_22926_reg[7]\(4),
      I3 => \xor_ln117_61_reg_23026[4]_i_2_n_0\,
      I4 => \xor_ln117_61_reg_23026_reg[4]\,
      I5 => \^x_assign_18_reg_22937_reg[5]\(4),
      O => q2_reg_0(4)
    );
\xor_ln117_61_reg_23026[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(3),
      I2 => \^dobdo\(3),
      I3 => \^dobdo\(7),
      O => \xor_ln117_61_reg_23026[4]_i_2_n_0\
    );
\xor_ln117_61_reg_23026[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_18_reg_22937_reg[5]\(5),
      I1 => \^q1_reg_13\,
      I2 => \xor_ln117_173_reg_24315_reg[4]_0\,
      I3 => \xor_ln117_47_reg_22926_reg[7]\(5),
      I4 => \^dobdo\(4),
      I5 => \^doado\(1),
      O => q2_reg_0(5)
    );
\xor_ln117_61_reg_23026[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_18_reg_22937_reg[5]\(6),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I2 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I3 => \^doado\(1),
      I4 => \^doado\(2),
      I5 => \^dobdo\(5),
      O => q2_reg_0(6)
    );
\xor_ln117_61_reg_23026[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_18_reg_22937_reg[5]\(7),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I2 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I3 => \^doado\(2),
      I4 => \^doado\(3),
      I5 => \^dobdo\(6),
      O => q2_reg_0(7)
    );
\xor_ln117_62_reg_23063[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^pt_load_2_reg_22425_reg[0]\,
      I1 => \xor_ln117_189_reg_24494_reg[7]\(0),
      I2 => \q3_reg_i_58__0_0\(0),
      I3 => x_assign_36_reg_22994(3),
      I4 => or_ln127_26_reg_23021(0),
      I5 => x_assign_38_reg_23005(0),
      O => \^or_ln127_26_reg_23021_reg[4]\(0)
    );
\xor_ln117_62_reg_23063[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_62_reg_23063_reg[7]_0\(0),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(0),
      I2 => x_assign_16_reg_22892(4),
      I3 => or_ln127_12_reg_22978(0),
      I4 => x_assign_16_reg_22892(0),
      I5 => x_assign_21_reg_22846(0),
      O => \^pt_load_2_reg_22425_reg[0]\
    );
\xor_ln117_62_reg_23063[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[1]_0\,
      I1 => or_ln127_26_reg_23021(0),
      I2 => x_assign_36_reg_22994(0),
      I3 => x_assign_38_reg_23005(1),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(1),
      I5 => \q3_reg_i_58__0_0\(1),
      O => \^or_ln127_26_reg_23021_reg[4]\(1)
    );
\xor_ln117_62_reg_23063[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(1),
      I1 => x_assign_16_reg_22892(5),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(1),
      I3 => \xor_ln117_62_reg_23063_reg[7]_0\(1),
      I4 => x_assign_16_reg_22892(1),
      I5 => x_assign_21_reg_22846(1),
      O => \^or_ln127_12_reg_22978_reg[1]_0\
    );
\xor_ln117_62_reg_23063[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_21_reg_22846(2),
      I1 => x_assign_16_reg_22892(2),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(2),
      I3 => \xor_ln117_62_reg_23063_reg[7]_0\(2),
      I4 => or_ln127_12_reg_22978(2),
      I5 => or_ln127_11_fu_5082_p3(0),
      O => \^x_assign_21_reg_22846_reg[2]\
    );
\xor_ln117_62_reg_23063[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_16_reg_22892(3),
      I1 => x_assign_21_reg_22846(3),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(3),
      I3 => \xor_ln117_62_reg_23063_reg[7]_0\(3),
      I4 => or_ln127_12_reg_22978(3),
      I5 => or_ln127_11_fu_5082_p3(1),
      O => \^x_assign_16_reg_22892_reg[3]\
    );
\xor_ln117_62_reg_23063[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^or_ln127_12_reg_22978_reg[4]\,
      I1 => or_ln127_26_reg_23021(3),
      I2 => x_assign_38_reg_23005(4),
      I3 => or_ln127_26_reg_23021(4),
      I4 => \xor_ln117_189_reg_24494_reg[7]\(4),
      I5 => \q3_reg_i_58__0_0\(4),
      O => \^or_ln127_26_reg_23021_reg[4]\(2)
    );
\xor_ln117_62_reg_23063[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(4),
      I1 => or_ln127_11_fu_5082_p3(2),
      I2 => x_assign_21_reg_22846(4),
      I3 => or_ln127_11_fu_5082_p3(4),
      I4 => \xor_ln117_62_reg_23063_reg[7]_0\(4),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(4),
      O => \^or_ln127_12_reg_22978_reg[4]\
    );
\xor_ln117_62_reg_23063[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_12_reg_22978(5),
      I1 => or_ln127_11_fu_5082_p3(3),
      I2 => x_assign_21_reg_22846(5),
      I3 => or_ln127_11_fu_5082_p3(5),
      I4 => \xor_ln117_62_reg_23063_reg[7]_0\(5),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(5),
      O => \^or_ln127_12_reg_22978_reg[5]\
    );
\xor_ln117_62_reg_23063[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_12_reg_22978(6),
      I1 => or_ln127_11_fu_5082_p3(4),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(6),
      I3 => \xor_ln117_62_reg_23063_reg[7]_0\(6),
      I4 => x_assign_16_reg_22892(4),
      I5 => x_assign_21_reg_22846(6),
      O => \^or_ln127_12_reg_22978_reg[6]\
    );
\xor_ln117_62_reg_23063[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_62_reg_23063_reg[7]_0\(7),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(7),
      I2 => or_ln127_11_fu_5082_p3(5),
      I3 => or_ln127_12_reg_22978(7),
      I4 => x_assign_16_reg_22892(5),
      I5 => x_assign_21_reg_22846(7),
      O => \^pt_load_2_reg_22425_reg[7]\
    );
\xor_ln117_63_reg_23032[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_3_reg_22456_reg[7]\(0),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(0),
      I2 => \^dobdo\(7),
      I3 => \^doado\(4),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(6),
      I5 => \^dobdo\(6),
      O => q1_reg_12(0)
    );
\xor_ln117_63_reg_23032[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_3_reg_22456_reg[7]\(1),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(1),
      I2 => \^dobdo\(0),
      I3 => \^doado\(0),
      I4 => \xor_ln117_47_reg_22926_reg[7]\(7),
      I5 => \^dobdo\(7),
      O => q1_reg_12(1)
    );
\xor_ln117_63_reg_23032[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q1_reg_7\(0),
      I1 => \^q1_reg_9\(0),
      I2 => \xor_ln117_63_reg_23032_reg[7]\(2),
      I3 => \^q1_reg_10\,
      I4 => \xor_ln117_190_reg_24463_reg[2]\,
      I5 => \^pt_load_3_reg_22456_reg[7]\(2),
      O => q1_reg_12(2)
    );
\xor_ln117_63_reg_23032[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_63_reg_23032_reg[3]\,
      I1 => \^q1_reg_6\,
      I2 => \^q1_reg_5\,
      I3 => \^q1_reg_7\(1),
      I4 => \xor_ln117_63_reg_23032[3]_i_3_n_0\,
      I5 => \xor_ln117_63_reg_23032_reg[7]\(3),
      O => q1_reg_12(3)
    );
\xor_ln117_63_reg_23032[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_16_reg_22892(3),
      I1 => x_assign_21_reg_22846(3),
      I2 => \^q3_reg_0\(3),
      I3 => \xor_ln117_39_reg_22989_reg[7]\(3),
      I4 => \xor_ln117_37_reg_22984_reg[5]_0\(1),
      I5 => \xor_ln117_37_reg_22984_reg[5]\(1),
      O => \xor_ln117_63_reg_23032[3]_i_3_n_0\
    );
\xor_ln117_63_reg_23032[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_3_reg_22456_reg[7]\(4),
      I1 => \xor_ln117_63_reg_23032_reg[7]\(4),
      I2 => \xor_ln117_45_reg_22914_reg[4]_0\,
      I3 => \^q1_reg_2\,
      I4 => \^q1_reg_13\,
      I5 => \^q1_reg_3\,
      O => q1_reg_12(4)
    );
\xor_ln117_63_reg_23032[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_63_reg_23032_reg[7]\(5),
      I1 => \^dobdo\(4),
      I2 => \^doado\(1),
      I3 => \^q1_reg_3\,
      I4 => \xor_ln117_190_reg_24463_reg[5]\,
      I5 => \^pt_load_3_reg_22456_reg[7]\(5),
      O => q1_reg_12(5)
    );
\xor_ln117_63_reg_23032[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_3_reg_22456_reg[7]\(6),
      I1 => \^dobdo\(5),
      I2 => \^doado\(2),
      I3 => \xor_ln117_47_reg_22926_reg[7]\(4),
      I4 => \^dobdo\(4),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(6),
      O => q1_reg_12(6)
    );
\xor_ln117_63_reg_23032[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^pt_load_3_reg_22456_reg[7]\(7),
      I1 => \^dobdo\(6),
      I2 => \^doado\(3),
      I3 => \xor_ln117_47_reg_22926_reg[7]\(5),
      I4 => \^dobdo\(5),
      I5 => \xor_ln117_63_reg_23032_reg[7]\(7),
      O => q1_reg_12(7)
    );
\xor_ln117_75_reg_23220[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]_0\(0),
      I1 => \xor_ln117_76_reg_23225_reg[3]\(0),
      I2 => x_assign_28_reg_23088(5),
      I3 => or_ln127_20_reg_23112(0),
      I4 => \xor_ln117_75_reg_23220_reg[6]\(0),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(0),
      O => \^x_assign_31_reg_23106_reg[0]_0\
    );
\xor_ln117_75_reg_23220[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]_0\(1),
      I1 => \xor_ln117_76_reg_23225_reg[3]\(1),
      I2 => x_assign_28_reg_23088(6),
      I3 => or_ln127_20_reg_23112(1),
      I4 => \xor_ln117_75_reg_23220_reg[6]\(1),
      I5 => \xor_ln117_139_reg_23972_reg[7]_1\(1),
      O => \^x_assign_31_reg_23106_reg[1]_0\
    );
\xor_ln117_75_reg_23220[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[5]\(0),
      I1 => or_ln127_20_reg_23112(2),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(2),
      I3 => \xor_ln117_75_reg_23220_reg[6]\(2),
      I4 => \xor_ln117_76_reg_23225_reg[3]_0\(2),
      I5 => \xor_ln117_76_reg_23225_reg[3]\(2),
      O => \^or_ln127_19_reg_23094_reg[2]_0\
    );
\xor_ln117_75_reg_23220[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[5]\(1),
      I1 => or_ln127_20_reg_23112(3),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(3),
      I3 => \xor_ln117_75_reg_23220_reg[6]\(3),
      I4 => \xor_ln117_76_reg_23225_reg[3]_0\(3),
      I5 => \xor_ln117_76_reg_23225_reg[3]\(3),
      O => \^or_ln127_19_reg_23094_reg[3]\
    );
\xor_ln117_75_reg_23220[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_75_reg_23220_reg[6]\(4),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(4),
      I2 => or_ln127_22_reg_23130(5),
      I3 => or_ln127_20_reg_23112(6),
      I4 => or_ln127_20_reg_23112(4),
      I5 => \xor_ln117_77_reg_23230_reg[5]\(2),
      O => \^xor_ln117_5_reg_22626_reg[4]\
    );
\xor_ln117_75_reg_23220[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_5_reg_22626_reg[5]\,
      I1 => q1_reg_i_109_0(5),
      I2 => x_assign_50_reg_23158(5),
      I3 => or_ln127_34_fu_6240_p3(6),
      I4 => x_assign_49_reg_23142(1),
      I5 => x_assign_50_reg_23158(4),
      O => \^reg_1870_reg[5]\(0)
    );
\xor_ln117_75_reg_23220[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_75_reg_23220_reg[6]\(5),
      I1 => \xor_ln117_139_reg_23972_reg[7]_1\(5),
      I2 => or_ln127_22_reg_23130(6),
      I3 => or_ln127_20_reg_23112(7),
      I4 => or_ln127_20_reg_23112(5),
      I5 => \xor_ln117_77_reg_23230_reg[5]\(3),
      O => \^xor_ln117_5_reg_22626_reg[5]\
    );
\xor_ln117_75_reg_23220[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_20_reg_23112(0),
      I1 => or_ln127_22_reg_23130(0),
      I2 => \xor_ln117_139_reg_23972_reg[7]_1\(6),
      I3 => \xor_ln117_75_reg_23220_reg[6]\(6),
      I4 => x_assign_28_reg_23088(3),
      I5 => or_ln127_20_reg_23112(6),
      O => \^or_ln127_20_reg_23112_reg[0]\
    );
\xor_ln117_76_reg_23225[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]_0\(0),
      I1 => \xor_ln117_76_reg_23225_reg[3]\(0),
      I2 => x_assign_33_reg_23118(3),
      I3 => or_ln127_22_reg_23130(0),
      I4 => \xor_ln117_76_reg_23225_reg[7]\(0),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(0),
      O => \^x_assign_31_reg_23106_reg[0]\
    );
\xor_ln117_76_reg_23225[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]_0\(1),
      I1 => \xor_ln117_76_reg_23225_reg[3]\(1),
      I2 => x_assign_33_reg_23118(4),
      I3 => or_ln127_22_reg_23130(1),
      I4 => \xor_ln117_76_reg_23225_reg[7]\(1),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(1),
      O => \^x_assign_31_reg_23106_reg[1]\
    );
\xor_ln117_76_reg_23225[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]\(2),
      I1 => \xor_ln117_76_reg_23225_reg[3]_0\(2),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(2),
      I3 => \xor_ln117_76_reg_23225_reg[7]\(2),
      I4 => or_ln127_21_reg_23124(0),
      I5 => or_ln127_22_reg_23130(2),
      O => \^x_assign_30_reg_23100_reg[2]\
    );
\xor_ln117_76_reg_23225[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[3]\(3),
      I1 => \xor_ln117_76_reg_23225_reg[3]_0\(3),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(3),
      I3 => \xor_ln117_76_reg_23225_reg[7]\(3),
      I4 => or_ln127_21_reg_23124(1),
      I5 => or_ln127_22_reg_23130(3),
      O => \^x_assign_30_reg_23100_reg[3]\
    );
\xor_ln117_76_reg_23225[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[7]\(4),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I2 => or_ln127_22_reg_23130(6),
      I3 => or_ln127_20_reg_23112(7),
      I4 => or_ln127_21_reg_23124(2),
      I5 => or_ln127_22_reg_23130(4),
      O => \^xor_ln117_11_reg_22653_reg[5]\
    );
\xor_ln117_76_reg_23225[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[7]\(5),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(6),
      I2 => or_ln127_22_reg_23130(0),
      I3 => or_ln127_20_reg_23112(0),
      I4 => or_ln127_21_reg_23124(3),
      I5 => or_ln127_22_reg_23130(5),
      O => \^xor_ln117_11_reg_22653_reg[6]\
    );
\xor_ln117_76_reg_23225[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[7]\(6),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I2 => or_ln127_22_reg_23130(1),
      I3 => or_ln127_20_reg_23112(1),
      I4 => or_ln127_21_reg_23124(4),
      I5 => or_ln127_22_reg_23130(6),
      O => \^xor_ln117_11_reg_22653_reg[7]\
    );
\xor_ln117_77_reg_23230[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[7]_0\(0),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(0),
      I2 => x_assign_28_reg_23088(5),
      I3 => or_ln127_20_reg_23112(0),
      I4 => x_assign_28_reg_23088(0),
      I5 => x_assign_33_reg_23118(0),
      O => \^xor_ln117_14_reg_22679_reg[0]\
    );
\xor_ln117_77_reg_23230[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[5]\(0),
      I1 => or_ln127_20_reg_23112(2),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(2),
      I3 => \xor_ln117_77_reg_23230_reg[7]_0\(1),
      I4 => x_assign_28_reg_23088(1),
      I5 => x_assign_33_reg_23118(1),
      O => \^or_ln127_19_reg_23094_reg[2]\
    );
\xor_ln117_77_reg_23230[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^or_ln127_19_reg_23094_reg[3]_0\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => or_ln127_33_fu_6234_p3(2),
      I3 => or_ln127_34_fu_6240_p3(3),
      I4 => \xor_ln117_77_reg_23230_reg[3]\(2),
      I5 => x_assign_50_reg_23158(3),
      O => \^reg_1877_reg[7]\(0)
    );
\xor_ln117_77_reg_23230[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[5]\(1),
      I1 => or_ln127_20_reg_23112(3),
      I2 => \xor_ln117_187_reg_24489_reg[7]_0\(3),
      I3 => \xor_ln117_77_reg_23230_reg[7]_0\(2),
      I4 => x_assign_28_reg_23088(2),
      I5 => x_assign_33_reg_23118(2),
      O => \^or_ln127_19_reg_23094_reg[3]_0\
    );
\xor_ln117_77_reg_23230[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_20_reg_23112(4),
      I1 => \xor_ln117_77_reg_23230_reg[5]\(2),
      I2 => or_ln127_21_reg_23124(3),
      I3 => x_assign_28_reg_23088(3),
      I4 => \xor_ln117_77_reg_23230_reg[7]_0\(3),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(4),
      O => \^or_ln127_20_reg_23112_reg[4]\
    );
\xor_ln117_77_reg_23230[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_20_reg_23112(5),
      I1 => \xor_ln117_77_reg_23230_reg[5]\(3),
      I2 => or_ln127_21_reg_23124(4),
      I3 => x_assign_28_reg_23088(4),
      I4 => \xor_ln117_77_reg_23230_reg[7]_0\(4),
      I5 => \xor_ln117_187_reg_24489_reg[7]_0\(5),
      O => \^or_ln127_20_reg_23112_reg[5]\
    );
\xor_ln117_77_reg_23230[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_14_reg_22679_reg[6]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I2 => or_ln127_33_fu_6234_p3(5),
      I3 => or_ln127_34_fu_6240_p3(6),
      I4 => or_ln127_34_fu_6240_p3(7),
      I5 => x_assign_50_reg_23158(6),
      O => \^reg_1877_reg[7]\(1)
    );
\xor_ln117_77_reg_23230[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[7]_0\(5),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(6),
      I2 => x_assign_28_reg_23088(3),
      I3 => or_ln127_20_reg_23112(6),
      I4 => x_assign_28_reg_23088(5),
      I5 => x_assign_33_reg_23118(3),
      O => \^xor_ln117_14_reg_22679_reg[6]\
    );
\xor_ln117_77_reg_23230[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_14_reg_22679_reg[7]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(7),
      I2 => or_ln127_33_fu_6234_p3(6),
      I3 => or_ln127_34_fu_6240_p3(7),
      I4 => or_ln127_34_fu_6240_p3(0),
      I5 => x_assign_50_reg_23158(7),
      O => \^reg_1877_reg[7]\(2)
    );
\xor_ln117_77_reg_23230[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[7]_0\(6),
      I1 => \xor_ln117_187_reg_24489_reg[7]_0\(7),
      I2 => x_assign_28_reg_23088(4),
      I3 => or_ln127_20_reg_23112(7),
      I4 => x_assign_28_reg_23088(6),
      I5 => x_assign_33_reg_23118(4),
      O => \^xor_ln117_14_reg_22679_reg[7]\
    );
\xor_ln117_835_reg_25778[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln117_835_reg_25778_reg[4]\(7),
      O => q1_reg_11(0)
    );
\xor_ln117_835_reg_25778[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln117_835_reg_25778_reg[4]\(0),
      O => q1_reg_11(1)
    );
\xor_ln117_835_reg_25778[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q1_reg\(1),
      I1 => \^doado\(4),
      I2 => \xor_ln117_835_reg_25778_reg[4]\(1),
      I3 => \xor_ln117_835_reg_25778_reg[4]\(7),
      O => q1_reg_11(2)
    );
\xor_ln117_835_reg_25778[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q1_reg\(2),
      I1 => \^doado\(4),
      I2 => \xor_ln117_835_reg_25778_reg[4]\(2),
      I3 => \xor_ln117_835_reg_25778_reg[4]\(7),
      O => q1_reg_11(3)
    );
\xor_ln117_835_reg_25778[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \^q1_reg\(3),
      I2 => \xor_ln117_835_reg_25778_reg[4]\(7),
      I3 => \xor_ln117_835_reg_25778_reg[4]\(3),
      O => q1_reg_11(4)
    );
\xor_ln117_835_reg_25778[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln117_835_reg_25778_reg[4]\(4),
      O => q1_reg_11(5)
    );
\xor_ln117_835_reg_25778[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln117_835_reg_25778_reg[4]\(5),
      O => q1_reg_11(6)
    );
\xor_ln117_835_reg_25778[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln117_835_reg_25778_reg[4]\(6),
      O => q1_reg_11(7)
    );
\xor_ln117_92_reg_23413[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[0]\(0),
      I1 => \xor_ln117_92_reg_23413_reg[0]_0\(0),
      I2 => x_assign_45_reg_23298(4),
      I3 => or_ln127_30_fu_7196_p3(0),
      I4 => \xor_ln117_92_reg_23413_reg[7]\(0),
      I5 => \xor_ln117_189_reg_24494_reg[7]\(0),
      O => \^x_assign_43_reg_23282_reg[0]\
    );
\xor_ln117_92_reg_23413[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[7]\(1),
      I1 => \xor_ln117_189_reg_24494_reg[7]\(5),
      I2 => or_ln127_30_fu_7196_p3(3),
      I3 => or_ln127_28_fu_7184_p3(6),
      I4 => or_ln127_30_fu_7196_p3(2),
      I5 => or_ln127_29_fu_7190_p3(0),
      O => \^xor_ln117_29_reg_22807_reg[5]\
    );
\xor_ln117_92_reg_23413[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(1),
      I1 => or_ln127_30_fu_7196_p3(1),
      I2 => \xor_ln117_189_reg_24494_reg[7]\(7),
      I3 => \xor_ln117_92_reg_23413_reg[7]\(2),
      I4 => or_ln127_30_fu_7196_p3(3),
      I5 => or_ln127_29_fu_7190_p3(1),
      O => \^trunc_ln127_74_reg_23288_reg[0]\
    );
\xor_ln117_93_reg_23418[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(0),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(0),
      I2 => x_assign_40_reg_23260(6),
      I3 => or_ln127_28_fu_7184_p3(0),
      I4 => x_assign_45_reg_23298(0),
      I5 => x_assign_40_reg_23260(0),
      O => \^xor_ln117_30_reg_22813_reg[0]\
    );
\xor_ln117_93_reg_23418[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_30_reg_22813_reg[1]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(1),
      I2 => or_ln127_41_fu_7366_p3(0),
      I3 => or_ln127_42_fu_7372_p3(1),
      I4 => x_assign_62_reg_23346(1),
      I5 => \xor_ln117_93_reg_23418_reg[3]\(0),
      O => \^reg_1877_reg[6]\(0)
    );
\xor_ln117_93_reg_23418[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(1),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(1),
      I2 => x_assign_40_reg_23260(7),
      I3 => or_ln127_28_fu_7184_p3(1),
      I4 => x_assign_45_reg_23298(1),
      I5 => x_assign_40_reg_23260(1),
      O => \^xor_ln117_30_reg_22813_reg[1]\
    );
\xor_ln117_93_reg_23418[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[5]\(0),
      I1 => or_ln127_28_fu_7184_p3(2),
      I2 => \xor_ln117_141_reg_23982_reg[7]_1\(2),
      I3 => \xor_ln117_93_reg_23418_reg[7]\(2),
      I4 => x_assign_45_reg_23298(2),
      I5 => x_assign_40_reg_23260(2),
      O => \^trunc_ln127_70_reg_23266_reg[1]\
    );
\xor_ln117_93_reg_23418[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_30_reg_22813_reg[3]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(3),
      I2 => or_ln127_42_fu_7372_p3(3),
      I3 => or_ln127_41_fu_7366_p3(2),
      I4 => x_assign_62_reg_23346(3),
      I5 => \xor_ln117_93_reg_23418_reg[3]\(2),
      O => \^reg_1877_reg[6]\(1)
    );
\xor_ln117_93_reg_23418[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(3),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(3),
      I2 => or_ln127_28_fu_7184_p3(3),
      I3 => \xor_ln117_93_reg_23418_reg[5]\(1),
      I4 => x_assign_45_reg_23298(3),
      I5 => x_assign_40_reg_23260(3),
      O => \^xor_ln117_30_reg_22813_reg[3]\
    );
\xor_ln117_93_reg_23418[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(4),
      I1 => \xor_ln117_93_reg_23418_reg[5]\(2),
      I2 => or_ln127_29_fu_7190_p3(1),
      I3 => x_assign_40_reg_23260(5),
      I4 => \xor_ln117_93_reg_23418_reg[7]\(5),
      I5 => \xor_ln117_141_reg_23982_reg[7]_1\(5),
      O => \^trunc_ln127_74_reg_23288_reg[4]\
    );
\xor_ln117_93_reg_23418[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_30_reg_22813_reg[6]\,
      I1 => \xor_ln117_139_reg_23972_reg[7]_0\(6),
      I2 => or_ln127_41_fu_7366_p3(5),
      I3 => or_ln127_42_fu_7372_p3(6),
      I4 => or_ln127_42_fu_7372_p3(7),
      I5 => x_assign_62_reg_23346(6),
      O => \^reg_1877_reg[6]\(2)
    );
\xor_ln117_93_reg_23418[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(6),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(6),
      I2 => x_assign_40_reg_23260(4),
      I3 => or_ln127_28_fu_7184_p3(5),
      I4 => x_assign_40_reg_23260(6),
      I5 => x_assign_45_reg_23298(4),
      O => \^xor_ln117_30_reg_22813_reg[6]\
    );
\xor_ln117_93_reg_23418[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_93_reg_23418_reg[7]\(7),
      I1 => \xor_ln117_141_reg_23982_reg[7]_1\(7),
      I2 => x_assign_40_reg_23260(5),
      I3 => or_ln127_28_fu_7184_p3(6),
      I4 => x_assign_40_reg_23260(7),
      I5 => x_assign_45_reg_23298(5),
      O => \^xor_ln117_30_reg_22813_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : out STD_LOGIC;
    q3_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q2_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2_reg_rep : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \xor_ln117_91_reg_23408_reg[7]\ : out STD_LOGIC;
    \xor_ln117_91_reg_23408_reg[6]\ : out STD_LOGIC;
    \xor_ln117_91_reg_23408_reg[5]\ : out STD_LOGIC;
    \xor_ln117_91_reg_23408_reg[4]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_150_reg_24018_reg[1]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[1]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[6]\ : out STD_LOGIC;
    \xor_ln117_93_reg_23418_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_150_reg_24018_reg[1]_0\ : out STD_LOGIC;
    \trunc_ln127_150_reg_24018_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_154_reg_24040_reg[3]\ : out STD_LOGIC;
    \xor_ln117_107_reg_23596_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_154_reg_24040_reg[4]\ : out STD_LOGIC;
    \xor_ln117_107_reg_23596_reg[6]\ : out STD_LOGIC;
    \xor_ln117_93_reg_23418_reg[6]\ : out STD_LOGIC;
    \xor_ln117_107_reg_23596_reg[7]\ : out STD_LOGIC;
    \xor_ln117_93_reg_23418_reg[7]\ : out STD_LOGIC;
    \xor_ln117_109_reg_23606_reg[0]\ : out STD_LOGIC;
    \xor_ln117_109_reg_23606_reg[1]\ : out STD_LOGIC;
    \x_assign_105_reg_24226_reg[2]\ : out STD_LOGIC;
    \reg_1839_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln127_170_reg_24194_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_174_reg_24216_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_174_reg_24216_reg[4]\ : out STD_LOGIC;
    \xor_ln117_109_reg_23606_reg[6]\ : out STD_LOGIC;
    \xor_ln117_109_reg_23606_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \reg_1896_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1896_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_1896_reg[7]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \reg_1883_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \x_assign_73_reg_23518_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    \ap_enable_reg_pp0_iter1_reg_rep__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \reg_1896_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1854_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln127_114_reg_23664_reg[0]\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[6]\ : out STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[3]\ : out STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[7]\ : out STD_LOGIC;
    \xor_ln117_14_reg_22679_reg[1]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[0]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[1]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[4]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[6]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_rep_0 : out STD_LOGIC;
    \reg_1883_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_1890_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \xor_ln117_237_reg_25053_reg[7]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \reg_1906_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln127_70_reg_23266_reg[2]\ : out STD_LOGIC;
    \reg_1820_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[6]\ : out STD_LOGIC;
    \tmp_149_reg_23293_reg[0]\ : out STD_LOGIC;
    \reg_1896_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_assign_150_reg_24911_reg[1]\ : out STD_LOGIC;
    \x_assign_126_reg_24535_reg[1]\ : out STD_LOGIC;
    \x_assign_151_reg_24917_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_219_reg_24573_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_250_reg_24901_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_239_reg_24761_reg[3]\ : out STD_LOGIC;
    \xor_ln117_174_reg_24321_reg[7]\ : out STD_LOGIC;
    \xor_ln117_142_reg_23987_reg[7]\ : out STD_LOGIC;
    \xor_ln117_142_reg_23987_reg[6]\ : out STD_LOGIC;
    \xor_ln117_158_reg_24177_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_239_reg_24761_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_210_reg_24525_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_237_reg_24751_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_219_reg_24573_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_237_reg_24751_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_219_reg_24573_reg[1]_0\ : out STD_LOGIC;
    \xor_ln117_158_reg_24177_reg[1]\ : out STD_LOGIC;
    \xor_ln117_142_reg_23987_reg[1]\ : out STD_LOGIC;
    \xor_ln117_158_reg_24177_reg[0]\ : out STD_LOGIC;
    \x_assign_129_reg_24557_reg[0]\ : out STD_LOGIC;
    \xor_ln117_156_reg_24166_reg[7]\ : out STD_LOGIC;
    \x_assign_127_reg_24541_reg[7]\ : out STD_LOGIC;
    \xor_ln117_140_reg_23977_reg[5]\ : out STD_LOGIC;
    \xor_ln117_156_reg_24166_reg[5]\ : out STD_LOGIC;
    \xor_ln117_140_reg_23977_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_237_reg_24751_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln127_219_reg_24573_reg[2]_0\ : out STD_LOGIC;
    \x_assign_138_reg_24723_reg[0]\ : out STD_LOGIC;
    \x_assign_126_reg_24535_reg[0]\ : out STD_LOGIC;
    \x_assign_138_reg_24723_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_237_reg_24751_reg[1]_0\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[5]\ : out STD_LOGIC;
    \xor_ln117_61_reg_23026_reg[7]\ : out STD_LOGIC;
    \reg_1862_reg[7]\ : out STD_LOGIC;
    \reg_1862_reg[6]\ : out STD_LOGIC;
    \xor_ln117_61_reg_23026_reg[6]\ : out STD_LOGIC;
    \xor_ln117_61_reg_23026_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_139_reg_23878_reg[4]\ : out STD_LOGIC;
    \x_assign_79_reg_23846_reg[3]\ : out STD_LOGIC;
    \x_assign_66_reg_23652_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_119_reg_23690_reg[1]\ : out STD_LOGIC;
    \x_assign_79_reg_23846_reg[2]\ : out STD_LOGIC;
    \x_assign_67_reg_23658_reg[1]\ : out STD_LOGIC;
    \xor_ln117_76_reg_23225_reg[1]\ : out STD_LOGIC;
    \xor_ln117_76_reg_23225_reg[0]\ : out STD_LOGIC;
    \x_assign_67_reg_23658_reg[0]\ : out STD_LOGIC;
    \xor_ln117_44_reg_22908_reg[6]\ : out STD_LOGIC;
    \xor_ln117_60_reg_23058_reg[6]\ : out STD_LOGIC;
    \x_assign_55_reg_23470_reg[0]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[0]\ : out STD_LOGIC;
    \or_ln127_20_reg_23112_reg[1]\ : out STD_LOGIC;
    \xor_ln117_28_reg_22801_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_70_reg_23266_reg[1]\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[0]\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[1]\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[1]_0\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[2]\ : out STD_LOGIC;
    \x_assign_43_reg_23282_reg[3]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[0]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[1]\ : out STD_LOGIC;
    \x_assign_186_reg_25475_reg[2]\ : out STD_LOGIC;
    \x_assign_186_reg_25475_reg[3]\ : out STD_LOGIC;
    \xor_ln117_219_reg_24855_reg[4]\ : out STD_LOGIC;
    \xor_ln117_219_reg_24855_reg[5]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[6]\ : out STD_LOGIC;
    \x_assign_187_reg_25481_reg[7]\ : out STD_LOGIC;
    \xor_ln117_221_reg_24865_reg[0]\ : out STD_LOGIC;
    \xor_ln117_221_reg_24865_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_314_reg_25487_reg[1]\ : out STD_LOGIC;
    \trunc_ln127_314_reg_25487_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_310_reg_25465_reg[3]\ : out STD_LOGIC;
    \trunc_ln127_310_reg_25465_reg[4]\ : out STD_LOGIC;
    \xor_ln117_221_reg_24865_reg[6]\ : out STD_LOGIC;
    \xor_ln117_221_reg_24865_reg[7]\ : out STD_LOGIC;
    \trunc_ln127_139_reg_23878_reg[3]\ : out STD_LOGIC;
    \xor_ln117_78_reg_23235_reg[7]\ : out STD_LOGIC;
    \xor_ln117_78_reg_23235_reg[6]\ : out STD_LOGIC;
    \xor_ln117_78_reg_23235_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_137_reg_23868_reg[5]\ : out STD_LOGIC;
    \x_assign_76_reg_23824_reg[3]\ : out STD_LOGIC;
    \x_assign_81_reg_23862_reg[1]\ : out STD_LOGIC;
    \x_assign_81_reg_23862_reg[0]\ : out STD_LOGIC;
    \xor_ln117_190_reg_24463_reg[7]\ : out STD_LOGIC;
    \xor_ln117_190_reg_24463_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_277_reg_25127_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_277_reg_25127_reg[3]\ : out STD_LOGIC;
    \reg_1896_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln127_279_reg_25137_reg[2]\ : out STD_LOGIC;
    \trunc_ln127_279_reg_25137_reg[1]\ : out STD_LOGIC;
    \x_assign_162_reg_25099_reg[7]\ : out STD_LOGIC;
    \xor_ln117_190_reg_24463_reg[0]\ : out STD_LOGIC;
    \xor_ln117_158_reg_24177_reg[7]\ : out STD_LOGIC;
    q3_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q3_reg_5 : out STD_LOGIC;
    \xor_ln117_22_reg_22835_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_6 : out STD_LOGIC;
    q3_reg_7 : out STD_LOGIC;
    q3_reg_8 : out STD_LOGIC;
    q3_reg_9 : out STD_LOGIC;
    q3_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q2_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q3_reg_11 : out STD_LOGIC;
    q3_reg_12 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q0_reg_8 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q3_reg_13 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_14 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q3_reg_15 : out STD_LOGIC;
    q3_reg_16 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_assign_120_reg_24267_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q2_reg_2 : out STD_LOGIC;
    q2_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q2_reg_4 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q2_reg_5 : out STD_LOGIC;
    \reg_1870_reg[7]\ : out STD_LOGIC;
    \xor_ln117_63_reg_23032_reg[6]\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_114_reg_23664_reg[5]\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[3]\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[2]\ : out STD_LOGIC;
    \x_assign_64_reg_23636_reg[1]\ : out STD_LOGIC;
    \xor_ln117_63_reg_23032_reg[0]\ : out STD_LOGIC;
    \xor_ln117_188_reg_24457_reg[7]\ : out STD_LOGIC;
    \xor_ln117_188_reg_24457_reg[6]\ : out STD_LOGIC;
    \xor_ln117_188_reg_24457_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_279_reg_25137_reg[5]\ : out STD_LOGIC;
    \x_assign_163_reg_25105_reg[3]\ : out STD_LOGIC;
    \x_assign_163_reg_25105_reg[2]\ : out STD_LOGIC;
    \x_assign_162_reg_25099_reg[1]\ : out STD_LOGIC;
    \x_assign_162_reg_25099_reg[0]\ : out STD_LOGIC;
    q2_reg_6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pt_load_10_reg_22549_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_17 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pt_load_9_reg_22518_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_18 : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[7]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[6]\ : out STD_LOGIC;
    \tmp_149_reg_23293_reg[0]_0\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_74_reg_23288_reg[5]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[4]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[3]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[2]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[1]\ : out STD_LOGIC;
    \xor_ln117_31_reg_22819_reg[0]\ : out STD_LOGIC;
    \xor_ln117_92_reg_23413_reg[7]\ : out STD_LOGIC;
    \xor_ln117_92_reg_23413_reg[6]\ : out STD_LOGIC;
    \xor_ln117_92_reg_23413_reg[5]\ : out STD_LOGIC;
    \xor_ln117_92_reg_23413_reg[4]\ : out STD_LOGIC;
    \x_assign_90_reg_24028_reg[3]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[2]\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[1]_0\ : out STD_LOGIC;
    \x_assign_91_reg_24034_reg[0]_0\ : out STD_LOGIC;
    \tmp_479_reg_24766_reg[0]\ : out STD_LOGIC;
    \xor_ln117_156_reg_24166_reg[4]\ : out STD_LOGIC;
    \pt_load_8_reg_22487_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_19 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q3_reg_20 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_45_reg_22914_reg[6]\ : out STD_LOGIC;
    \xor_ln117_47_reg_22926_reg[5]\ : out STD_LOGIC;
    \x_assign_57_reg_23486_reg[2]\ : out STD_LOGIC;
    \xor_ln117_172_reg_24309_reg[7]\ : out STD_LOGIC;
    \xor_ln117_172_reg_24309_reg[6]\ : out STD_LOGIC;
    \xor_ln117_174_reg_24321_reg[6]\ : out STD_LOGIC;
    \xor_ln117_174_reg_24321_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_254_reg_24923_reg[5]\ : out STD_LOGIC;
    \x_assign_151_reg_24917_reg[3]\ : out STD_LOGIC;
    \x_assign_153_reg_24933_reg[3]\ : out STD_LOGIC;
    \xor_ln117_174_reg_24321_reg[2]\ : out STD_LOGIC;
    \x_assign_150_reg_24911_reg[7]\ : out STD_LOGIC;
    \x_assign_153_reg_24933_reg[0]\ : out STD_LOGIC;
    \x_assign_150_reg_24911_reg[0]\ : out STD_LOGIC;
    \xor_ln117_15_reg_22711_reg[7]\ : out STD_LOGIC;
    \xor_ln117_15_reg_22711_reg[6]\ : out STD_LOGIC;
    \xor_ln117_15_reg_22711_reg[5]\ : out STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[4]\ : out STD_LOGIC;
    \x_assign_28_reg_23088_reg[4]\ : out STD_LOGIC;
    \x_assign_33_reg_23118_reg[3]\ : out STD_LOGIC;
    \x_assign_33_reg_23118_reg[2]\ : out STD_LOGIC;
    \xor_ln117_15_reg_22711_reg[1]\ : out STD_LOGIC;
    \xor_ln117_15_reg_22711_reg[0]\ : out STD_LOGIC;
    \x_assign_127_reg_24541_reg[6]\ : out STD_LOGIC;
    \trunc_ln127_210_reg_24525_reg[5]\ : out STD_LOGIC;
    \reg_1890_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_206_reg_24682_reg[7]\ : out STD_LOGIC;
    \xor_ln117_204_reg_24672_reg[7]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[4]\ : out STD_LOGIC;
    \xor_ln117_204_reg_24672_reg[6]\ : out STD_LOGIC;
    \xor_ln117_206_reg_24682_reg[5]\ : out STD_LOGIC;
    \trunc_ln127_294_reg_25299_reg[6]\ : out STD_LOGIC;
    \xor_ln117_204_reg_24672_reg[4]\ : out STD_LOGIC;
    \xor_ln117_206_reg_24682_reg[4]\ : out STD_LOGIC;
    \trunc_ln127_299_reg_25325_reg[2]\ : out STD_LOGIC;
    \x_assign_175_reg_25293_reg[3]\ : out STD_LOGIC;
    \x_assign_175_reg_25293_reg[2]\ : out STD_LOGIC;
    \x_assign_172_reg_25271_reg[2]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[7]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[1]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[6]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    x_assign_50_fu_5932_p3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_10 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : out STD_LOGIC;
    q2_reg_7 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    clefia_s1_ce3 : in STD_LOGIC;
    clefia_s1_ce4 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_1832_reg[0]\ : in STD_LOGIC;
    \reg_1832_reg[0]_0\ : in STD_LOGIC;
    \reg_1896_reg[7]_2\ : in STD_LOGIC;
    q2_reg_8 : in STD_LOGIC;
    \reg_1839_reg[7]_0\ : in STD_LOGIC;
    \reg_1854_reg[7]\ : in STD_LOGIC;
    \reg_1890_reg[0]\ : in STD_LOGIC;
    \reg_1890_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \reg_1854_reg[7]_0\ : in STD_LOGIC;
    \reg_1854_reg[7]_1\ : in STD_LOGIC;
    \reg_1854_reg[5]\ : in STD_LOGIC;
    \reg_1854_reg[5]_0\ : in STD_LOGIC;
    \reg_1854_reg[0]\ : in STD_LOGIC;
    \reg_1854_reg[0]_0\ : in STD_LOGIC;
    \reg_1883_reg[0]\ : in STD_LOGIC;
    \reg_1820_reg[0]\ : in STD_LOGIC;
    \reg_1854_reg[2]\ : in STD_LOGIC;
    q2_reg_9 : in STD_LOGIC;
    q2_reg_10 : in STD_LOGIC;
    q2_reg_11 : in STD_LOGIC;
    q2_reg_12 : in STD_LOGIC;
    \xor_ln117_222_reg_24870_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_i_10_0 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC;
    q2_reg_13 : in STD_LOGIC;
    q2_reg_14 : in STD_LOGIC;
    q2_reg_i_14_0 : in STD_LOGIC;
    q2_reg_15 : in STD_LOGIC;
    q2_reg_16 : in STD_LOGIC;
    q2_reg_i_18_0 : in STD_LOGIC;
    q2_reg_17 : in STD_LOGIC;
    q2_reg_18 : in STD_LOGIC;
    q2_reg_i_22_0 : in STD_LOGIC;
    q2_reg_19 : in STD_LOGIC;
    q2_reg_20 : in STD_LOGIC;
    q2_reg_i_26_0 : in STD_LOGIC;
    q2_reg_21 : in STD_LOGIC;
    q2_reg_22 : in STD_LOGIC;
    q2_reg_i_30_0 : in STD_LOGIC;
    q2_reg_23 : in STD_LOGIC;
    q2_reg_24 : in STD_LOGIC;
    q2_reg_i_34_0 : in STD_LOGIC;
    q2_reg_25 : in STD_LOGIC;
    q2_reg_26 : in STD_LOGIC;
    q2_reg_i_38_0 : in STD_LOGIC;
    q2_reg_i_38_1 : in STD_LOGIC;
    q2_reg_i_34_1 : in STD_LOGIC;
    q2_reg_i_30_1 : in STD_LOGIC;
    q2_reg_i_26_1 : in STD_LOGIC;
    q2_reg_i_22_1 : in STD_LOGIC;
    q2_reg_i_18_1 : in STD_LOGIC;
    q2_reg_i_14_1 : in STD_LOGIC;
    q2_reg_i_10_1 : in STD_LOGIC;
    \xor_ln117_252_reg_25236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_12 : in STD_LOGIC;
    q0_reg_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_14 : in STD_LOGIC;
    q0_reg_15 : in STD_LOGIC;
    q0_reg_16 : in STD_LOGIC;
    q0_reg_17 : in STD_LOGIC;
    q2_reg_27 : in STD_LOGIC;
    q3_reg_21 : in STD_LOGIC;
    q3_reg_22 : in STD_LOGIC;
    q3_reg_23 : in STD_LOGIC;
    q3_reg_24 : in STD_LOGIC;
    q3_reg_25 : in STD_LOGIC;
    q3_reg_26 : in STD_LOGIC;
    q3_reg_27 : in STD_LOGIC;
    q3_reg_28 : in STD_LOGIC;
    q3_reg_29 : in STD_LOGIC;
    q3_reg_30 : in STD_LOGIC;
    q3_reg_31 : in STD_LOGIC;
    q3_reg_32 : in STD_LOGIC;
    q3_reg_33 : in STD_LOGIC;
    q3_reg_34 : in STD_LOGIC;
    q3_reg_35 : in STD_LOGIC;
    q3_reg_36 : in STD_LOGIC;
    \xor_ln117_126_reg_23799_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_124_reg_23789_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_18 : in STD_LOGIC;
    q0_reg_i_65_0 : in STD_LOGIC;
    q0_reg_19 : in STD_LOGIC;
    q0_reg_i_76_0 : in STD_LOGIC;
    q0_reg_i_86_0 : in STD_LOGIC;
    q0_reg_i_91_0 : in STD_LOGIC;
    q0_reg_i_96_0 : in STD_LOGIC;
    q0_reg_i_101_0 : in STD_LOGIC;
    or_ln127_50_fu_8504_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_49_fu_8498_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_i_115_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_i_43_0 : in STD_LOGIC;
    q3_reg_i_22_0 : in STD_LOGIC;
    q3_reg_i_22_1 : in STD_LOGIC;
    q3_reg_i_30_0 : in STD_LOGIC;
    q3_reg_i_30_1 : in STD_LOGIC;
    \q3_reg_i_34__0_0\ : in STD_LOGIC;
    \q3_reg_i_34__0_1\ : in STD_LOGIC;
    \q3_reg_i_34__0_2\ : in STD_LOGIC;
    q3_reg_i_38_0 : in STD_LOGIC;
    q3_reg_i_38_1 : in STD_LOGIC;
    q3_reg_i_38_2 : in STD_LOGIC;
    q3_reg_i_43_0 : in STD_LOGIC;
    q3_reg_i_43_1 : in STD_LOGIC;
    q3_reg_i_43_2 : in STD_LOGIC;
    \q3_reg_i_46__0_0\ : in STD_LOGIC;
    \q3_reg_i_46__0_1\ : in STD_LOGIC;
    \q3_reg_i_46__0_2\ : in STD_LOGIC;
    q2_reg_i_38_2 : in STD_LOGIC;
    q2_reg_i_38_3 : in STD_LOGIC;
    q2_reg_i_34_2 : in STD_LOGIC;
    q2_reg_i_34_3 : in STD_LOGIC;
    q2_reg_i_30_2 : in STD_LOGIC;
    q2_reg_i_26_2 : in STD_LOGIC;
    q2_reg_i_26_3 : in STD_LOGIC;
    q2_reg_i_22_2 : in STD_LOGIC;
    q2_reg_i_18_2 : in STD_LOGIC;
    q2_reg_i_18_3 : in STD_LOGIC;
    q2_reg_i_14_2 : in STD_LOGIC;
    q2_reg_i_14_3 : in STD_LOGIC;
    q2_reg_i_10_2 : in STD_LOGIC;
    q2_reg_i_38_4 : in STD_LOGIC;
    q2_reg_i_38_5 : in STD_LOGIC;
    \xor_ln117_110_reg_23611_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_i_34_4 : in STD_LOGIC;
    q2_reg_i_30_3 : in STD_LOGIC;
    q2_reg_i_30_4 : in STD_LOGIC;
    q2_reg_i_26_4 : in STD_LOGIC;
    q2_reg_i_26_5 : in STD_LOGIC;
    q2_reg_i_22_3 : in STD_LOGIC;
    q2_reg_i_22_4 : in STD_LOGIC;
    q2_reg_i_18_4 : in STD_LOGIC;
    q2_reg_i_18_5 : in STD_LOGIC;
    q2_reg_i_14_4 : in STD_LOGIC;
    q2_reg_i_14_5 : in STD_LOGIC;
    q2_reg_i_10_3 : in STD_LOGIC;
    q2_reg_i_10_4 : in STD_LOGIC;
    x_assign_75_reg_23550 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_73_reg_23518 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_37 : in STD_LOGIC;
    q3_reg_38 : in STD_LOGIC;
    q3_reg_39 : in STD_LOGIC;
    q3_reg_40 : in STD_LOGIC;
    q3_reg_41 : in STD_LOGIC;
    q3_reg_42 : in STD_LOGIC;
    q3_reg_43 : in STD_LOGIC;
    q3_reg_44 : in STD_LOGIC;
    q3_reg_45 : in STD_LOGIC;
    q3_reg_46 : in STD_LOGIC;
    q3_reg_47 : in STD_LOGIC;
    q3_reg_48 : in STD_LOGIC;
    q3_reg_49 : in STD_LOGIC;
    q3_reg_50 : in STD_LOGIC;
    q3_reg_51 : in STD_LOGIC;
    q3_reg_52 : in STD_LOGIC;
    q1_reg_i_63 : in STD_LOGIC;
    \q3_reg_i_49__0_0\ : in STD_LOGIC;
    \xor_ln117_236_reg_25048_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q3_reg_i_49__0_1\ : in STD_LOGIC;
    \q3_reg_i_45__0_0\ : in STD_LOGIC;
    \q3_reg_i_45__0_1\ : in STD_LOGIC;
    \q3_reg_i_41__0_0\ : in STD_LOGIC;
    \q3_reg_i_41__0_1\ : in STD_LOGIC;
    q3_reg_i_37_0 : in STD_LOGIC;
    q3_reg_i_37_1 : in STD_LOGIC;
    q3_reg_i_33_0 : in STD_LOGIC;
    q3_reg_i_33_1 : in STD_LOGIC;
    \q3_reg_i_29__0_0\ : in STD_LOGIC;
    \q3_reg_i_29__0_1\ : in STD_LOGIC;
    \q3_reg_i_25__0_0\ : in STD_LOGIC;
    \q3_reg_i_25__0_1\ : in STD_LOGIC;
    \q3_reg_i_21__0_0\ : in STD_LOGIC;
    \q3_reg_i_21__0_1\ : in STD_LOGIC;
    q2_reg_28 : in STD_LOGIC;
    q2_reg_29 : in STD_LOGIC;
    \xor_ln117_238_reg_25058_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_i_12_0 : in STD_LOGIC;
    q2_reg_i_12_1 : in STD_LOGIC;
    q2_reg_30 : in STD_LOGIC;
    q2_reg_31 : in STD_LOGIC;
    q2_reg_i_16_0 : in STD_LOGIC;
    q2_reg_i_16_1 : in STD_LOGIC;
    q2_reg_32 : in STD_LOGIC;
    q2_reg_33 : in STD_LOGIC;
    q2_reg_i_20_0 : in STD_LOGIC;
    q2_reg_i_20_1 : in STD_LOGIC;
    q2_reg_34 : in STD_LOGIC;
    q2_reg_35 : in STD_LOGIC;
    q2_reg_i_24_0 : in STD_LOGIC;
    q2_reg_i_24_1 : in STD_LOGIC;
    q2_reg_36 : in STD_LOGIC;
    q2_reg_37 : in STD_LOGIC;
    q2_reg_i_28_0 : in STD_LOGIC;
    q2_reg_i_28_1 : in STD_LOGIC;
    q2_reg_38 : in STD_LOGIC;
    q2_reg_39 : in STD_LOGIC;
    q2_reg_i_32_0 : in STD_LOGIC;
    q2_reg_i_32_1 : in STD_LOGIC;
    q2_reg_40 : in STD_LOGIC;
    q2_reg_41 : in STD_LOGIC;
    q2_reg_i_36_0 : in STD_LOGIC;
    q2_reg_i_36_1 : in STD_LOGIC;
    q2_reg_42 : in STD_LOGIC;
    q2_reg_43 : in STD_LOGIC;
    q2_reg_i_40_0 : in STD_LOGIC;
    q2_reg_i_40_1 : in STD_LOGIC;
    q0_reg_20 : in STD_LOGIC;
    q0_reg_21 : in STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_94_reg_23423_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_22_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q3_reg_i_51__0_0\ : in STD_LOGIC;
    q3_reg_i_22_3 : in STD_LOGIC;
    q3_reg_i_27_0 : in STD_LOGIC;
    q3_reg_i_38_3 : in STD_LOGIC;
    \q3_reg_i_51__0_1\ : in STD_LOGIC;
    q3_reg_i_30_2 : in STD_LOGIC;
    q3_reg_i_27_1 : in STD_LOGIC;
    or_ln127_95_fu_15287_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_96_fu_15293_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_268_reg_25424_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_270_reg_25434_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_159_reg_24809 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_157_reg_24777 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_104_fu_16425_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_103_fu_16419_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_57_fu_9630_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_58_fu_9636_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_142_reg_23987_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_i_27_2 : in STD_LOGIC;
    \q3_reg_i_51__0_2\ : in STD_LOGIC;
    \q3_reg_i_51__0_3\ : in STD_LOGIC;
    x_assign_97_reg_23894 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_99_reg_23926 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q3_reg_i_34__0_3\ : in STD_LOGIC;
    q3_reg_i_43_3 : in STD_LOGIC;
    \q3_reg_i_51__0_4\ : in STD_LOGIC;
    \q3_reg_i_46__0_3\ : in STD_LOGIC;
    x_assign_63_reg_23362 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_61_reg_23330 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_i_78_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_78_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_68_0 : in STD_LOGIC;
    x_assign_50_reg_23158 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_49_reg_23142 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_277_reg_25696_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_i_65_1 : in STD_LOGIC;
    q0_reg_i_76_1 : in STD_LOGIC;
    q0_reg_i_101_1 : in STD_LOGIC;
    x_assign_98_reg_23910 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_30_reg_22813_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_140_reg_23977_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_54_fu_10592_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_53_fu_10586_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_52_fu_10580_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_65_fu_10762_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_i_77_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_77_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_81_reg_23862 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_140_reg_23977_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_140_reg_23977_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_66_fu_10768_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_142_reg_23987_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_142_reg_23987_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_76_reg_23824 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_121_fu_18695_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_122_fu_18701_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_183_reg_25185 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_181_reg_25153 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_109_fu_18519_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_110_fu_18525_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_160_reg_25083 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_165_reg_25121 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_119_fu_18683_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_107_fu_18507_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_assign_162_reg_25099 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_180_reg_25147 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_105_fu_16431_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_106_fu_16437_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_93_fu_16255_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_94_fu_16261_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_136_reg_24707 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_141_reg_24745 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_91_fu_16243_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_assign_138_reg_24723 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_156_reg_24771 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_45_reg_22914_reg[3]\ : in STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_45_reg_22914_reg[3]_1\ : in STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[4]\ : in STD_LOGIC;
    \xor_ln117_46_reg_22920_reg[3]\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_45_reg_22914_reg[2]\ : in STD_LOGIC;
    \xor_ln117_45_reg_22914_reg[2]_0\ : in STD_LOGIC;
    \xor_ln117_172_reg_24309_reg[2]\ : in STD_LOGIC;
    \xor_ln117_44_reg_22908_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_44_reg_22908_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_44_reg_22908_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_120_reg_24267 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_44_reg_22908_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_86_reg_23722 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_85_reg_23706 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_87_reg_23738 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_46_fu_9460_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_44_fu_9448_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_45_fu_9454_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_69_reg_23674 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_64_reg_23636 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_i_77_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_77_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_124_reg_23789_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_124_reg_23789_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_120_fu_18689_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_163_reg_25105 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_182_reg_25169 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_108_fu_18513_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_29_reg_22807_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_60_reg_23058_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_60_reg_23058_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_60_reg_23058_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_60_reg_23058_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_60_reg_23058_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_123_reg_23784_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_123_reg_23784_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_30_reg_22813_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_10_fu_3386_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_8_fu_3380_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_31_reg_22819_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_15_reg_22690 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_13_reg_22764 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_29_reg_22807_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_29_reg_22807_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_30_reg_22813_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_41_fu_7366_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_42_fu_7372_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_62_reg_23346 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_40_reg_23260 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_45_reg_23298 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_30_fu_7196_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_29_fu_7190_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_28_fu_7184_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_204_reg_24672_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_92_reg_23413_reg[6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_91_reg_23408_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_93_reg_23418_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_92_reg_23413_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_92_reg_23413_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_156_reg_24166_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_111_reg_24114 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_109_reg_24082 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_71_fu_11882_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_72_fu_11888_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_156_reg_24166_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_28_reg_22801_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_90_reg_24028 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_91_reg_24034 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_62_fu_11724_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_61_fu_11718_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_157_reg_24171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_157_reg_24171_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_88_reg_24012 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_157_reg_24171_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_157_reg_24171_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_157_reg_24171_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_220_reg_24860_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_139_reg_24729 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    x_assign_158_reg_24793 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_92_fu_16249_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_297_reg_25617_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_123_fu_20771_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_124_fu_20777_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_184_reg_25459 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_189_reg_25497 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_125_fu_20783_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_187_reg_25481 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_28_reg_22801_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_46_reg_22920_reg[5]\ : in STD_LOGIC;
    \xor_ln117_91_reg_23408_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_155_reg_24160_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_186_reg_25475 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_295_reg_25607_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_126_fu_20789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_74_reg_23534 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln117_109_reg_23606_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    x_assign_52_reg_23448 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_36_fu_8316_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_57_reg_23486 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_37_fu_8322_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_38_fu_8328_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q0_reg_i_214_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_214_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_109_reg_23606_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_173_reg_24315_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_67_fu_12607_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_68_fu_12613_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_100_reg_24188 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_105_reg_24226 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_113_fu_17563_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_168_reg_24959 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_111_fu_17551_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_171_reg_24997 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_150_reg_24911 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_151_reg_24917 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_101_fu_17387_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_99_fu_17375_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_153_reg_24933 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_112_fu_17557_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_100_fu_17381_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_236_reg_25048_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_i_145_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_224_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_238_reg_25058_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_277_reg_25696_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_131_fu_21579_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_132_fu_21585_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_201_reg_25665 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_133_fu_21591_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0_reg_i_44_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_199_reg_25649 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_107_reg_23596_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_107_reg_23596_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_107_reg_23596_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_171_reg_24303_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_102_reg_24204 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_70_fu_12625_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_171_reg_24303_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_198_reg_25643 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_33_fu_6234_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    or_ln127_34_fu_6240_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_51_reg_23174 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_78_reg_23235_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_28_reg_23088 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_33_reg_23118 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_21_reg_23124 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_22_reg_23130 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_76_reg_23225_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_76_reg_23225_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_76_reg_23225_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_20_reg_23112 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_77_reg_23230_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_assign_144_reg_24583 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_97_fu_15299_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_147_reg_24621 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_127_reg_24541 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_126_reg_24535 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_204_reg_24672_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_85_fu_15123_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_206_reg_24682_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_83_fu_15111_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_129_reg_24557 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_84_fu_15117_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln117_204_reg_24672_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_i_39_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_i_223_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_206_reg_24682_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_146_reg_24605 : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln127_129_fu_19827_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_192_reg_25340 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    or_ln127_127_fu_19815_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_195_reg_25378 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_128_fu_19821_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \xor_ln117_270_reg_25434_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_270_reg_25434_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_115_fu_19639_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_177_reg_25309 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_117_fu_19651_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_174_reg_25287 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_268_reg_25424_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_175_reg_25293 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_270_reg_25434_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln127_116_fu_19645_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0_reg_i_40_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_270_reg_25434_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_270_reg_25434_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_194_reg_25362 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln117_75_reg_23220_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_i_65_2 : in STD_LOGIC;
    q0_reg_i_76_2 : in STD_LOGIC;
    q0_reg_i_77_4 : in STD_LOGIC;
    q0_reg_i_86_1 : in STD_LOGIC;
    q0_reg_i_91_1 : in STD_LOGIC;
    q0_reg_i_96_1 : in STD_LOGIC;
    q0_reg_i_101_2 : in STD_LOGIC;
    q3_reg_i_30_3 : in STD_LOGIC;
    \q3_reg_i_34__0_4\ : in STD_LOGIC;
    q3_reg_i_43_4 : in STD_LOGIC;
    \q3_reg_i_46__0_4\ : in STD_LOGIC;
    x_assign_170_reg_24981 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_22 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[12]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[12]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[15]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_rep__0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_rep\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_rep_0\ : STD_LOGIC;
  signal \^clefia_s0_ce0\ : STD_LOGIC;
  signal clefia_s1_ce2 : STD_LOGIC;
  signal clefia_s1_q4 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^or_ln127_20_reg_23112_reg[1]\ : STD_LOGIC;
  signal \^q0_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_i_100_n_0 : STD_LOGIC;
  signal q0_reg_i_101_n_0 : STD_LOGIC;
  signal q0_reg_i_103_n_0 : STD_LOGIC;
  signal q0_reg_i_10_n_0 : STD_LOGIC;
  signal q0_reg_i_110_n_0 : STD_LOGIC;
  signal q0_reg_i_111_n_0 : STD_LOGIC;
  signal q0_reg_i_112_n_0 : STD_LOGIC;
  signal q0_reg_i_114_n_0 : STD_LOGIC;
  signal q0_reg_i_115_n_0 : STD_LOGIC;
  signal q0_reg_i_116_n_0 : STD_LOGIC;
  signal q0_reg_i_118_n_0 : STD_LOGIC;
  signal q0_reg_i_119_n_0 : STD_LOGIC;
  signal q0_reg_i_11_n_0 : STD_LOGIC;
  signal q0_reg_i_121_n_0 : STD_LOGIC;
  signal q0_reg_i_123_n_0 : STD_LOGIC;
  signal q0_reg_i_124_n_0 : STD_LOGIC;
  signal q0_reg_i_125_n_0 : STD_LOGIC;
  signal q0_reg_i_126_n_0 : STD_LOGIC;
  signal q0_reg_i_127_n_0 : STD_LOGIC;
  signal q0_reg_i_128_n_0 : STD_LOGIC;
  signal q0_reg_i_129_n_0 : STD_LOGIC;
  signal q0_reg_i_12_n_0 : STD_LOGIC;
  signal q0_reg_i_131_n_0 : STD_LOGIC;
  signal q0_reg_i_132_n_0 : STD_LOGIC;
  signal q0_reg_i_134_n_0 : STD_LOGIC;
  signal q0_reg_i_135_n_0 : STD_LOGIC;
  signal q0_reg_i_136_n_0 : STD_LOGIC;
  signal q0_reg_i_137_n_0 : STD_LOGIC;
  signal q0_reg_i_138_n_0 : STD_LOGIC;
  signal q0_reg_i_139_n_0 : STD_LOGIC;
  signal q0_reg_i_13_n_0 : STD_LOGIC;
  signal q0_reg_i_140_n_0 : STD_LOGIC;
  signal q0_reg_i_141_n_0 : STD_LOGIC;
  signal q0_reg_i_142_n_0 : STD_LOGIC;
  signal q0_reg_i_144_n_0 : STD_LOGIC;
  signal q0_reg_i_145_n_0 : STD_LOGIC;
  signal q0_reg_i_146_n_0 : STD_LOGIC;
  signal q0_reg_i_147_n_0 : STD_LOGIC;
  signal q0_reg_i_148_n_0 : STD_LOGIC;
  signal q0_reg_i_149_n_0 : STD_LOGIC;
  signal q0_reg_i_14_n_0 : STD_LOGIC;
  signal q0_reg_i_150_n_0 : STD_LOGIC;
  signal q0_reg_i_151_n_0 : STD_LOGIC;
  signal q0_reg_i_152_n_0 : STD_LOGIC;
  signal q0_reg_i_153_n_0 : STD_LOGIC;
  signal q0_reg_i_154_n_0 : STD_LOGIC;
  signal q0_reg_i_155_n_0 : STD_LOGIC;
  signal q0_reg_i_156_n_0 : STD_LOGIC;
  signal q0_reg_i_157_n_0 : STD_LOGIC;
  signal q0_reg_i_158_n_0 : STD_LOGIC;
  signal q0_reg_i_159_n_0 : STD_LOGIC;
  signal q0_reg_i_15_n_0 : STD_LOGIC;
  signal q0_reg_i_160_n_0 : STD_LOGIC;
  signal q0_reg_i_161_n_0 : STD_LOGIC;
  signal q0_reg_i_162_n_0 : STD_LOGIC;
  signal q0_reg_i_163_n_0 : STD_LOGIC;
  signal q0_reg_i_164_n_0 : STD_LOGIC;
  signal q0_reg_i_165_n_0 : STD_LOGIC;
  signal q0_reg_i_166_n_0 : STD_LOGIC;
  signal q0_reg_i_167_n_0 : STD_LOGIC;
  signal q0_reg_i_168_n_0 : STD_LOGIC;
  signal q0_reg_i_169_n_0 : STD_LOGIC;
  signal q0_reg_i_16_n_0 : STD_LOGIC;
  signal q0_reg_i_170_n_0 : STD_LOGIC;
  signal q0_reg_i_171_n_0 : STD_LOGIC;
  signal q0_reg_i_172_n_0 : STD_LOGIC;
  signal q0_reg_i_173_n_0 : STD_LOGIC;
  signal q0_reg_i_174_n_0 : STD_LOGIC;
  signal q0_reg_i_175_n_0 : STD_LOGIC;
  signal q0_reg_i_176_n_0 : STD_LOGIC;
  signal q0_reg_i_177_n_0 : STD_LOGIC;
  signal q0_reg_i_178_n_0 : STD_LOGIC;
  signal q0_reg_i_179_n_0 : STD_LOGIC;
  signal q0_reg_i_17_n_0 : STD_LOGIC;
  signal q0_reg_i_180_n_0 : STD_LOGIC;
  signal q0_reg_i_181_n_0 : STD_LOGIC;
  signal q0_reg_i_182_n_0 : STD_LOGIC;
  signal q0_reg_i_184_n_0 : STD_LOGIC;
  signal q0_reg_i_185_n_0 : STD_LOGIC;
  signal q0_reg_i_186_n_0 : STD_LOGIC;
  signal q0_reg_i_187_n_0 : STD_LOGIC;
  signal q0_reg_i_188_n_0 : STD_LOGIC;
  signal q0_reg_i_189_n_0 : STD_LOGIC;
  signal q0_reg_i_18_n_0 : STD_LOGIC;
  signal q0_reg_i_190_n_0 : STD_LOGIC;
  signal q0_reg_i_191_n_0 : STD_LOGIC;
  signal q0_reg_i_192_n_0 : STD_LOGIC;
  signal q0_reg_i_193_n_0 : STD_LOGIC;
  signal q0_reg_i_194_n_0 : STD_LOGIC;
  signal q0_reg_i_195_n_0 : STD_LOGIC;
  signal q0_reg_i_196_n_0 : STD_LOGIC;
  signal q0_reg_i_197_n_0 : STD_LOGIC;
  signal q0_reg_i_198_n_0 : STD_LOGIC;
  signal q0_reg_i_199_n_0 : STD_LOGIC;
  signal q0_reg_i_19_n_0 : STD_LOGIC;
  signal q0_reg_i_200_n_0 : STD_LOGIC;
  signal q0_reg_i_201_n_0 : STD_LOGIC;
  signal q0_reg_i_202_n_0 : STD_LOGIC;
  signal q0_reg_i_203_n_0 : STD_LOGIC;
  signal q0_reg_i_204_n_0 : STD_LOGIC;
  signal q0_reg_i_205_n_0 : STD_LOGIC;
  signal q0_reg_i_206_n_0 : STD_LOGIC;
  signal q0_reg_i_207_n_0 : STD_LOGIC;
  signal q0_reg_i_208_n_0 : STD_LOGIC;
  signal q0_reg_i_209_n_0 : STD_LOGIC;
  signal q0_reg_i_20_n_0 : STD_LOGIC;
  signal q0_reg_i_210_n_0 : STD_LOGIC;
  signal q0_reg_i_211_n_0 : STD_LOGIC;
  signal q0_reg_i_212_n_0 : STD_LOGIC;
  signal q0_reg_i_213_n_0 : STD_LOGIC;
  signal q0_reg_i_214_n_0 : STD_LOGIC;
  signal q0_reg_i_215_n_0 : STD_LOGIC;
  signal q0_reg_i_216_n_0 : STD_LOGIC;
  signal q0_reg_i_217_n_0 : STD_LOGIC;
  signal q0_reg_i_218_n_0 : STD_LOGIC;
  signal q0_reg_i_219_n_0 : STD_LOGIC;
  signal q0_reg_i_21_n_0 : STD_LOGIC;
  signal q0_reg_i_220_n_0 : STD_LOGIC;
  signal q0_reg_i_221_n_0 : STD_LOGIC;
  signal q0_reg_i_222_n_0 : STD_LOGIC;
  signal q0_reg_i_223_n_0 : STD_LOGIC;
  signal q0_reg_i_224_n_0 : STD_LOGIC;
  signal q0_reg_i_225_n_0 : STD_LOGIC;
  signal q0_reg_i_226_n_0 : STD_LOGIC;
  signal q0_reg_i_227_n_0 : STD_LOGIC;
  signal q0_reg_i_228_n_0 : STD_LOGIC;
  signal q0_reg_i_229_n_0 : STD_LOGIC;
  signal q0_reg_i_22_n_0 : STD_LOGIC;
  signal q0_reg_i_230_n_0 : STD_LOGIC;
  signal q0_reg_i_231_n_0 : STD_LOGIC;
  signal q0_reg_i_232_n_0 : STD_LOGIC;
  signal q0_reg_i_233_n_0 : STD_LOGIC;
  signal q0_reg_i_234_n_0 : STD_LOGIC;
  signal q0_reg_i_235_n_0 : STD_LOGIC;
  signal q0_reg_i_236_n_0 : STD_LOGIC;
  signal q0_reg_i_237_n_0 : STD_LOGIC;
  signal q0_reg_i_238_n_0 : STD_LOGIC;
  signal q0_reg_i_239_n_0 : STD_LOGIC;
  signal q0_reg_i_240_n_0 : STD_LOGIC;
  signal q0_reg_i_241_n_0 : STD_LOGIC;
  signal q0_reg_i_242_n_0 : STD_LOGIC;
  signal q0_reg_i_243_n_0 : STD_LOGIC;
  signal q0_reg_i_244_n_0 : STD_LOGIC;
  signal q0_reg_i_245_n_0 : STD_LOGIC;
  signal q0_reg_i_246_n_0 : STD_LOGIC;
  signal q0_reg_i_247_n_0 : STD_LOGIC;
  signal q0_reg_i_248_n_0 : STD_LOGIC;
  signal q0_reg_i_249_n_0 : STD_LOGIC;
  signal q0_reg_i_24_n_0 : STD_LOGIC;
  signal q0_reg_i_250_n_0 : STD_LOGIC;
  signal q0_reg_i_251_n_0 : STD_LOGIC;
  signal q0_reg_i_252_n_0 : STD_LOGIC;
  signal q0_reg_i_253_n_0 : STD_LOGIC;
  signal q0_reg_i_254_n_0 : STD_LOGIC;
  signal q0_reg_i_255_n_0 : STD_LOGIC;
  signal q0_reg_i_256_n_0 : STD_LOGIC;
  signal q0_reg_i_257_n_0 : STD_LOGIC;
  signal q0_reg_i_258_n_0 : STD_LOGIC;
  signal q0_reg_i_259_n_0 : STD_LOGIC;
  signal q0_reg_i_25_n_0 : STD_LOGIC;
  signal q0_reg_i_260_n_0 : STD_LOGIC;
  signal q0_reg_i_261_n_0 : STD_LOGIC;
  signal q0_reg_i_262_n_0 : STD_LOGIC;
  signal q0_reg_i_263_n_0 : STD_LOGIC;
  signal q0_reg_i_264_n_0 : STD_LOGIC;
  signal q0_reg_i_265_n_0 : STD_LOGIC;
  signal q0_reg_i_266_n_0 : STD_LOGIC;
  signal q0_reg_i_267_n_0 : STD_LOGIC;
  signal q0_reg_i_268_n_0 : STD_LOGIC;
  signal q0_reg_i_269_n_0 : STD_LOGIC;
  signal q0_reg_i_26_n_0 : STD_LOGIC;
  signal q0_reg_i_270_n_0 : STD_LOGIC;
  signal q0_reg_i_271_n_0 : STD_LOGIC;
  signal q0_reg_i_272_n_0 : STD_LOGIC;
  signal q0_reg_i_273_n_0 : STD_LOGIC;
  signal q0_reg_i_274_n_0 : STD_LOGIC;
  signal q0_reg_i_275_n_0 : STD_LOGIC;
  signal q0_reg_i_276_n_0 : STD_LOGIC;
  signal q0_reg_i_277_n_0 : STD_LOGIC;
  signal q0_reg_i_278_n_0 : STD_LOGIC;
  signal q0_reg_i_279_n_0 : STD_LOGIC;
  signal q0_reg_i_27_n_0 : STD_LOGIC;
  signal q0_reg_i_280_n_0 : STD_LOGIC;
  signal q0_reg_i_281_n_0 : STD_LOGIC;
  signal q0_reg_i_282_n_0 : STD_LOGIC;
  signal q0_reg_i_283_n_0 : STD_LOGIC;
  signal q0_reg_i_284_n_0 : STD_LOGIC;
  signal q0_reg_i_285_n_0 : STD_LOGIC;
  signal q0_reg_i_286_n_0 : STD_LOGIC;
  signal q0_reg_i_287_n_0 : STD_LOGIC;
  signal q0_reg_i_288_n_0 : STD_LOGIC;
  signal q0_reg_i_289_n_0 : STD_LOGIC;
  signal q0_reg_i_28_n_0 : STD_LOGIC;
  signal q0_reg_i_290_n_0 : STD_LOGIC;
  signal q0_reg_i_291_n_0 : STD_LOGIC;
  signal q0_reg_i_292_n_0 : STD_LOGIC;
  signal q0_reg_i_293_n_0 : STD_LOGIC;
  signal q0_reg_i_294_n_0 : STD_LOGIC;
  signal q0_reg_i_295_n_0 : STD_LOGIC;
  signal q0_reg_i_296_n_0 : STD_LOGIC;
  signal q0_reg_i_297_n_0 : STD_LOGIC;
  signal q0_reg_i_298_n_0 : STD_LOGIC;
  signal q0_reg_i_299_n_0 : STD_LOGIC;
  signal q0_reg_i_29_n_0 : STD_LOGIC;
  signal q0_reg_i_2_n_0 : STD_LOGIC;
  signal q0_reg_i_300_n_0 : STD_LOGIC;
  signal q0_reg_i_301_n_0 : STD_LOGIC;
  signal q0_reg_i_302_n_0 : STD_LOGIC;
  signal q0_reg_i_303_n_0 : STD_LOGIC;
  signal q0_reg_i_304_n_0 : STD_LOGIC;
  signal q0_reg_i_305_n_0 : STD_LOGIC;
  signal q0_reg_i_306_n_0 : STD_LOGIC;
  signal q0_reg_i_307_n_0 : STD_LOGIC;
  signal q0_reg_i_308_n_0 : STD_LOGIC;
  signal q0_reg_i_309_n_0 : STD_LOGIC;
  signal q0_reg_i_30_n_0 : STD_LOGIC;
  signal q0_reg_i_310_n_0 : STD_LOGIC;
  signal q0_reg_i_311_n_0 : STD_LOGIC;
  signal q0_reg_i_312_n_0 : STD_LOGIC;
  signal q0_reg_i_313_n_0 : STD_LOGIC;
  signal q0_reg_i_314_n_0 : STD_LOGIC;
  signal q0_reg_i_315_n_0 : STD_LOGIC;
  signal q0_reg_i_316_n_0 : STD_LOGIC;
  signal q0_reg_i_317_n_0 : STD_LOGIC;
  signal q0_reg_i_318_n_0 : STD_LOGIC;
  signal q0_reg_i_319_n_0 : STD_LOGIC;
  signal q0_reg_i_31_n_0 : STD_LOGIC;
  signal q0_reg_i_320_n_0 : STD_LOGIC;
  signal q0_reg_i_321_n_0 : STD_LOGIC;
  signal q0_reg_i_322_n_0 : STD_LOGIC;
  signal q0_reg_i_323_n_0 : STD_LOGIC;
  signal q0_reg_i_324_n_0 : STD_LOGIC;
  signal q0_reg_i_325_n_0 : STD_LOGIC;
  signal q0_reg_i_326_n_0 : STD_LOGIC;
  signal q0_reg_i_327_n_0 : STD_LOGIC;
  signal q0_reg_i_328_n_0 : STD_LOGIC;
  signal q0_reg_i_329_n_0 : STD_LOGIC;
  signal q0_reg_i_32_n_0 : STD_LOGIC;
  signal q0_reg_i_330_n_0 : STD_LOGIC;
  signal q0_reg_i_331_n_0 : STD_LOGIC;
  signal q0_reg_i_332_n_0 : STD_LOGIC;
  signal q0_reg_i_333_n_0 : STD_LOGIC;
  signal q0_reg_i_334_n_0 : STD_LOGIC;
  signal q0_reg_i_335_n_0 : STD_LOGIC;
  signal q0_reg_i_336_n_0 : STD_LOGIC;
  signal q0_reg_i_337_n_0 : STD_LOGIC;
  signal q0_reg_i_33_n_0 : STD_LOGIC;
  signal q0_reg_i_34_n_0 : STD_LOGIC;
  signal q0_reg_i_35_n_0 : STD_LOGIC;
  signal q0_reg_i_36_n_0 : STD_LOGIC;
  signal q0_reg_i_37_n_0 : STD_LOGIC;
  signal q0_reg_i_38_n_0 : STD_LOGIC;
  signal q0_reg_i_39_n_0 : STD_LOGIC;
  signal q0_reg_i_3_n_0 : STD_LOGIC;
  signal q0_reg_i_40_n_0 : STD_LOGIC;
  signal q0_reg_i_41_n_0 : STD_LOGIC;
  signal q0_reg_i_42_n_0 : STD_LOGIC;
  signal q0_reg_i_43_n_0 : STD_LOGIC;
  signal q0_reg_i_44_n_0 : STD_LOGIC;
  signal q0_reg_i_45_n_0 : STD_LOGIC;
  signal q0_reg_i_46_n_0 : STD_LOGIC;
  signal q0_reg_i_47_n_0 : STD_LOGIC;
  signal q0_reg_i_48_n_0 : STD_LOGIC;
  signal q0_reg_i_49_n_0 : STD_LOGIC;
  signal q0_reg_i_4_n_0 : STD_LOGIC;
  signal q0_reg_i_50_n_0 : STD_LOGIC;
  signal q0_reg_i_51_n_0 : STD_LOGIC;
  signal q0_reg_i_52_n_0 : STD_LOGIC;
  signal q0_reg_i_53_n_0 : STD_LOGIC;
  signal q0_reg_i_54_n_0 : STD_LOGIC;
  signal q0_reg_i_55_n_0 : STD_LOGIC;
  signal q0_reg_i_56_n_0 : STD_LOGIC;
  signal q0_reg_i_57_n_0 : STD_LOGIC;
  signal q0_reg_i_58_n_0 : STD_LOGIC;
  signal q0_reg_i_59_n_0 : STD_LOGIC;
  signal q0_reg_i_5_n_0 : STD_LOGIC;
  signal q0_reg_i_60_n_0 : STD_LOGIC;
  signal q0_reg_i_61_n_0 : STD_LOGIC;
  signal q0_reg_i_62_n_0 : STD_LOGIC;
  signal q0_reg_i_63_n_0 : STD_LOGIC;
  signal q0_reg_i_64_n_0 : STD_LOGIC;
  signal q0_reg_i_65_n_0 : STD_LOGIC;
  signal q0_reg_i_66_n_0 : STD_LOGIC;
  signal q0_reg_i_68_n_0 : STD_LOGIC;
  signal q0_reg_i_69_n_0 : STD_LOGIC;
  signal q0_reg_i_6_n_0 : STD_LOGIC;
  signal q0_reg_i_71_n_0 : STD_LOGIC;
  signal q0_reg_i_72_n_0 : STD_LOGIC;
  signal q0_reg_i_73_n_0 : STD_LOGIC;
  signal q0_reg_i_74_n_0 : STD_LOGIC;
  signal q0_reg_i_75_n_0 : STD_LOGIC;
  signal q0_reg_i_76_n_0 : STD_LOGIC;
  signal q0_reg_i_77_n_0 : STD_LOGIC;
  signal q0_reg_i_78_n_0 : STD_LOGIC;
  signal q0_reg_i_79_n_0 : STD_LOGIC;
  signal q0_reg_i_7_n_0 : STD_LOGIC;
  signal q0_reg_i_80_n_0 : STD_LOGIC;
  signal q0_reg_i_81_n_0 : STD_LOGIC;
  signal q0_reg_i_82_n_0 : STD_LOGIC;
  signal q0_reg_i_83_n_0 : STD_LOGIC;
  signal q0_reg_i_84_n_0 : STD_LOGIC;
  signal q0_reg_i_85_n_0 : STD_LOGIC;
  signal q0_reg_i_86_n_0 : STD_LOGIC;
  signal q0_reg_i_87_n_0 : STD_LOGIC;
  signal q0_reg_i_88_n_0 : STD_LOGIC;
  signal q0_reg_i_89_n_0 : STD_LOGIC;
  signal q0_reg_i_8_n_0 : STD_LOGIC;
  signal q0_reg_i_90_n_0 : STD_LOGIC;
  signal q0_reg_i_91_n_0 : STD_LOGIC;
  signal q0_reg_i_92_n_0 : STD_LOGIC;
  signal q0_reg_i_93_n_0 : STD_LOGIC;
  signal q0_reg_i_94_n_0 : STD_LOGIC;
  signal q0_reg_i_95_n_0 : STD_LOGIC;
  signal q0_reg_i_96_n_0 : STD_LOGIC;
  signal q0_reg_i_97_n_0 : STD_LOGIC;
  signal q0_reg_i_98_n_0 : STD_LOGIC;
  signal q0_reg_i_99_n_0 : STD_LOGIC;
  signal q0_reg_i_9_n_0 : STD_LOGIC;
  signal q1_reg_i_258_n_0 : STD_LOGIC;
  signal q1_reg_i_259_n_0 : STD_LOGIC;
  signal \^q2_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q2_reg_2\ : STD_LOGIC;
  signal \^q2_reg_3\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q2_reg_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q2_reg_5\ : STD_LOGIC;
  signal q2_reg_i_10_n_0 : STD_LOGIC;
  signal q2_reg_i_12_n_0 : STD_LOGIC;
  signal q2_reg_i_14_n_0 : STD_LOGIC;
  signal q2_reg_i_16_n_0 : STD_LOGIC;
  signal q2_reg_i_18_n_0 : STD_LOGIC;
  signal q2_reg_i_20_n_0 : STD_LOGIC;
  signal q2_reg_i_22_n_0 : STD_LOGIC;
  signal q2_reg_i_24_n_0 : STD_LOGIC;
  signal q2_reg_i_26_n_0 : STD_LOGIC;
  signal q2_reg_i_28_n_0 : STD_LOGIC;
  signal q2_reg_i_2_n_0 : STD_LOGIC;
  signal q2_reg_i_30_n_0 : STD_LOGIC;
  signal q2_reg_i_32_n_0 : STD_LOGIC;
  signal q2_reg_i_34_n_0 : STD_LOGIC;
  signal q2_reg_i_36_n_0 : STD_LOGIC;
  signal q2_reg_i_38_n_0 : STD_LOGIC;
  signal q2_reg_i_3_n_0 : STD_LOGIC;
  signal q2_reg_i_40_n_0 : STD_LOGIC;
  signal q2_reg_i_42_n_0 : STD_LOGIC;
  signal q2_reg_i_43_n_0 : STD_LOGIC;
  signal q2_reg_i_44_n_0 : STD_LOGIC;
  signal q2_reg_i_45_n_0 : STD_LOGIC;
  signal q2_reg_i_46_n_0 : STD_LOGIC;
  signal q2_reg_i_47_n_0 : STD_LOGIC;
  signal q2_reg_i_48_n_0 : STD_LOGIC;
  signal q2_reg_i_49_n_0 : STD_LOGIC;
  signal q2_reg_i_4_n_0 : STD_LOGIC;
  signal q2_reg_i_50_n_0 : STD_LOGIC;
  signal q2_reg_i_51_n_0 : STD_LOGIC;
  signal q2_reg_i_52_n_0 : STD_LOGIC;
  signal q2_reg_i_53_n_0 : STD_LOGIC;
  signal q2_reg_i_54_n_0 : STD_LOGIC;
  signal q2_reg_i_55_n_0 : STD_LOGIC;
  signal q2_reg_i_56_n_0 : STD_LOGIC;
  signal q2_reg_i_57_n_0 : STD_LOGIC;
  signal q2_reg_i_58_n_0 : STD_LOGIC;
  signal q2_reg_i_59_n_0 : STD_LOGIC;
  signal q2_reg_i_5_n_0 : STD_LOGIC;
  signal q2_reg_i_60_n_0 : STD_LOGIC;
  signal q2_reg_i_61_n_0 : STD_LOGIC;
  signal q2_reg_i_62_n_0 : STD_LOGIC;
  signal q2_reg_i_63_n_0 : STD_LOGIC;
  signal q2_reg_i_64_n_0 : STD_LOGIC;
  signal q2_reg_i_65_n_0 : STD_LOGIC;
  signal q2_reg_i_66_n_0 : STD_LOGIC;
  signal q2_reg_i_67_n_0 : STD_LOGIC;
  signal q2_reg_i_68_n_0 : STD_LOGIC;
  signal q2_reg_i_69_n_0 : STD_LOGIC;
  signal q2_reg_i_6_n_0 : STD_LOGIC;
  signal q2_reg_i_70_n_0 : STD_LOGIC;
  signal q2_reg_i_71_n_0 : STD_LOGIC;
  signal q2_reg_i_72_n_0 : STD_LOGIC;
  signal q2_reg_i_73_n_0 : STD_LOGIC;
  signal q2_reg_i_74_n_0 : STD_LOGIC;
  signal q2_reg_i_75_n_0 : STD_LOGIC;
  signal q2_reg_i_76_n_0 : STD_LOGIC;
  signal q2_reg_i_77_n_0 : STD_LOGIC;
  signal q2_reg_i_78_n_0 : STD_LOGIC;
  signal q2_reg_i_79_n_0 : STD_LOGIC;
  signal q2_reg_i_7_n_0 : STD_LOGIC;
  signal q2_reg_i_80_n_0 : STD_LOGIC;
  signal q2_reg_i_81_n_0 : STD_LOGIC;
  signal q2_reg_i_82_n_0 : STD_LOGIC;
  signal q2_reg_i_83_n_0 : STD_LOGIC;
  signal q2_reg_i_84_n_0 : STD_LOGIC;
  signal q2_reg_i_85_n_0 : STD_LOGIC;
  signal q2_reg_i_86_n_0 : STD_LOGIC;
  signal q2_reg_i_87_n_0 : STD_LOGIC;
  signal q2_reg_i_88_n_0 : STD_LOGIC;
  signal q2_reg_i_89_n_0 : STD_LOGIC;
  signal q2_reg_i_8_n_0 : STD_LOGIC;
  signal q2_reg_i_90_n_0 : STD_LOGIC;
  signal q2_reg_i_91_n_0 : STD_LOGIC;
  signal q2_reg_i_9_n_0 : STD_LOGIC;
  signal \^q3_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q3_reg_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q3_reg_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q3_reg_11\ : STD_LOGIC;
  signal \^q3_reg_12\ : STD_LOGIC;
  signal \^q3_reg_14\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q3_reg_15\ : STD_LOGIC;
  signal \^q3_reg_18\ : STD_LOGIC;
  signal \^q3_reg_5\ : STD_LOGIC;
  signal \^q3_reg_6\ : STD_LOGIC;
  signal \^q3_reg_7\ : STD_LOGIC;
  signal \^q3_reg_8\ : STD_LOGIC;
  signal \^q3_reg_9\ : STD_LOGIC;
  signal \q3_reg_i_100__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_101_n_0 : STD_LOGIC;
  signal \q3_reg_i_102__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_103__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_109__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_110__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_111__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_112__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_21__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_22_n_0 : STD_LOGIC;
  signal \q3_reg_i_25__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_27_n_0 : STD_LOGIC;
  signal \q3_reg_i_29__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_30_n_0 : STD_LOGIC;
  signal q3_reg_i_33_n_0 : STD_LOGIC;
  signal \q3_reg_i_34__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_37_n_0 : STD_LOGIC;
  signal q3_reg_i_38_n_0 : STD_LOGIC;
  signal \q3_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_41__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_43_n_0 : STD_LOGIC;
  signal \q3_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_51__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_62__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_63__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_64__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_65_n_0 : STD_LOGIC;
  signal q3_reg_i_66_n_0 : STD_LOGIC;
  signal \q3_reg_i_67__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_68__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_69_n_0 : STD_LOGIC;
  signal \q3_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_70__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_71__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_72__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_73__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_74_n_0 : STD_LOGIC;
  signal q3_reg_i_75_n_0 : STD_LOGIC;
  signal \q3_reg_i_76__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_77__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_78__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_79_n_0 : STD_LOGIC;
  signal \q3_reg_i_7__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_80_n_0 : STD_LOGIC;
  signal q3_reg_i_81_n_0 : STD_LOGIC;
  signal \q3_reg_i_82__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_83_n_0 : STD_LOGIC;
  signal \q3_reg_i_84__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_85__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_86__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_87__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_88__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_89_n_0 : STD_LOGIC;
  signal \q3_reg_i_8__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_90_n_0 : STD_LOGIC;
  signal \q3_reg_i_91__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_92__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_93__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_94_n_0 : STD_LOGIC;
  signal q3_reg_i_95_n_0 : STD_LOGIC;
  signal \q3_reg_i_96__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_97__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_98__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_99__0_n_0\ : STD_LOGIC;
  signal \q3_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \^reg_1820_reg[3]\ : STD_LOGIC;
  signal \reg_1832[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1832[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_1839[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1839[7]_i_4_n_0\ : STD_LOGIC;
  signal \^reg_1839_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reg_1854[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1854[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1854[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1854[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1854[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_7_n_0\ : STD_LOGIC;
  signal \^reg_1854_reg[4]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1862_reg[6]\ : STD_LOGIC;
  signal \^reg_1862_reg[7]\ : STD_LOGIC;
  signal \^reg_1870_reg[7]\ : STD_LOGIC;
  signal \reg_1883[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1883[7]_i_2_n_0\ : STD_LOGIC;
  signal \^reg_1883_reg[6]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^reg_1883_reg[7]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^reg_1890_reg[4]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^reg_1890_reg[7]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^reg_1896_reg[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_1896_reg[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1896_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_1896_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^reg_1896_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^reg_1896_reg[7]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^reg_1906_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_149_reg_23293_reg[0]\ : STD_LOGIC;
  signal \^tmp_149_reg_23293_reg[0]_0\ : STD_LOGIC;
  signal \^tmp_479_reg_24766_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_114_reg_23664_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_119_reg_23690_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_137_reg_23868_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_139_reg_23878_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_139_reg_23878_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_150_reg_24018_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_150_reg_24018_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_150_reg_24018_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_154_reg_24040_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_154_reg_24040_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_170_reg_24194_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_174_reg_24216_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_174_reg_24216_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_210_reg_24525_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_210_reg_24525_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_219_reg_24573_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_219_reg_24573_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_219_reg_24573_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_219_reg_24573_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_237_reg_24751_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_237_reg_24751_reg[1]_0\ : STD_LOGIC;
  signal \^trunc_ln127_237_reg_24751_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_237_reg_24751_reg[2]_0\ : STD_LOGIC;
  signal \^trunc_ln127_239_reg_24761_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_239_reg_24761_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_250_reg_24901_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_254_reg_24923_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_277_reg_25127_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_277_reg_25127_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_279_reg_25137_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_279_reg_25137_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_279_reg_25137_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_294_reg_25299_reg[6]\ : STD_LOGIC;
  signal \^trunc_ln127_299_reg_25325_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_310_reg_25465_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_310_reg_25465_reg[4]\ : STD_LOGIC;
  signal \^trunc_ln127_314_reg_25487_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_314_reg_25487_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_70_reg_23266_reg[1]\ : STD_LOGIC;
  signal \^trunc_ln127_70_reg_23266_reg[2]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[0]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[3]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[5]\ : STD_LOGIC;
  signal \^trunc_ln127_74_reg_23288_reg[6]\ : STD_LOGIC;
  signal \^x_assign_105_reg_24226_reg[2]\ : STD_LOGIC;
  signal \^x_assign_126_reg_24535_reg[0]\ : STD_LOGIC;
  signal \^x_assign_126_reg_24535_reg[1]\ : STD_LOGIC;
  signal \^x_assign_127_reg_24541_reg[6]\ : STD_LOGIC;
  signal \^x_assign_127_reg_24541_reg[7]\ : STD_LOGIC;
  signal \^x_assign_129_reg_24557_reg[0]\ : STD_LOGIC;
  signal \^x_assign_138_reg_24723_reg[0]\ : STD_LOGIC;
  signal \^x_assign_138_reg_24723_reg[1]\ : STD_LOGIC;
  signal \^x_assign_150_reg_24911_reg[0]\ : STD_LOGIC;
  signal \^x_assign_150_reg_24911_reg[1]\ : STD_LOGIC;
  signal \^x_assign_150_reg_24911_reg[7]\ : STD_LOGIC;
  signal \^x_assign_151_reg_24917_reg[2]\ : STD_LOGIC;
  signal \^x_assign_151_reg_24917_reg[3]\ : STD_LOGIC;
  signal \^x_assign_153_reg_24933_reg[0]\ : STD_LOGIC;
  signal \^x_assign_153_reg_24933_reg[3]\ : STD_LOGIC;
  signal \^x_assign_162_reg_25099_reg[0]\ : STD_LOGIC;
  signal \^x_assign_162_reg_25099_reg[1]\ : STD_LOGIC;
  signal \^x_assign_162_reg_25099_reg[7]\ : STD_LOGIC;
  signal \^x_assign_163_reg_25105_reg[2]\ : STD_LOGIC;
  signal \^x_assign_163_reg_25105_reg[3]\ : STD_LOGIC;
  signal \^x_assign_172_reg_25271_reg[2]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[0]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[1]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[4]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[6]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[7]\ : STD_LOGIC;
  signal \^x_assign_175_reg_25293_reg[2]\ : STD_LOGIC;
  signal \^x_assign_175_reg_25293_reg[3]\ : STD_LOGIC;
  signal \^x_assign_186_reg_25475_reg[2]\ : STD_LOGIC;
  signal \^x_assign_186_reg_25475_reg[3]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[0]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[1]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[6]\ : STD_LOGIC;
  signal \^x_assign_187_reg_25481_reg[7]\ : STD_LOGIC;
  signal \^x_assign_28_reg_23088_reg[4]\ : STD_LOGIC;
  signal \^x_assign_33_reg_23118_reg[2]\ : STD_LOGIC;
  signal \^x_assign_33_reg_23118_reg[3]\ : STD_LOGIC;
  signal \^x_assign_43_reg_23282_reg[0]\ : STD_LOGIC;
  signal \^x_assign_43_reg_23282_reg[1]\ : STD_LOGIC;
  signal \^x_assign_43_reg_23282_reg[1]_0\ : STD_LOGIC;
  signal \^x_assign_43_reg_23282_reg[2]\ : STD_LOGIC;
  signal \^x_assign_43_reg_23282_reg[3]\ : STD_LOGIC;
  signal \^x_assign_55_reg_23470_reg[0]\ : STD_LOGIC;
  signal \^x_assign_57_reg_23486_reg[2]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[1]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[2]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[3]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[4]\ : STD_LOGIC;
  signal \^x_assign_64_reg_23636_reg[5]\ : STD_LOGIC;
  signal \^x_assign_66_reg_23652_reg[3]\ : STD_LOGIC;
  signal \^x_assign_67_reg_23658_reg[0]\ : STD_LOGIC;
  signal \^x_assign_67_reg_23658_reg[1]\ : STD_LOGIC;
  signal \^x_assign_73_reg_23518_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_assign_76_reg_23824_reg[2]\ : STD_LOGIC;
  signal \^x_assign_76_reg_23824_reg[3]\ : STD_LOGIC;
  signal \^x_assign_79_reg_23846_reg[2]\ : STD_LOGIC;
  signal \^x_assign_79_reg_23846_reg[3]\ : STD_LOGIC;
  signal \^x_assign_81_reg_23862_reg[0]\ : STD_LOGIC;
  signal \^x_assign_81_reg_23862_reg[1]\ : STD_LOGIC;
  signal \^x_assign_90_reg_24028_reg[3]\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[0]\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[0]_0\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[1]\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[1]_0\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[2]\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[3]\ : STD_LOGIC;
  signal \^x_assign_91_reg_24034_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_107_reg_23596_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_107_reg_23596_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_107_reg_23596_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_109_reg_23606_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_109_reg_23606_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_109_reg_23606_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_109_reg_23606_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_11_reg_22653_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_140_reg_23977_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_140_reg_23977_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_142_reg_23987_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_142_reg_23987_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_142_reg_23987_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_14_reg_22679_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_156_reg_24166_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_156_reg_24166_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_156_reg_24166_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_158_reg_24177_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_158_reg_24177_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_158_reg_24177_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_158_reg_24177_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_15_reg_22711_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_15_reg_22711_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_15_reg_22711_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_15_reg_22711_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_15_reg_22711_reg[7]\ : STD_LOGIC;
  signal \xor_ln117_171_reg_24303[0]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_171_reg_24303[1]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_171_reg_24303[2]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_171_reg_24303[3]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_171_reg_24303[5]_i_2_n_0\ : STD_LOGIC;
  signal \^xor_ln117_172_reg_24309_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_172_reg_24309_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_174_reg_24321_reg[2]\ : STD_LOGIC;
  signal \^xor_ln117_174_reg_24321_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_174_reg_24321_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_174_reg_24321_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_188_reg_24457_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_188_reg_24457_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_188_reg_24457_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_190_reg_24463_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_190_reg_24463_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_190_reg_24463_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_204_reg_24672_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_204_reg_24672_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_204_reg_24672_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_206_reg_24682_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_206_reg_24682_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_206_reg_24682_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_219_reg_24855_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_219_reg_24855_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_221_reg_24865_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_221_reg_24865_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_221_reg_24865_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_221_reg_24865_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_237_reg_25053_reg[7]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^xor_ln117_28_reg_22801_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[2]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[3]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_31_reg_22819_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_44_reg_22908_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_45_reg_22914_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_46_reg_22920_reg[2]\ : STD_LOGIC;
  signal \^xor_ln117_46_reg_22920_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_47_reg_22926_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_60_reg_23058_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_61_reg_23026_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_61_reg_23026_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_61_reg_23026_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_63_reg_23032_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_63_reg_23032_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_76_reg_23225_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_76_reg_23225_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_78_reg_23235_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_78_reg_23235_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_78_reg_23235_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_91_reg_23408_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_91_reg_23408_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_91_reg_23408_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_91_reg_23408_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_92_reg_23413_reg[4]\ : STD_LOGIC;
  signal \^xor_ln117_92_reg_23413_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_92_reg_23413_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_92_reg_23413_reg[7]\ : STD_LOGIC;
  signal \^xor_ln117_93_reg_23418_reg[1]\ : STD_LOGIC;
  signal \^xor_ln117_93_reg_23418_reg[6]\ : STD_LOGIC;
  signal \^xor_ln117_93_reg_23418_reg[7]\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q2_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q2_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q3_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q3_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \or_ln127_22_reg_23130[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \or_ln127_24_reg_23011[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \or_ln127_24_reg_23011[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \or_ln127_26_reg_23021[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \or_ln127_26_reg_23021[3]_i_1\ : label is "soft_lutpair98";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM of q0_reg_i_103 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of q0_reg_i_106 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of q0_reg_i_107 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of q0_reg_i_108 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of q0_reg_i_112 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of q0_reg_i_113 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of q0_reg_i_118 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of q0_reg_i_120 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of q0_reg_i_121 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of q0_reg_i_122 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of q0_reg_i_128 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of q0_reg_i_130 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of q0_reg_i_131 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of q0_reg_i_133 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of q0_reg_i_137 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of q0_reg_i_148 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of q0_reg_i_150 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of q0_reg_i_157 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of q0_reg_i_160 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of q0_reg_i_167 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of q0_reg_i_173 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of q0_reg_i_182 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of q0_reg_i_183 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of q0_reg_i_198 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of q0_reg_i_218 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of q0_reg_i_23 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of q0_reg_i_259 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of q0_reg_i_264 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of q0_reg_i_270 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of q0_reg_i_274 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of q0_reg_i_279 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of q0_reg_i_284 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of q0_reg_i_298 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of q0_reg_i_311 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of q0_reg_i_316 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of q0_reg_i_335 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of q0_reg_i_61 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of q0_reg_i_67 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of q0_reg_i_72 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of q0_reg_i_82 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of q0_reg_i_87 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of q0_reg_i_92 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of q0_reg_i_97 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of q1_reg_i_19 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of q1_reg_i_24 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of q1_reg_i_258 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of q1_reg_i_259 : label is "soft_lutpair109";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q2_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q2_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q2_reg : label is 2048;
  attribute RTL_RAM_NAME of q2_reg : label is "inst/clefia_s1_U/q2_reg";
  attribute RTL_RAM_TYPE of q2_reg : label is "RAM_SP";
  attribute ram_addr_begin of q2_reg : label is 0;
  attribute ram_addr_end of q2_reg : label is 1023;
  attribute ram_offset of q2_reg : label is 0;
  attribute ram_slice_begin of q2_reg : label is 0;
  attribute ram_slice_end of q2_reg : label is 7;
  attribute SOFT_HLUTNM of q2_reg_i_84 : label is "soft_lutpair110";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q3_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q3_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of q3_reg : label is 2048;
  attribute RTL_RAM_NAME of q3_reg : label is "inst/clefia_s1_U/q3_reg";
  attribute RTL_RAM_TYPE of q3_reg : label is "RAM_SP";
  attribute ram_addr_begin of q3_reg : label is 0;
  attribute ram_addr_end of q3_reg : label is 1023;
  attribute ram_offset of q3_reg : label is 0;
  attribute ram_slice_begin of q3_reg : label is 0;
  attribute ram_slice_end of q3_reg : label is 7;
  attribute SOFT_HLUTNM of \q3_reg_i_104__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q3_reg_i_108__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \q3_reg_i_109__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q3_reg_i_110__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q3_reg_i_111__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \q3_reg_i_112__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \q3_reg_i_54__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q3_reg_i_56__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q3_reg_i_62__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q3_reg_i_63__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \q3_reg_i_67__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \reg_1820[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \reg_1820[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \reg_1820[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \reg_1820[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \reg_1820[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \reg_1820[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \reg_1820[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \reg_1820[7]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \reg_1854[4]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \trunc_ln127_119_reg_23690[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \trunc_ln127_119_reg_23690[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \trunc_ln127_119_reg_23690[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \trunc_ln127_144_reg_23728[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \trunc_ln127_144_reg_23728[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \trunc_ln127_147_reg_23754[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln127_147_reg_23754[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \trunc_ln127_184_reg_24104[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \trunc_ln127_27_reg_22728[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \trunc_ln127_27_reg_22728[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \trunc_ln127_357_reg_25758[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln127_357_reg_25758[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \trunc_ln127_357_reg_25758[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \trunc_ln127_357_reg_25758[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \trunc_ln127_359_reg_25768[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \trunc_ln127_359_reg_25768[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \trunc_ln127_359_reg_25768[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \trunc_ln127_37_reg_22852[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \trunc_ln127_37_reg_22852[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \trunc_ln127_37_reg_22852[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \trunc_ln127_39_reg_22943[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \trunc_ln127_39_reg_22943[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \trunc_ln127_39_reg_22943[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \trunc_ln127_39_reg_22943[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \x_assign_117_reg_24354[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \x_assign_117_reg_24354[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \x_assign_18_reg_22937[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \x_assign_21_reg_22846[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \x_assign_21_reg_22846[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \x_assign_38_reg_23005[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \x_assign_38_reg_23005[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \x_assign_69_reg_23674[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \x_assign_69_reg_23674[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \x_assign_86_reg_23722[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \x_assign_86_reg_23722[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \x_assign_9_reg_22533[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \xor_ln117_28_reg_22801[4]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \xor_ln117_46_reg_22920[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \xor_ln117_61_reg_23026[3]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \xor_ln117_61_reg_23026[4]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \xor_ln117_63_reg_23032[3]_i_2\ : label is "soft_lutpair79";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  \ap_CS_fsm_reg[11]\ <= \^ap_cs_fsm_reg[11]\;
  \ap_CS_fsm_reg[12]\ <= \^ap_cs_fsm_reg[12]\;
  \ap_CS_fsm_reg[12]_0\ <= \^ap_cs_fsm_reg[12]_0\;
  \ap_CS_fsm_reg[13]\ <= \^ap_cs_fsm_reg[13]\;
  \ap_CS_fsm_reg[15]\ <= \^ap_cs_fsm_reg[15]\;
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
  \ap_CS_fsm_reg[7]\ <= \^ap_cs_fsm_reg[7]\;
  \ap_CS_fsm_reg[7]_0\ <= \^ap_cs_fsm_reg[7]_0\;
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
  \ap_enable_reg_pp0_iter1_reg_rep__0\ <= \^ap_enable_reg_pp0_iter1_reg_rep__0\;
  ap_enable_reg_pp0_iter2_reg_rep <= \^ap_enable_reg_pp0_iter2_reg_rep\;
  ap_enable_reg_pp0_iter2_reg_rep_0 <= \^ap_enable_reg_pp0_iter2_reg_rep_0\;
  clefia_s0_ce0 <= \^clefia_s0_ce0\;
  \or_ln127_20_reg_23112_reg[1]\ <= \^or_ln127_20_reg_23112_reg[1]\;
  q0_reg_0(7 downto 0) <= \^q0_reg_0\(7 downto 0);
  q2_reg_0(7 downto 0) <= \^q2_reg_0\(7 downto 0);
  q2_reg_2 <= \^q2_reg_2\;
  q2_reg_3(1 downto 0) <= \^q2_reg_3\(1 downto 0);
  q2_reg_4(2 downto 0) <= \^q2_reg_4\(2 downto 0);
  q2_reg_5 <= \^q2_reg_5\;
  q3_reg_0(7 downto 0) <= \^q3_reg_0\(7 downto 0);
  q3_reg_1(5 downto 0) <= \^q3_reg_1\(5 downto 0);
  q3_reg_10(0) <= \^q3_reg_10\(0);
  q3_reg_11 <= \^q3_reg_11\;
  q3_reg_12 <= \^q3_reg_12\;
  q3_reg_14(2 downto 0) <= \^q3_reg_14\(2 downto 0);
  q3_reg_15 <= \^q3_reg_15\;
  q3_reg_18 <= \^q3_reg_18\;
  q3_reg_5 <= \^q3_reg_5\;
  q3_reg_6 <= \^q3_reg_6\;
  q3_reg_7 <= \^q3_reg_7\;
  q3_reg_8 <= \^q3_reg_8\;
  q3_reg_9 <= \^q3_reg_9\;
  \reg_1820_reg[3]\ <= \^reg_1820_reg[3]\;
  \reg_1839_reg[7]\(2 downto 0) <= \^reg_1839_reg[7]\(2 downto 0);
  \reg_1854_reg[4]\(0) <= \^reg_1854_reg[4]\(0);
  \reg_1862_reg[6]\ <= \^reg_1862_reg[6]\;
  \reg_1862_reg[7]\ <= \^reg_1862_reg[7]\;
  \reg_1870_reg[7]\ <= \^reg_1870_reg[7]\;
  \reg_1883_reg[6]\(4 downto 0) <= \^reg_1883_reg[6]\(4 downto 0);
  \reg_1883_reg[7]\(4 downto 0) <= \^reg_1883_reg[7]\(4 downto 0);
  \reg_1890_reg[4]\(2 downto 0) <= \^reg_1890_reg[4]\(2 downto 0);
  \reg_1890_reg[7]\(4 downto 0) <= \^reg_1890_reg[7]\(4 downto 0);
  \reg_1896_reg[3]\(1 downto 0) <= \^reg_1896_reg[3]\(1 downto 0);
  \reg_1896_reg[6]\(0) <= \^reg_1896_reg[6]\(0);
  \reg_1896_reg[6]_0\(0) <= \^reg_1896_reg[6]_0\(0);
  \reg_1896_reg[7]\(3 downto 0) <= \^reg_1896_reg[7]\(3 downto 0);
  \reg_1896_reg[7]_0\(3 downto 0) <= \^reg_1896_reg[7]_0\(3 downto 0);
  \reg_1896_reg[7]_1\(4 downto 0) <= \^reg_1896_reg[7]_1\(4 downto 0);
  \reg_1906_reg[1]\(1 downto 0) <= \^reg_1906_reg[1]\(1 downto 0);
  \tmp_149_reg_23293_reg[0]\ <= \^tmp_149_reg_23293_reg[0]\;
  \tmp_149_reg_23293_reg[0]_0\ <= \^tmp_149_reg_23293_reg[0]_0\;
  \tmp_479_reg_24766_reg[0]\ <= \^tmp_479_reg_24766_reg[0]\;
  \trunc_ln127_114_reg_23664_reg[0]\ <= \^trunc_ln127_114_reg_23664_reg[0]\;
  \trunc_ln127_114_reg_23664_reg[5]\ <= \^trunc_ln127_114_reg_23664_reg[5]\;
  \trunc_ln127_114_reg_23664_reg[6]\ <= \^trunc_ln127_114_reg_23664_reg[6]\;
  \trunc_ln127_119_reg_23690_reg[1]\ <= \^trunc_ln127_119_reg_23690_reg[1]\;
  \trunc_ln127_137_reg_23868_reg[5]\ <= \^trunc_ln127_137_reg_23868_reg[5]\;
  \trunc_ln127_139_reg_23878_reg[3]\ <= \^trunc_ln127_139_reg_23878_reg[3]\;
  \trunc_ln127_139_reg_23878_reg[4]\ <= \^trunc_ln127_139_reg_23878_reg[4]\;
  \trunc_ln127_150_reg_24018_reg[1]\ <= \^trunc_ln127_150_reg_24018_reg[1]\;
  \trunc_ln127_150_reg_24018_reg[1]_0\ <= \^trunc_ln127_150_reg_24018_reg[1]_0\;
  \trunc_ln127_150_reg_24018_reg[2]\ <= \^trunc_ln127_150_reg_24018_reg[2]\;
  \trunc_ln127_154_reg_24040_reg[3]\ <= \^trunc_ln127_154_reg_24040_reg[3]\;
  \trunc_ln127_154_reg_24040_reg[4]\ <= \^trunc_ln127_154_reg_24040_reg[4]\;
  \trunc_ln127_170_reg_24194_reg[2]\ <= \^trunc_ln127_170_reg_24194_reg[2]\;
  \trunc_ln127_174_reg_24216_reg[3]\ <= \^trunc_ln127_174_reg_24216_reg[3]\;
  \trunc_ln127_174_reg_24216_reg[4]\ <= \^trunc_ln127_174_reg_24216_reg[4]\;
  \trunc_ln127_210_reg_24525_reg[5]\ <= \^trunc_ln127_210_reg_24525_reg[5]\;
  \trunc_ln127_210_reg_24525_reg[6]\ <= \^trunc_ln127_210_reg_24525_reg[6]\;
  \trunc_ln127_219_reg_24573_reg[1]\ <= \^trunc_ln127_219_reg_24573_reg[1]\;
  \trunc_ln127_219_reg_24573_reg[1]_0\ <= \^trunc_ln127_219_reg_24573_reg[1]_0\;
  \trunc_ln127_219_reg_24573_reg[2]\ <= \^trunc_ln127_219_reg_24573_reg[2]\;
  \trunc_ln127_219_reg_24573_reg[2]_0\ <= \^trunc_ln127_219_reg_24573_reg[2]_0\;
  \trunc_ln127_237_reg_24751_reg[1]\ <= \^trunc_ln127_237_reg_24751_reg[1]\;
  \trunc_ln127_237_reg_24751_reg[1]_0\ <= \^trunc_ln127_237_reg_24751_reg[1]_0\;
  \trunc_ln127_237_reg_24751_reg[2]\ <= \^trunc_ln127_237_reg_24751_reg[2]\;
  \trunc_ln127_237_reg_24751_reg[2]_0\ <= \^trunc_ln127_237_reg_24751_reg[2]_0\;
  \trunc_ln127_239_reg_24761_reg[3]\ <= \^trunc_ln127_239_reg_24761_reg[3]\;
  \trunc_ln127_239_reg_24761_reg[4]\ <= \^trunc_ln127_239_reg_24761_reg[4]\;
  \trunc_ln127_250_reg_24901_reg[5]\ <= \^trunc_ln127_250_reg_24901_reg[5]\;
  \trunc_ln127_254_reg_24923_reg[5]\ <= \^trunc_ln127_254_reg_24923_reg[5]\;
  \trunc_ln127_254_reg_24923_reg[6]\ <= \^trunc_ln127_254_reg_24923_reg[6]\;
  \trunc_ln127_277_reg_25127_reg[3]\ <= \^trunc_ln127_277_reg_25127_reg[3]\;
  \trunc_ln127_277_reg_25127_reg[4]\ <= \^trunc_ln127_277_reg_25127_reg[4]\;
  \trunc_ln127_279_reg_25137_reg[1]\ <= \^trunc_ln127_279_reg_25137_reg[1]\;
  \trunc_ln127_279_reg_25137_reg[2]\ <= \^trunc_ln127_279_reg_25137_reg[2]\;
  \trunc_ln127_279_reg_25137_reg[5]\ <= \^trunc_ln127_279_reg_25137_reg[5]\;
  \trunc_ln127_294_reg_25299_reg[6]\ <= \^trunc_ln127_294_reg_25299_reg[6]\;
  \trunc_ln127_299_reg_25325_reg[2]\ <= \^trunc_ln127_299_reg_25325_reg[2]\;
  \trunc_ln127_310_reg_25465_reg[3]\ <= \^trunc_ln127_310_reg_25465_reg[3]\;
  \trunc_ln127_310_reg_25465_reg[4]\ <= \^trunc_ln127_310_reg_25465_reg[4]\;
  \trunc_ln127_314_reg_25487_reg[1]\ <= \^trunc_ln127_314_reg_25487_reg[1]\;
  \trunc_ln127_314_reg_25487_reg[2]\ <= \^trunc_ln127_314_reg_25487_reg[2]\;
  \trunc_ln127_70_reg_23266_reg[1]\ <= \^trunc_ln127_70_reg_23266_reg[1]\;
  \trunc_ln127_70_reg_23266_reg[2]\ <= \^trunc_ln127_70_reg_23266_reg[2]\;
  \trunc_ln127_74_reg_23288_reg[0]\ <= \^trunc_ln127_74_reg_23288_reg[0]\;
  \trunc_ln127_74_reg_23288_reg[3]\ <= \^trunc_ln127_74_reg_23288_reg[3]\;
  \trunc_ln127_74_reg_23288_reg[5]\ <= \^trunc_ln127_74_reg_23288_reg[5]\;
  \trunc_ln127_74_reg_23288_reg[6]\ <= \^trunc_ln127_74_reg_23288_reg[6]\;
  \x_assign_105_reg_24226_reg[2]\ <= \^x_assign_105_reg_24226_reg[2]\;
  \x_assign_126_reg_24535_reg[0]\ <= \^x_assign_126_reg_24535_reg[0]\;
  \x_assign_126_reg_24535_reg[1]\ <= \^x_assign_126_reg_24535_reg[1]\;
  \x_assign_127_reg_24541_reg[6]\ <= \^x_assign_127_reg_24541_reg[6]\;
  \x_assign_127_reg_24541_reg[7]\ <= \^x_assign_127_reg_24541_reg[7]\;
  \x_assign_129_reg_24557_reg[0]\ <= \^x_assign_129_reg_24557_reg[0]\;
  \x_assign_138_reg_24723_reg[0]\ <= \^x_assign_138_reg_24723_reg[0]\;
  \x_assign_138_reg_24723_reg[1]\ <= \^x_assign_138_reg_24723_reg[1]\;
  \x_assign_150_reg_24911_reg[0]\ <= \^x_assign_150_reg_24911_reg[0]\;
  \x_assign_150_reg_24911_reg[1]\ <= \^x_assign_150_reg_24911_reg[1]\;
  \x_assign_150_reg_24911_reg[7]\ <= \^x_assign_150_reg_24911_reg[7]\;
  \x_assign_151_reg_24917_reg[2]\ <= \^x_assign_151_reg_24917_reg[2]\;
  \x_assign_151_reg_24917_reg[3]\ <= \^x_assign_151_reg_24917_reg[3]\;
  \x_assign_153_reg_24933_reg[0]\ <= \^x_assign_153_reg_24933_reg[0]\;
  \x_assign_153_reg_24933_reg[3]\ <= \^x_assign_153_reg_24933_reg[3]\;
  \x_assign_162_reg_25099_reg[0]\ <= \^x_assign_162_reg_25099_reg[0]\;
  \x_assign_162_reg_25099_reg[1]\ <= \^x_assign_162_reg_25099_reg[1]\;
  \x_assign_162_reg_25099_reg[7]\ <= \^x_assign_162_reg_25099_reg[7]\;
  \x_assign_163_reg_25105_reg[2]\ <= \^x_assign_163_reg_25105_reg[2]\;
  \x_assign_163_reg_25105_reg[3]\ <= \^x_assign_163_reg_25105_reg[3]\;
  \x_assign_172_reg_25271_reg[2]\ <= \^x_assign_172_reg_25271_reg[2]\;
  \x_assign_174_reg_25287_reg[0]\ <= \^x_assign_174_reg_25287_reg[0]\;
  \x_assign_174_reg_25287_reg[1]\ <= \^x_assign_174_reg_25287_reg[1]\;
  \x_assign_174_reg_25287_reg[4]\ <= \^x_assign_174_reg_25287_reg[4]\;
  \x_assign_174_reg_25287_reg[6]\ <= \^x_assign_174_reg_25287_reg[6]\;
  \x_assign_174_reg_25287_reg[7]\ <= \^x_assign_174_reg_25287_reg[7]\;
  \x_assign_175_reg_25293_reg[2]\ <= \^x_assign_175_reg_25293_reg[2]\;
  \x_assign_175_reg_25293_reg[3]\ <= \^x_assign_175_reg_25293_reg[3]\;
  \x_assign_186_reg_25475_reg[2]\ <= \^x_assign_186_reg_25475_reg[2]\;
  \x_assign_186_reg_25475_reg[3]\ <= \^x_assign_186_reg_25475_reg[3]\;
  \x_assign_187_reg_25481_reg[0]\ <= \^x_assign_187_reg_25481_reg[0]\;
  \x_assign_187_reg_25481_reg[1]\ <= \^x_assign_187_reg_25481_reg[1]\;
  \x_assign_187_reg_25481_reg[6]\ <= \^x_assign_187_reg_25481_reg[6]\;
  \x_assign_187_reg_25481_reg[7]\ <= \^x_assign_187_reg_25481_reg[7]\;
  \x_assign_28_reg_23088_reg[4]\ <= \^x_assign_28_reg_23088_reg[4]\;
  \x_assign_33_reg_23118_reg[2]\ <= \^x_assign_33_reg_23118_reg[2]\;
  \x_assign_33_reg_23118_reg[3]\ <= \^x_assign_33_reg_23118_reg[3]\;
  \x_assign_43_reg_23282_reg[0]\ <= \^x_assign_43_reg_23282_reg[0]\;
  \x_assign_43_reg_23282_reg[1]\ <= \^x_assign_43_reg_23282_reg[1]\;
  \x_assign_43_reg_23282_reg[1]_0\ <= \^x_assign_43_reg_23282_reg[1]_0\;
  \x_assign_43_reg_23282_reg[2]\ <= \^x_assign_43_reg_23282_reg[2]\;
  \x_assign_43_reg_23282_reg[3]\ <= \^x_assign_43_reg_23282_reg[3]\;
  \x_assign_55_reg_23470_reg[0]\ <= \^x_assign_55_reg_23470_reg[0]\;
  \x_assign_57_reg_23486_reg[2]\ <= \^x_assign_57_reg_23486_reg[2]\;
  \x_assign_64_reg_23636_reg[1]\ <= \^x_assign_64_reg_23636_reg[1]\;
  \x_assign_64_reg_23636_reg[2]\ <= \^x_assign_64_reg_23636_reg[2]\;
  \x_assign_64_reg_23636_reg[3]\ <= \^x_assign_64_reg_23636_reg[3]\;
  \x_assign_64_reg_23636_reg[4]\ <= \^x_assign_64_reg_23636_reg[4]\;
  \x_assign_64_reg_23636_reg[5]\ <= \^x_assign_64_reg_23636_reg[5]\;
  \x_assign_66_reg_23652_reg[3]\ <= \^x_assign_66_reg_23652_reg[3]\;
  \x_assign_67_reg_23658_reg[0]\ <= \^x_assign_67_reg_23658_reg[0]\;
  \x_assign_67_reg_23658_reg[1]\ <= \^x_assign_67_reg_23658_reg[1]\;
  \x_assign_73_reg_23518_reg[5]\(0) <= \^x_assign_73_reg_23518_reg[5]\(0);
  \x_assign_76_reg_23824_reg[2]\ <= \^x_assign_76_reg_23824_reg[2]\;
  \x_assign_76_reg_23824_reg[3]\ <= \^x_assign_76_reg_23824_reg[3]\;
  \x_assign_79_reg_23846_reg[2]\ <= \^x_assign_79_reg_23846_reg[2]\;
  \x_assign_79_reg_23846_reg[3]\ <= \^x_assign_79_reg_23846_reg[3]\;
  \x_assign_81_reg_23862_reg[0]\ <= \^x_assign_81_reg_23862_reg[0]\;
  \x_assign_81_reg_23862_reg[1]\ <= \^x_assign_81_reg_23862_reg[1]\;
  \x_assign_90_reg_24028_reg[3]\ <= \^x_assign_90_reg_24028_reg[3]\;
  \x_assign_91_reg_24034_reg[0]\ <= \^x_assign_91_reg_24034_reg[0]\;
  \x_assign_91_reg_24034_reg[0]_0\ <= \^x_assign_91_reg_24034_reg[0]_0\;
  \x_assign_91_reg_24034_reg[1]\ <= \^x_assign_91_reg_24034_reg[1]\;
  \x_assign_91_reg_24034_reg[1]_0\ <= \^x_assign_91_reg_24034_reg[1]_0\;
  \x_assign_91_reg_24034_reg[2]\ <= \^x_assign_91_reg_24034_reg[2]\;
  \x_assign_91_reg_24034_reg[3]\ <= \^x_assign_91_reg_24034_reg[3]\;
  \x_assign_91_reg_24034_reg[6]\ <= \^x_assign_91_reg_24034_reg[6]\;
  \xor_ln117_107_reg_23596_reg[4]\ <= \^xor_ln117_107_reg_23596_reg[4]\;
  \xor_ln117_107_reg_23596_reg[6]\ <= \^xor_ln117_107_reg_23596_reg[6]\;
  \xor_ln117_107_reg_23596_reg[7]\ <= \^xor_ln117_107_reg_23596_reg[7]\;
  \xor_ln117_109_reg_23606_reg[0]\ <= \^xor_ln117_109_reg_23606_reg[0]\;
  \xor_ln117_109_reg_23606_reg[1]\ <= \^xor_ln117_109_reg_23606_reg[1]\;
  \xor_ln117_109_reg_23606_reg[6]\ <= \^xor_ln117_109_reg_23606_reg[6]\;
  \xor_ln117_109_reg_23606_reg[7]\ <= \^xor_ln117_109_reg_23606_reg[7]\;
  \xor_ln117_11_reg_22653_reg[4]\ <= \^xor_ln117_11_reg_22653_reg[4]\;
  \xor_ln117_140_reg_23977_reg[4]\ <= \^xor_ln117_140_reg_23977_reg[4]\;
  \xor_ln117_140_reg_23977_reg[5]\ <= \^xor_ln117_140_reg_23977_reg[5]\;
  \xor_ln117_142_reg_23987_reg[1]\ <= \^xor_ln117_142_reg_23987_reg[1]\;
  \xor_ln117_142_reg_23987_reg[6]\ <= \^xor_ln117_142_reg_23987_reg[6]\;
  \xor_ln117_142_reg_23987_reg[7]\ <= \^xor_ln117_142_reg_23987_reg[7]\;
  \xor_ln117_14_reg_22679_reg[1]\ <= \^xor_ln117_14_reg_22679_reg[1]\;
  \xor_ln117_156_reg_24166_reg[4]\ <= \^xor_ln117_156_reg_24166_reg[4]\;
  \xor_ln117_156_reg_24166_reg[5]\ <= \^xor_ln117_156_reg_24166_reg[5]\;
  \xor_ln117_156_reg_24166_reg[7]\ <= \^xor_ln117_156_reg_24166_reg[7]\;
  \xor_ln117_158_reg_24177_reg[0]\ <= \^xor_ln117_158_reg_24177_reg[0]\;
  \xor_ln117_158_reg_24177_reg[1]\ <= \^xor_ln117_158_reg_24177_reg[1]\;
  \xor_ln117_158_reg_24177_reg[6]\ <= \^xor_ln117_158_reg_24177_reg[6]\;
  \xor_ln117_158_reg_24177_reg[7]\ <= \^xor_ln117_158_reg_24177_reg[7]\;
  \xor_ln117_15_reg_22711_reg[0]\ <= \^xor_ln117_15_reg_22711_reg[0]\;
  \xor_ln117_15_reg_22711_reg[1]\ <= \^xor_ln117_15_reg_22711_reg[1]\;
  \xor_ln117_15_reg_22711_reg[5]\ <= \^xor_ln117_15_reg_22711_reg[5]\;
  \xor_ln117_15_reg_22711_reg[6]\ <= \^xor_ln117_15_reg_22711_reg[6]\;
  \xor_ln117_15_reg_22711_reg[7]\ <= \^xor_ln117_15_reg_22711_reg[7]\;
  \xor_ln117_172_reg_24309_reg[6]\ <= \^xor_ln117_172_reg_24309_reg[6]\;
  \xor_ln117_172_reg_24309_reg[7]\ <= \^xor_ln117_172_reg_24309_reg[7]\;
  \xor_ln117_174_reg_24321_reg[2]\ <= \^xor_ln117_174_reg_24321_reg[2]\;
  \xor_ln117_174_reg_24321_reg[5]\ <= \^xor_ln117_174_reg_24321_reg[5]\;
  \xor_ln117_174_reg_24321_reg[6]\ <= \^xor_ln117_174_reg_24321_reg[6]\;
  \xor_ln117_174_reg_24321_reg[7]\ <= \^xor_ln117_174_reg_24321_reg[7]\;
  \xor_ln117_188_reg_24457_reg[5]\ <= \^xor_ln117_188_reg_24457_reg[5]\;
  \xor_ln117_188_reg_24457_reg[6]\ <= \^xor_ln117_188_reg_24457_reg[6]\;
  \xor_ln117_188_reg_24457_reg[7]\ <= \^xor_ln117_188_reg_24457_reg[7]\;
  \xor_ln117_190_reg_24463_reg[0]\ <= \^xor_ln117_190_reg_24463_reg[0]\;
  \xor_ln117_190_reg_24463_reg[6]\ <= \^xor_ln117_190_reg_24463_reg[6]\;
  \xor_ln117_190_reg_24463_reg[7]\ <= \^xor_ln117_190_reg_24463_reg[7]\;
  \xor_ln117_204_reg_24672_reg[4]\ <= \^xor_ln117_204_reg_24672_reg[4]\;
  \xor_ln117_204_reg_24672_reg[6]\ <= \^xor_ln117_204_reg_24672_reg[6]\;
  \xor_ln117_204_reg_24672_reg[7]\ <= \^xor_ln117_204_reg_24672_reg[7]\;
  \xor_ln117_206_reg_24682_reg[4]\ <= \^xor_ln117_206_reg_24682_reg[4]\;
  \xor_ln117_206_reg_24682_reg[5]\ <= \^xor_ln117_206_reg_24682_reg[5]\;
  \xor_ln117_206_reg_24682_reg[7]\ <= \^xor_ln117_206_reg_24682_reg[7]\;
  \xor_ln117_219_reg_24855_reg[4]\ <= \^xor_ln117_219_reg_24855_reg[4]\;
  \xor_ln117_219_reg_24855_reg[5]\ <= \^xor_ln117_219_reg_24855_reg[5]\;
  \xor_ln117_221_reg_24865_reg[0]\ <= \^xor_ln117_221_reg_24865_reg[0]\;
  \xor_ln117_221_reg_24865_reg[1]\ <= \^xor_ln117_221_reg_24865_reg[1]\;
  \xor_ln117_221_reg_24865_reg[6]\ <= \^xor_ln117_221_reg_24865_reg[6]\;
  \xor_ln117_221_reg_24865_reg[7]\ <= \^xor_ln117_221_reg_24865_reg[7]\;
  \xor_ln117_237_reg_25053_reg[7]\(6 downto 0) <= \^xor_ln117_237_reg_25053_reg[7]\(6 downto 0);
  \xor_ln117_28_reg_22801_reg[4]\ <= \^xor_ln117_28_reg_22801_reg[4]\;
  \xor_ln117_31_reg_22819_reg[0]\ <= \^xor_ln117_31_reg_22819_reg[0]\;
  \xor_ln117_31_reg_22819_reg[1]\ <= \^xor_ln117_31_reg_22819_reg[1]\;
  \xor_ln117_31_reg_22819_reg[2]\ <= \^xor_ln117_31_reg_22819_reg[2]\;
  \xor_ln117_31_reg_22819_reg[3]\ <= \^xor_ln117_31_reg_22819_reg[3]\;
  \xor_ln117_31_reg_22819_reg[4]\ <= \^xor_ln117_31_reg_22819_reg[4]\;
  \xor_ln117_31_reg_22819_reg[5]\ <= \^xor_ln117_31_reg_22819_reg[5]\;
  \xor_ln117_31_reg_22819_reg[6]\ <= \^xor_ln117_31_reg_22819_reg[6]\;
  \xor_ln117_31_reg_22819_reg[7]\ <= \^xor_ln117_31_reg_22819_reg[7]\;
  \xor_ln117_44_reg_22908_reg[6]\ <= \^xor_ln117_44_reg_22908_reg[6]\;
  \xor_ln117_45_reg_22914_reg[6]\ <= \^xor_ln117_45_reg_22914_reg[6]\;
  \xor_ln117_46_reg_22920_reg[2]\ <= \^xor_ln117_46_reg_22920_reg[2]\;
  \xor_ln117_46_reg_22920_reg[7]\ <= \^xor_ln117_46_reg_22920_reg[7]\;
  \xor_ln117_47_reg_22926_reg[0]\ <= \^xor_ln117_47_reg_22926_reg[0]\;
  \xor_ln117_47_reg_22926_reg[1]\ <= \^xor_ln117_47_reg_22926_reg[1]\;
  \xor_ln117_47_reg_22926_reg[4]\ <= \^xor_ln117_47_reg_22926_reg[4]\;
  \xor_ln117_47_reg_22926_reg[5]\ <= \^xor_ln117_47_reg_22926_reg[5]\;
  \xor_ln117_47_reg_22926_reg[6]\ <= \^xor_ln117_47_reg_22926_reg[6]\;
  \xor_ln117_47_reg_22926_reg[7]\ <= \^xor_ln117_47_reg_22926_reg[7]\;
  \xor_ln117_60_reg_23058_reg[6]\ <= \^xor_ln117_60_reg_23058_reg[6]\;
  \xor_ln117_61_reg_23026_reg[5]\ <= \^xor_ln117_61_reg_23026_reg[5]\;
  \xor_ln117_61_reg_23026_reg[6]\ <= \^xor_ln117_61_reg_23026_reg[6]\;
  \xor_ln117_61_reg_23026_reg[7]\ <= \^xor_ln117_61_reg_23026_reg[7]\;
  \xor_ln117_63_reg_23032_reg[0]\ <= \^xor_ln117_63_reg_23032_reg[0]\;
  \xor_ln117_63_reg_23032_reg[6]\ <= \^xor_ln117_63_reg_23032_reg[6]\;
  \xor_ln117_76_reg_23225_reg[0]\ <= \^xor_ln117_76_reg_23225_reg[0]\;
  \xor_ln117_76_reg_23225_reg[1]\ <= \^xor_ln117_76_reg_23225_reg[1]\;
  \xor_ln117_78_reg_23235_reg[5]\ <= \^xor_ln117_78_reg_23235_reg[5]\;
  \xor_ln117_78_reg_23235_reg[6]\ <= \^xor_ln117_78_reg_23235_reg[6]\;
  \xor_ln117_78_reg_23235_reg[7]\ <= \^xor_ln117_78_reg_23235_reg[7]\;
  \xor_ln117_91_reg_23408_reg[4]\ <= \^xor_ln117_91_reg_23408_reg[4]\;
  \xor_ln117_91_reg_23408_reg[5]\ <= \^xor_ln117_91_reg_23408_reg[5]\;
  \xor_ln117_91_reg_23408_reg[6]\ <= \^xor_ln117_91_reg_23408_reg[6]\;
  \xor_ln117_91_reg_23408_reg[7]\ <= \^xor_ln117_91_reg_23408_reg[7]\;
  \xor_ln117_92_reg_23413_reg[4]\ <= \^xor_ln117_92_reg_23413_reg[4]\;
  \xor_ln117_92_reg_23413_reg[5]\ <= \^xor_ln117_92_reg_23413_reg[5]\;
  \xor_ln117_92_reg_23413_reg[6]\ <= \^xor_ln117_92_reg_23413_reg[6]\;
  \xor_ln117_92_reg_23413_reg[7]\ <= \^xor_ln117_92_reg_23413_reg[7]\;
  \xor_ln117_93_reg_23418_reg[1]\ <= \^xor_ln117_93_reg_23418_reg[1]\;
  \xor_ln117_93_reg_23418_reg[6]\ <= \^xor_ln117_93_reg_23418_reg[6]\;
  \xor_ln117_93_reg_23418_reg[7]\ <= \^xor_ln117_93_reg_23418_reg[7]\;
\or_ln127_22_reg_23130[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(3),
      O => \^q2_reg_5\
    );
\or_ln127_24_reg_23011[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => \^q2_reg_0\(0),
      O => \^q2_reg_4\(0)
    );
\or_ln127_24_reg_23011[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(1),
      I2 => \^q2_reg_0\(6),
      O => \^q2_reg_4\(1)
    );
\or_ln127_26_reg_23021[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(0),
      I1 => \^q3_reg_0\(6),
      O => \^q3_reg_14\(0)
    );
\or_ln127_26_reg_23021[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => \^q3_reg_0\(7),
      I2 => \^q3_reg_0\(6),
      O => \^q3_reg_14\(1)
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => q0_reg_i_2_n_0,
      ADDRARDADDR(10) => q0_reg_i_3_n_0,
      ADDRARDADDR(9) => q0_reg_i_4_n_0,
      ADDRARDADDR(8) => q0_reg_i_5_n_0,
      ADDRARDADDR(7) => q0_reg_i_6_n_0,
      ADDRARDADDR(6) => q0_reg_i_7_n_0,
      ADDRARDADDR(5) => q0_reg_i_8_n_0,
      ADDRARDADDR(4) => q0_reg_i_9_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11) => q0_reg_i_10_n_0,
      ADDRBWRADDR(10) => q0_reg_i_11_n_0,
      ADDRBWRADDR(9) => q0_reg_i_12_n_0,
      ADDRBWRADDR(8) => q0_reg_i_13_n_0,
      ADDRBWRADDR(7) => q0_reg_i_14_n_0,
      ADDRBWRADDR(6) => q0_reg_i_15_n_0,
      ADDRBWRADDR(5) => q0_reg_i_16_n_0,
      ADDRBWRADDR(4) => q0_reg_i_17_n_0,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^q0_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^clefia_s0_ce0\,
      ENBWREN => \^clefia_s0_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => q0_reg_i_18_n_0,
      I1 => q0_reg_i_19_n_0,
      I2 => q2_reg_8,
      I3 => Q(1),
      O => \^clefia_s0_ce0\
    );
q0_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_61_n_0,
      I1 => q0_reg_i_62_n_0,
      I2 => q0_reg_i_63_n_0,
      I3 => q0_reg_i_64_n_0,
      I4 => q0_reg_i_65_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_10_n_0
    );
q0_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => x_assign_199_reg_25649(4),
      I1 => or_ln127_131_fu_21579_p3(0),
      I2 => q0_reg_i_252_n_0,
      I3 => \xor_ln117_156_reg_24166_reg[7]_0\(0),
      I4 => q0_reg_22(0),
      I5 => q0_reg_16,
      O => q0_reg_i_100_n_0
    );
q0_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_253_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_254_n_0,
      I3 => q0_reg_i_255_n_0,
      I4 => q0_reg_i_256_n_0,
      I5 => q0_reg_i_257_n_0,
      O => q0_reg_i_101_n_0
    );
q0_reg_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => Q(6),
      I1 => q2_reg_8,
      I2 => Q(8),
      O => q0_reg_i_103_n_0
    );
q0_reg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q2_reg_8,
      I1 => Q(10),
      O => \^ap_enable_reg_pp0_iter2_reg_rep_0\
    );
q0_reg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => q2_reg_8,
      O => \^ap_cs_fsm_reg[4]_0\
    );
q0_reg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => q2_reg_8,
      O => \^ap_cs_fsm_reg[1]\
    );
q0_reg_i_108: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(11),
      I2 => q2_reg_27,
      O => \^ap_cs_fsm_reg[13]\
    );
q0_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF54FF54FFFFFF54"
    )
        port map (
      I0 => q0_reg_i_66_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_68_n_0,
      I3 => q0_reg_i_69_n_0,
      I4 => q0_reg_12,
      I5 => q0_reg_i_71_n_0,
      O => q0_reg_i_11_n_0
    );
q0_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF0000EEEE0000"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => \^xor_ln117_47_reg_22926_reg[7]\,
      I3 => q0_reg_i_258_n_0,
      I4 => q2_reg_27,
      I5 => Q(9),
      O => q0_reg_i_110_n_0
    );
q0_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_15_reg_22711_reg[7]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(7),
      I2 => or_ln127_33_fu_6234_p3(6),
      I3 => or_ln127_34_fu_6240_p3(7),
      I4 => x_assign_51_reg_23174(3),
      I5 => x_assign_49_reg_23142(7),
      O => q0_reg_i_111_n_0
    );
q0_reg_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0037FFFF"
    )
        port map (
      I0 => Q(5),
      I1 => q2_reg_27,
      I2 => Q(7),
      I3 => \xor_ln117_126_reg_23799_reg[7]\(7),
      I4 => \^ap_cs_fsm_reg[9]\,
      O => q0_reg_i_112_n_0
    );
q0_reg_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(10),
      I1 => q2_reg_8,
      I2 => Q(8),
      O => \^ap_cs_fsm_reg[10]\
    );
q0_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_158_reg_24177_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I2 => or_ln127_105_fu_16431_p3(6),
      I3 => or_ln127_106_fu_16437_p3(6),
      I4 => x_assign_159_reg_24809(3),
      I5 => x_assign_157_reg_24777(6),
      O => q0_reg_i_114_n_0
    );
q0_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^xor_ln117_174_reg_24321_reg[7]\,
      I1 => q0_reg_i_259_n_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_21,
      I4 => \^xor_ln117_142_reg_23987_reg[7]\,
      I5 => q0_reg_i_260_n_0,
      O => q0_reg_i_115_n_0
    );
q0_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_190_reg_24463_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I2 => or_ln127_121_fu_18695_p3(6),
      I3 => or_ln127_122_fu_18701_p3(6),
      I4 => x_assign_183_reg_25185(3),
      I5 => x_assign_181_reg_25153(6),
      O => q0_reg_i_116_n_0
    );
q0_reg_i_118: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_221_reg_24865_reg[7]\,
      O => q0_reg_i_118_n_0
    );
q0_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_92_reg_23413_reg[6]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(6),
      I2 => or_ln127_71_fu_11882_p3(6),
      I3 => x_assign_111_reg_24114(6),
      I4 => or_ln127_71_fu_11882_p3(5),
      I5 => or_ln127_72_fu_11888_p3(6),
      O => q0_reg_i_119_n_0
    );
q0_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_72_n_0,
      I1 => q0_reg_i_73_n_0,
      I2 => q0_reg_i_74_n_0,
      I3 => q0_reg_i_75_n_0,
      I4 => q0_reg_i_76_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_12_n_0
    );
q0_reg_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => q2_reg_27,
      O => \^ap_cs_fsm_reg[7]\
    );
q0_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555F7F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => \xor_ln117_126_reg_23799_reg[7]\(6),
      O => q0_reg_i_121_n_0
    );
q0_reg_i_122: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(7),
      I1 => q2_reg_27,
      I2 => Q(5),
      O => \^ap_cs_fsm_reg[7]_0\
    );
q0_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => q0_reg_17,
      I1 => or_ln127_49_fu_8498_p3(5),
      I2 => or_ln127_50_fu_8504_p3(6),
      I3 => q0_reg_i_261_n_0,
      I4 => q0_reg_i_115_0(6),
      I5 => \^xor_ln117_47_reg_22926_reg[6]\,
      O => q0_reg_i_123_n_0
    );
q0_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_174_reg_24321_reg[6]\,
      I1 => q0_reg_i_115_0(6),
      I2 => or_ln127_111_fu_17551_p3(7),
      I3 => or_ln127_113_fu_17563_p3(6),
      I4 => x_assign_168_reg_24959(2),
      I5 => or_ln127_113_fu_17563_p3(5),
      O => q0_reg_i_124_n_0
    );
q0_reg_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q0_reg_21,
      I1 => \^xor_ln117_142_reg_23987_reg[6]\,
      I2 => q0_reg_i_262_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^xor_ln117_158_reg_24177_reg[6]\,
      I5 => q0_reg_i_263_n_0,
      O => q0_reg_i_125_n_0
    );
q0_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_190_reg_24463_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => or_ln127_121_fu_18695_p3(5),
      I3 => or_ln127_122_fu_18701_p3(5),
      I4 => or_ln127_121_fu_18695_p3(6),
      I5 => or_ln127_119_fu_18683_p3(3),
      O => q0_reg_i_126_n_0
    );
q0_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[4]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(6),
      I2 => or_ln127_129_fu_19827_p3(5),
      I3 => x_assign_192_reg_25340(2),
      I4 => or_ln127_129_fu_19827_p3(6),
      I5 => or_ln127_127_fu_19815_p3(7),
      O => q0_reg_i_127_n_0
    );
q0_reg_i_128: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_221_reg_24865_reg[6]\,
      O => q0_reg_i_128_n_0
    );
q0_reg_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_92_reg_23413_reg[5]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(5),
      I2 => or_ln127_71_fu_11882_p3(5),
      I3 => x_assign_111_reg_24114(5),
      I4 => or_ln127_71_fu_11882_p3(4),
      I5 => or_ln127_72_fu_11888_p3(5),
      O => q0_reg_i_129_n_0
    );
q0_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => q0_reg_i_77_n_0,
      I1 => q0_reg_i_78_n_0,
      I2 => q0_reg_i_79_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_80_n_0,
      I5 => q0_reg_i_81_n_0,
      O => q0_reg_i_13_n_0
    );
q0_reg_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => Q(9),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(11),
      I3 => Q(13),
      O => \^ap_cs_fsm_reg[9]\
    );
q0_reg_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A2A"
    )
        port map (
      I0 => \xor_ln117_126_reg_23799_reg[7]\(5),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      O => q0_reg_i_131_n_0
    );
q0_reg_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => or_ln127_57_fu_9630_p3(4),
      I1 => or_ln127_58_fu_9636_p3(5),
      I2 => q0_reg_i_264_n_0,
      I3 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      I4 => \^x_assign_64_reg_23636_reg[5]\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q0_reg_i_132_n_0
    );
q0_reg_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => Q(9),
      I3 => q2_reg_27,
      O => \^ap_cs_fsm_reg[11]\
    );
q0_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_174_reg_24321_reg[5]\,
      I1 => q0_reg_i_115_0(5),
      I2 => or_ln127_111_fu_17551_p3(6),
      I3 => or_ln127_113_fu_17563_p3(5),
      I4 => x_assign_168_reg_24959(1),
      I5 => or_ln127_113_fu_17563_p3(4),
      O => q0_reg_i_134_n_0
    );
q0_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^trunc_ln127_239_reg_24761_reg[4]\,
      I2 => q0_reg_i_265_n_0,
      I3 => q0_reg_21,
      I4 => \^trunc_ln127_210_reg_24525_reg[6]\,
      I5 => q0_reg_i_266_n_0,
      O => q0_reg_i_135_n_0
    );
q0_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_277_reg_25127_reg[4]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      I2 => or_ln127_121_fu_18695_p3(4),
      I3 => or_ln127_122_fu_18701_p3(4),
      I4 => or_ln127_121_fu_18695_p3(5),
      I5 => x_assign_181_reg_25153(5),
      O => q0_reg_i_136_n_0
    );
q0_reg_i_137: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_310_reg_25465_reg[4]\,
      O => q0_reg_i_137_n_0
    );
q0_reg_i_138: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD5DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \xor_ln117_126_reg_23799_reg[7]\(4),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(7),
      O => q0_reg_i_138_n_0
    );
q0_reg_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[4]\,
      I1 => or_ln127_42_fu_7372_p3(4),
      I2 => or_ln127_41_fu_7366_p3(3),
      I3 => x_assign_61_reg_23330(4),
      I4 => or_ln127_41_fu_7366_p3(4),
      I5 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      O => q0_reg_i_139_n_0
    );
q0_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_82_n_0,
      I1 => q0_reg_i_83_n_0,
      I2 => q0_reg_i_84_n_0,
      I3 => q0_reg_i_85_n_0,
      I4 => q0_reg_i_86_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_14_n_0
    );
q0_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => q0_reg_17,
      I1 => x_assign_73_reg_23518(4),
      I2 => or_ln127_49_fu_8498_p3(4),
      I3 => q0_reg_i_267_n_0,
      I4 => q0_reg_i_115_0(4),
      I5 => \^xor_ln117_47_reg_22926_reg[4]\,
      O => q0_reg_i_140_n_0
    );
q0_reg_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_137_reg_23868_reg[5]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      I2 => or_ln127_65_fu_10762_p3(4),
      I3 => x_assign_97_reg_23894(4),
      I4 => or_ln127_65_fu_10762_p3(3),
      I5 => or_ln127_66_fu_10768_p3(4),
      O => q0_reg_i_141_n_0
    );
q0_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_64_reg_23636_reg[4]\,
      I1 => x_assign_85_reg_23706(4),
      I2 => or_ln127_57_fu_9630_p3(4),
      I3 => or_ln127_58_fu_9636_p3(4),
      I4 => or_ln127_57_fu_9630_p3(3),
      I5 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      O => q0_reg_i_142_n_0
    );
q0_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_210_reg_24525_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(4),
      I2 => or_ln127_95_fu_15287_p3(5),
      I3 => or_ln127_97_fu_15299_p3(4),
      I4 => or_ln127_97_fu_15299_p3(3),
      I5 => q0_reg_i_39_0(2),
      O => q0_reg_i_144_n_0
    );
q0_reg_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^trunc_ln127_250_reg_24901_reg[5]\,
      I1 => q0_reg_i_268_n_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^trunc_ln127_239_reg_24761_reg[3]\,
      I5 => q0_reg_i_269_n_0,
      O => q0_reg_i_145_n_0
    );
q0_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_277_reg_25127_reg[3]\,
      I1 => or_ln127_122_fu_18701_p3(3),
      I2 => or_ln127_121_fu_18695_p3(3),
      I3 => x_assign_181_reg_25153(4),
      I4 => or_ln127_121_fu_18695_p3(4),
      I5 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      O => q0_reg_i_146_n_0
    );
q0_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_206_reg_24682_reg[4]\,
      I1 => q0_reg_i_40_0(2),
      I2 => or_ln127_129_fu_19827_p3(3),
      I3 => or_ln127_127_fu_19815_p3(5),
      I4 => or_ln127_129_fu_19827_p3(4),
      I5 => \xor_ln117_270_reg_25434_reg[7]\(4),
      O => q0_reg_i_147_n_0
    );
q0_reg_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_310_reg_25465_reg[3]\,
      O => q0_reg_i_148_n_0
    );
q0_reg_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_33_reg_23118_reg[3]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(3),
      I2 => x_assign_49_reg_23142(3),
      I3 => x_assign_51_reg_23174(2),
      I4 => or_ln127_34_fu_6240_p3(3),
      I5 => or_ln127_33_fu_6234_p3(2),
      O => q0_reg_i_149_n_0
    );
q0_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_87_n_0,
      I1 => q0_reg_i_88_n_0,
      I2 => q0_reg_i_89_n_0,
      I3 => q0_reg_i_90_n_0,
      I4 => q0_reg_i_91_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_15_n_0
    );
q0_reg_i_150: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A2A"
    )
        port map (
      I0 => \xor_ln117_126_reg_23799_reg[7]\(3),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      O => q0_reg_i_150_n_0
    );
q0_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => or_ln127_50_fu_8504_p3(3),
      I1 => or_ln127_49_fu_8498_p3(2),
      I2 => q0_reg_i_270_n_0,
      I3 => q0_reg_i_115_0(3),
      I4 => q0_reg_i_43_0,
      I5 => \^ap_cs_fsm_reg[11]\,
      O => q0_reg_i_151_n_0
    );
q0_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_64_reg_23636_reg[3]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      I2 => x_assign_85_reg_23706(3),
      I3 => x_assign_87_reg_23738(2),
      I4 => or_ln127_57_fu_9630_p3(2),
      I5 => or_ln127_58_fu_9636_p3(3),
      O => q0_reg_i_152_n_0
    );
q0_reg_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_76_reg_23824_reg[3]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      I2 => or_ln127_66_fu_10768_p3(3),
      I3 => or_ln127_65_fu_10762_p3(2),
      I4 => x_assign_99_reg_23926(2),
      I5 => x_assign_97_reg_23894(3),
      O => q0_reg_i_153_n_0
    );
q0_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q0_reg_i_44_0(3),
      I1 => x_assign_201_reg_25665(3),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(3),
      I3 => \xor_ln117_277_reg_25696_reg[7]_0\(3),
      I4 => or_ln127_132_fu_21585_p3(1),
      I5 => or_ln127_131_fu_21579_p3(3),
      O => q0_reg_i_154_n_0
    );
q0_reg_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_153_reg_24933_reg[3]\,
      I1 => or_ln127_113_fu_17563_p3(2),
      I2 => q0_reg_i_145_0(1),
      I3 => x_assign_171_reg_24997(2),
      I4 => q0_reg_i_224_0(2),
      I5 => q0_reg_i_115_0(3),
      O => q0_reg_i_155_n_0
    );
q0_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF1414141414FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^trunc_ln127_237_reg_24751_reg[2]\,
      I2 => q0_reg_i_271_n_0,
      I3 => q0_reg_21,
      I4 => \^trunc_ln127_219_reg_24573_reg[2]\,
      I5 => q0_reg_i_272_n_0,
      O => q0_reg_i_156_n_0
    );
q0_reg_i_157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_314_reg_25487_reg[2]\,
      O => q0_reg_i_157_n_0
    );
q0_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_91_reg_24034_reg[2]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(2),
      I2 => x_assign_109_reg_24082(1),
      I3 => x_assign_111_reg_24114(2),
      I4 => or_ln127_71_fu_11882_p3(1),
      I5 => or_ln127_72_fu_11888_p3(2),
      O => q0_reg_i_158_n_0
    );
q0_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_33_reg_23118_reg[2]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(2),
      I2 => x_assign_49_reg_23142(2),
      I3 => x_assign_51_reg_23174(1),
      I4 => or_ln127_34_fu_6240_p3(2),
      I5 => or_ln127_33_fu_6234_p3(1),
      O => q0_reg_i_159_n_0
    );
q0_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_92_n_0,
      I1 => q0_reg_i_93_n_0,
      I2 => q0_reg_i_94_n_0,
      I3 => q0_reg_i_95_n_0,
      I4 => q0_reg_i_96_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_16_n_0
    );
q0_reg_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0515"
    )
        port map (
      I0 => \xor_ln117_126_reg_23799_reg[7]\(2),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      O => q0_reg_i_160_n_0
    );
q0_reg_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => q0_reg_11,
      I1 => x_assign_97_reg_23894(2),
      I2 => x_assign_99_reg_23926(1),
      I3 => q0_reg_i_273_n_0,
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      I5 => \^x_assign_76_reg_23824_reg[2]\,
      O => q0_reg_i_161_n_0
    );
q0_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_57_reg_23486_reg[2]\,
      I1 => q0_reg_i_115_0(2),
      I2 => x_assign_73_reg_23518(2),
      I3 => x_assign_75_reg_23550(1),
      I4 => or_ln127_49_fu_8498_p3(1),
      I5 => or_ln127_50_fu_8504_p3(2),
      O => q0_reg_i_162_n_0
    );
q0_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_174_reg_24321_reg[2]\,
      I1 => q0_reg_i_115_0(2),
      I2 => q0_reg_i_224_0(1),
      I3 => x_assign_171_reg_24997(1),
      I4 => q0_reg_i_145_0(0),
      I5 => or_ln127_113_fu_17563_p3(1),
      O => q0_reg_i_163_n_0
    );
q0_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^trunc_ln127_237_reg_24751_reg[1]\,
      I2 => q0_reg_i_274_n_0,
      I3 => q0_reg_21,
      I4 => \^trunc_ln127_219_reg_24573_reg[1]_0\,
      I5 => q0_reg_i_275_n_0,
      O => q0_reg_i_164_n_0
    );
q0_reg_i_165: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_279_reg_25137_reg[1]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      I2 => or_ln127_122_fu_18701_p3(1),
      I3 => or_ln127_121_fu_18695_p3(1),
      I4 => x_assign_181_reg_25153(2),
      I5 => x_assign_183_reg_25185(1),
      O => q0_reg_i_165_n_0
    );
q0_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_172_reg_25271_reg[2]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(2),
      I2 => x_assign_195_reg_25378(1),
      I3 => \xor_ln117_270_reg_25434_reg[3]\(1),
      I4 => or_ln127_129_fu_19827_p3(1),
      I5 => q0_reg_i_40_0(0),
      O => q0_reg_i_166_n_0
    );
q0_reg_i_167: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^trunc_ln127_314_reg_25487_reg[1]\,
      O => q0_reg_i_167_n_0
    );
q0_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_91_reg_24034_reg[1]_0\,
      I1 => x_assign_109_reg_24082(0),
      I2 => x_assign_111_reg_24114(1),
      I3 => or_ln127_72_fu_11888_p3(1),
      I4 => or_ln127_71_fu_11882_p3(0),
      I5 => \xor_ln117_156_reg_24166_reg[7]_0\(1),
      O => q0_reg_i_168_n_0
    );
q0_reg_i_169: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD5DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \xor_ln117_126_reg_23799_reg[7]\(1),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(7),
      O => q0_reg_i_169_n_0
    );
q0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFFFF54FF54FF"
    )
        port map (
      I0 => q0_reg_i_97_n_0,
      I1 => q0_reg_i_98_n_0,
      I2 => q0_reg_i_99_n_0,
      I3 => q0_reg_i_100_n_0,
      I4 => q0_reg_i_101_n_0,
      I5 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_17_n_0
    );
q0_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[1]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      I2 => x_assign_61_reg_23330(1),
      I3 => x_assign_63_reg_23362(0),
      I4 => or_ln127_42_fu_7372_p3(1),
      I5 => or_ln127_41_fu_7366_p3(0),
      O => q0_reg_i_170_n_0
    );
q0_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => q0_reg_17,
      I1 => x_assign_73_reg_23518(1),
      I2 => x_assign_75_reg_23550(0),
      I3 => q0_reg_i_276_n_0,
      I4 => q0_reg_i_115_0(1),
      I5 => \^xor_ln117_47_reg_22926_reg[1]\,
      O => q0_reg_i_171_n_0
    );
q0_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_158_reg_24177_reg[1]\,
      I2 => q0_reg_i_277_n_0,
      I3 => q0_reg_21,
      I4 => \^xor_ln117_142_reg_23987_reg[1]\,
      I5 => q0_reg_i_278_n_0,
      O => q0_reg_i_172_n_0
    );
q0_reg_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_221_reg_24865_reg[1]\,
      O => q0_reg_i_173_n_0
    );
q0_reg_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_91_reg_24034_reg[0]_0\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(0),
      I2 => or_ln127_71_fu_11882_p3(0),
      I3 => x_assign_111_reg_24114(0),
      I4 => x_assign_109_reg_24082(3),
      I5 => or_ln127_72_fu_11888_p3(0),
      O => q0_reg_i_174_n_0
    );
q0_reg_i_175: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD5DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \xor_ln117_126_reg_23799_reg[7]\(0),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(7),
      O => q0_reg_i_175_n_0
    );
q0_reg_i_176: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[0]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      I2 => x_assign_61_reg_23330(0),
      I3 => or_ln127_41_fu_7366_p3(0),
      I4 => x_assign_63_reg_23362(3),
      I5 => or_ln127_42_fu_7372_p3(0),
      O => q0_reg_i_176_n_0
    );
q0_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => q0_reg_17,
      I1 => or_ln127_50_fu_8504_p3(0),
      I2 => x_assign_75_reg_23550(3),
      I3 => q0_reg_i_279_n_0,
      I4 => q0_reg_i_115_0(0),
      I5 => \^xor_ln117_47_reg_22926_reg[0]\,
      O => q0_reg_i_177_n_0
    );
q0_reg_i_178: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_81_reg_23862_reg[0]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      I2 => or_ln127_65_fu_10762_p3(0),
      I3 => x_assign_97_reg_23894(0),
      I4 => or_ln127_66_fu_10768_p3(0),
      I5 => x_assign_99_reg_23926(3),
      O => q0_reg_i_178_n_0
    );
q0_reg_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_63_reg_23032_reg[0]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      I2 => or_ln127_58_fu_9636_p3(0),
      I3 => x_assign_87_reg_23738(3),
      I4 => or_ln127_57_fu_9630_p3(0),
      I5 => x_assign_85_reg_23706(0),
      O => q0_reg_i_179_n_0
    );
q0_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]\,
      I1 => q0_reg_14,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q0_reg_15,
      I4 => q0_reg_16,
      I5 => q0_reg_17,
      O => q0_reg_i_18_n_0
    );
q0_reg_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_158_reg_24177_reg[0]\,
      I2 => q0_reg_i_280_n_0,
      I3 => q0_reg_21,
      I4 => \^x_assign_129_reg_24557_reg[0]\,
      I5 => q0_reg_i_281_n_0,
      O => q0_reg_i_180_n_0
    );
q0_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_190_reg_24463_reg[0]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      I2 => x_assign_183_reg_25185(3),
      I3 => x_assign_180_reg_25147(0),
      I4 => or_ln127_121_fu_18695_p3(0),
      I5 => x_assign_181_reg_25153(0),
      O => q0_reg_i_181_n_0
    );
q0_reg_i_182: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^xor_ln117_221_reg_24865_reg[0]\,
      O => q0_reg_i_182_n_0
    );
q0_reg_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505040"
    )
        port map (
      I0 => Q(12),
      I1 => Q(6),
      I2 => q2_reg_8,
      I3 => Q(8),
      I4 => Q(10),
      O => \^ap_cs_fsm_reg[12]_0\
    );
q0_reg_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^xor_ln117_156_reg_24166_reg[7]\,
      I2 => q0_reg_i_282_n_0,
      I3 => q0_reg_21,
      I4 => \^x_assign_127_reg_24541_reg[7]\,
      I5 => q0_reg_i_283_n_0,
      O => q0_reg_i_184_n_0
    );
q0_reg_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(6),
      I1 => or_ln127_111_fu_17551_p3(7),
      I2 => q0_reg_i_284_n_0,
      I3 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I4 => \^xor_ln117_172_reg_24309_reg[7]\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q0_reg_i_185_n_0
    );
q0_reg_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_188_reg_24457_reg[7]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(7),
      I2 => x_assign_181_reg_25153(6),
      I3 => x_assign_183_reg_25185(3),
      I4 => or_ln127_120_fu_18689_p3(3),
      I5 => or_ln127_119_fu_18683_p3(3),
      O => q0_reg_i_186_n_0
    );
q0_reg_i_187: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_198_reg_25643(7),
      I1 => x_assign_199_reg_25649(5),
      O => q0_reg_i_187_n_0
    );
q0_reg_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777447447774777"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(7),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^xor_ln117_107_reg_23596_reg[7]\,
      I4 => \^xor_ln117_93_reg_23418_reg[7]\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_188_n_0
    );
q0_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => \^xor_ln117_61_reg_23026_reg[7]\,
      I2 => q0_reg_i_285_n_0,
      I3 => \^reg_1862_reg[7]\,
      I4 => q0_reg_i_286_n_0,
      I5 => q0_reg_11,
      O => q0_reg_i_189_n_0
    );
q0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => q0_reg_19,
      I1 => q0_reg_i_103_n_0,
      I2 => q0_reg_18,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => q2_reg_10,
      O => q0_reg_i_19_n_0
    );
q0_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => q0_reg_i_65_2,
      I2 => q0_reg_i_287_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => q2_reg_27,
      O => q0_reg_i_190_n_0
    );
q0_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(3),
      I1 => x_assign_49_reg_23142(6),
      I2 => q0_reg_i_288_n_0,
      I3 => \xor_ln117_277_reg_25696_reg[7]\(7),
      I4 => q0_reg_i_65_1,
      I5 => \^ap_cs_fsm_reg[7]_0\,
      O => q0_reg_i_191_n_0
    );
q0_reg_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F1FFF1F1F1F1F"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[7]\(7),
      I1 => q0_reg_18,
      I2 => \^ap_cs_fsm_reg[9]\,
      I3 => q0_reg_i_65_0,
      I4 => q0_reg_i_289_n_0,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_192_n_0
    );
q0_reg_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A3A0FFFFA3A0"
    )
        port map (
      I0 => \^xor_ln117_107_reg_23596_reg[6]\,
      I1 => \^xor_ln117_93_reg_23418_reg[6]\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => \xor_ln117_252_reg_25236_reg[7]\(6),
      O => q0_reg_i_193_n_0
    );
q0_reg_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600000FF6FFF"
    )
        port map (
      I0 => q0_reg_i_68_0,
      I1 => q0_reg_i_290_n_0,
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(7),
      I5 => \xor_ln117_124_reg_23789_reg[7]\(6),
      O => q0_reg_i_194_n_0
    );
q0_reg_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => x_assign_62_reg_23346(2),
      I1 => x_assign_61_reg_23330(5),
      I2 => q0_reg_i_291_n_0,
      I3 => \xor_ln117_270_reg_25434_reg[7]\(6),
      I4 => \^tmp_149_reg_23293_reg[0]_0\,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_195_n_0
    );
q0_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D007D007D7D"
    )
        port map (
      I0 => q0_reg_11,
      I1 => \^reg_1862_reg[6]\,
      I2 => q0_reg_i_292_n_0,
      I3 => \^ap_cs_fsm_reg[13]\,
      I4 => \^xor_ln117_61_reg_23026_reg[6]\,
      I5 => q0_reg_i_293_n_0,
      O => q0_reg_i_196_n_0
    );
q0_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_0\(6),
      I1 => q0_reg_22(6),
      I2 => or_ln127_132_fu_21585_p3(4),
      I3 => or_ln127_131_fu_21579_p3(6),
      I4 => q0_reg_i_294_n_0,
      I5 => q0_reg_16,
      O => q0_reg_i_197_n_0
    );
q0_reg_i_198: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_187_reg_25481_reg[6]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_198_n_0
    );
q0_reg_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_188_reg_24457_reg[6]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(6),
      I2 => or_ln127_119_fu_18683_p3(3),
      I3 => or_ln127_121_fu_18695_p3(6),
      I4 => x_assign_182_reg_25169(2),
      I5 => x_assign_181_reg_25153(5),
      O => q0_reg_i_199_n_0
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => q0_reg_i_20_n_0,
      I1 => q0_reg_i_21_n_0,
      I2 => q0_reg_i_22_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_24_n_0,
      I5 => q0_reg_i_25_n_0,
      O => q0_reg_i_2_n_0
    );
q0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF72777277"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^xor_ln117_109_reg_23606_reg[7]\,
      I2 => \^reg_1839_reg[7]\(2),
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q0_reg_13(7),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => q0_reg_i_20_n_0
    );
q0_reg_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^tmp_479_reg_24766_reg[0]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(6),
      I2 => or_ln127_103_fu_16419_p3(3),
      I3 => or_ln127_105_fu_16431_p3(6),
      I4 => x_assign_158_reg_24793(2),
      I5 => x_assign_157_reg_24777(5),
      O => q0_reg_i_200_n_0
    );
q0_reg_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_127_reg_24541_reg[6]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(6),
      I2 => or_ln127_95_fu_15287_p3(7),
      I3 => or_ln127_97_fu_15299_p3(6),
      I4 => or_ln127_95_fu_15287_p3(6),
      I5 => or_ln127_96_fu_15293_p3(5),
      O => q0_reg_i_201_n_0
    );
q0_reg_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => q0_reg_21,
      I1 => \^xor_ln117_140_reg_23977_reg[5]\,
      I2 => q0_reg_i_295_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => \^xor_ln117_156_reg_24166_reg[5]\,
      I5 => q0_reg_i_296_n_0,
      O => q0_reg_i_202_n_0
    );
q0_reg_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(4),
      I1 => or_ln127_111_fu_17551_p3(5),
      I2 => q0_reg_i_297_n_0,
      I3 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      I4 => \^trunc_ln127_254_reg_24923_reg[6]\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q0_reg_i_203_n_0
    );
q0_reg_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_188_reg_24457_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(5),
      I2 => x_assign_181_reg_25153(5),
      I3 => or_ln127_121_fu_18695_p3(5),
      I4 => x_assign_182_reg_25169(1),
      I5 => x_assign_181_reg_25153(4),
      O => q0_reg_i_204_n_0
    );
q0_reg_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_294_reg_25299_reg[6]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(5),
      I2 => or_ln127_127_fu_19815_p3(6),
      I3 => or_ln127_129_fu_19827_p3(5),
      I4 => or_ln127_127_fu_19815_p3(5),
      I5 => or_ln127_128_fu_19821_p3(4),
      O => q0_reg_i_205_n_0
    );
q0_reg_i_206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_198_reg_25643(5),
      I1 => or_ln127_132_fu_21585_p3(5),
      O => q0_reg_i_206_n_0
    );
q0_reg_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB8BBBBBBB8B"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(5),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[15]\,
      I3 => \^trunc_ln127_154_reg_24040_reg[4]\,
      I4 => \^ap_cs_fsm_reg[1]\,
      I5 => \xor_ln117_171_reg_24303[5]_i_2_n_0\,
      O => q0_reg_i_207_n_0
    );
q0_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => \^xor_ln117_61_reg_23026_reg[5]\,
      I2 => q0_reg_i_298_n_0,
      I3 => \^trunc_ln127_139_reg_23878_reg[4]\,
      I4 => q0_reg_i_299_n_0,
      I5 => q0_reg_11,
      O => q0_reg_i_208_n_0
    );
q0_reg_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => q0_reg_i_76_2,
      I2 => q0_reg_i_300_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => q2_reg_27,
      O => q0_reg_i_209_n_0
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => \^reg_1896_reg[7]\(3),
      I3 => \^reg_1896_reg[7]_0\(3),
      I4 => q0_reg_11,
      I5 => q0_reg_i_110_n_0,
      O => q0_reg_i_21_n_0
    );
q0_reg_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(1),
      I1 => x_assign_49_reg_23142(4),
      I2 => q0_reg_i_301_n_0,
      I3 => \xor_ln117_277_reg_25696_reg[7]\(5),
      I4 => q0_reg_i_76_1,
      I5 => \^ap_cs_fsm_reg[7]_0\,
      O => q0_reg_i_210_n_0
    );
q0_reg_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4FFF4F4F4F4F"
    )
        port map (
      I0 => q0_reg_18,
      I1 => \xor_ln117_124_reg_23789_reg[7]\(5),
      I2 => \^ap_cs_fsm_reg[9]\,
      I3 => q0_reg_i_76_0,
      I4 => q0_reg_i_302_n_0,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_211_n_0
    );
q0_reg_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_114_reg_23664_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(4),
      I2 => x_assign_85_reg_23706(4),
      I3 => or_ln127_57_fu_9630_p3(4),
      I4 => q0_reg_i_77_2(2),
      I5 => q0_reg_i_77_3(2),
      O => q0_reg_i_212_n_0
    );
q0_reg_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_139_reg_23878_reg[3]\,
      I1 => q0_reg_i_77_0(2),
      I2 => q0_reg_i_77_1(2),
      I3 => or_ln127_65_fu_10762_p3(4),
      I4 => x_assign_97_reg_23894(4),
      I5 => \xor_ln117_270_reg_25434_reg[7]\(4),
      O => q0_reg_i_213_n_0
    );
q0_reg_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => q0_reg_i_77_4,
      I2 => q0_reg_i_303_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => \reg_1896_reg[7]_2\,
      O => q0_reg_i_214_n_0
    );
q0_reg_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_74_reg_23288_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(4),
      I2 => x_assign_61_reg_23330(4),
      I3 => or_ln127_41_fu_7366_p3(4),
      I4 => q0_reg_i_78_1(2),
      I5 => q0_reg_i_78_0(2),
      O => q0_reg_i_215_n_0
    );
q0_reg_i_216: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD5DDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \xor_ln117_124_reg_23789_reg[7]\(4),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(7),
      O => q0_reg_i_216_n_0
    );
q0_reg_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => or_ln127_131_fu_21579_p3(4),
      I1 => or_ln127_132_fu_21585_p3(2),
      I2 => q0_reg_i_304_n_0,
      I3 => \xor_ln117_156_reg_24166_reg[7]_0\(4),
      I4 => q0_reg_22(4),
      I5 => q0_reg_16,
      O => q0_reg_i_217_n_0
    );
q0_reg_i_218: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^xor_ln117_219_reg_24855_reg[4]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_218_n_0
    );
q0_reg_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_204_reg_24672_reg[4]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(4),
      I2 => or_ln127_127_fu_19815_p3(5),
      I3 => or_ln127_129_fu_19827_p3(4),
      I4 => or_ln127_127_fu_19815_p3(4),
      I5 => or_ln127_128_fu_19821_p3(3),
      O => q0_reg_i_219_n_0
    );
q0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0FFF0F8F0"
    )
        port map (
      I0 => Q(5),
      I1 => q0_reg_i_111_n_0,
      I2 => q0_reg_i_112_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(7),
      I5 => \^reg_1896_reg[7]_1\(4),
      O => q0_reg_i_22_n_0
    );
q0_reg_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_156_reg_24166_reg[4]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(4),
      I2 => x_assign_157_reg_24777(4),
      I3 => or_ln127_105_fu_16431_p3(4),
      I4 => or_ln127_103_fu_16419_p3(2),
      I5 => or_ln127_104_fu_16425_p3(2),
      O => q0_reg_i_220_n_0
    );
q0_reg_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => or_ln127_95_fu_15287_p3(4),
      I1 => or_ln127_96_fu_15293_p3(3),
      I2 => q0_reg_i_305_n_0,
      I3 => \xor_ln117_268_reg_25424_reg[7]\(4),
      I4 => \^xor_ln117_140_reg_23977_reg[4]\,
      I5 => q0_reg_21,
      O => q0_reg_i_221_n_0
    );
q0_reg_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^trunc_ln127_254_reg_24923_reg[5]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      I2 => or_ln127_111_fu_17551_p3(5),
      I3 => or_ln127_113_fu_17563_p3(4),
      I4 => or_ln127_111_fu_17551_p3(4),
      I5 => or_ln127_112_fu_17557_p3(3),
      O => q0_reg_i_222_n_0
    );
q0_reg_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^trunc_ln127_237_reg_24751_reg[2]_0\,
      I2 => q0_reg_i_306_n_0,
      I3 => q0_reg_21,
      I4 => \^trunc_ln127_219_reg_24573_reg[2]_0\,
      I5 => q0_reg_i_307_n_0,
      O => q0_reg_i_223_n_0
    );
q0_reg_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(2),
      I1 => or_ln127_111_fu_17551_p3(3),
      I2 => q0_reg_i_308_n_0,
      I3 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      I4 => \^x_assign_151_reg_24917_reg[3]\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q0_reg_i_224_n_0
    );
q0_reg_i_225: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(1),
      I1 => or_ln127_131_fu_21579_p3(3),
      O => q0_reg_i_225_n_0
    );
q0_reg_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BB8BBBBBBB8B"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(3),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[15]\,
      I3 => \^trunc_ln127_150_reg_24018_reg[2]\,
      I4 => \^ap_cs_fsm_reg[1]\,
      I5 => \xor_ln117_171_reg_24303[3]_i_2_n_0\,
      O => q0_reg_i_226_n_0
    );
q0_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^x_assign_79_reg_23846_reg[3]\,
      I1 => q0_reg_i_309_n_0,
      I2 => q0_reg_11,
      I3 => \^ap_cs_fsm_reg[13]\,
      I4 => \^x_assign_66_reg_23652_reg[3]\,
      I5 => q0_reg_i_310_n_0,
      O => q0_reg_i_227_n_0
    );
q0_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00EE00EE00FE00"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => Q(9),
      I3 => q2_reg_27,
      I4 => q0_reg_i_86_1,
      I5 => q0_reg_i_311_n_0,
      O => q0_reg_i_228_n_0
    );
q0_reg_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]\,
      I1 => q0_reg_i_78_0(1),
      I2 => q0_reg_i_78_1(1),
      I3 => q0_reg_i_312_n_0,
      I4 => \xor_ln117_270_reg_25434_reg[7]\(3),
      I5 => \^x_assign_43_reg_23282_reg[3]\,
      O => q0_reg_i_229_n_0
    );
q0_reg_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33370000"
    )
        port map (
      I0 => Q(6),
      I1 => q2_reg_8,
      I2 => Q(8),
      I3 => Q(10),
      I4 => q0_reg_12,
      O => \^ap_cs_fsm_reg[6]_0\
    );
q0_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FFFFFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\,
      I1 => q0_reg_i_86_0,
      I2 => q0_reg_i_313_n_0,
      I3 => \xor_ln117_124_reg_23789_reg[7]\(3),
      I4 => q0_reg_18,
      I5 => \^ap_cs_fsm_reg[9]\,
      O => q0_reg_i_230_n_0
    );
q0_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^x_assign_151_reg_24917_reg[2]\,
      I1 => q0_reg_i_314_n_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_21,
      I4 => \^trunc_ln127_219_reg_24573_reg[1]\,
      I5 => q0_reg_i_315_n_0,
      O => q0_reg_i_231_n_0
    );
q0_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(0),
      I1 => or_ln127_103_fu_16419_p3(0),
      I2 => q0_reg_i_316_n_0,
      I3 => \xor_ln117_270_reg_25434_reg[7]\(2),
      I4 => \^trunc_ln127_237_reg_24751_reg[1]_0\,
      I5 => \^ap_cs_fsm_reg[10]\,
      O => q0_reg_i_232_n_0
    );
q0_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_163_reg_25105_reg[2]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(2),
      I2 => x_assign_183_reg_25185(1),
      I3 => x_assign_181_reg_25153(2),
      I4 => or_ln127_120_fu_18689_p3(0),
      I5 => or_ln127_119_fu_18683_p3(0),
      O => q0_reg_i_233_n_0
    );
q0_reg_i_234: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(0),
      I1 => or_ln127_131_fu_21579_p3(2),
      O => q0_reg_i_234_n_0
    );
q0_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777447447774777"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(2),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \xor_ln117_171_reg_24303[2]_i_2_n_0\,
      I4 => \^trunc_ln127_150_reg_24018_reg[1]_0\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_235_n_0
    );
q0_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => \^trunc_ln127_119_reg_23690_reg[1]\,
      I2 => q0_reg_i_317_n_0,
      I3 => \^x_assign_79_reg_23846_reg[2]\,
      I4 => q0_reg_i_318_n_0,
      I5 => q0_reg_11,
      O => q0_reg_i_236_n_0
    );
q0_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => q0_reg_i_91_1,
      I2 => q0_reg_i_319_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => q2_reg_27,
      O => q0_reg_i_237_n_0
    );
q0_reg_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]\,
      I1 => q0_reg_i_78_0(0),
      I2 => q0_reg_i_78_1(0),
      I3 => q0_reg_i_320_n_0,
      I4 => \xor_ln117_270_reg_25434_reg[7]\(2),
      I5 => \^x_assign_43_reg_23282_reg[2]\,
      O => q0_reg_i_238_n_0
    );
q0_reg_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1F1FFF1FFF1F1F"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[7]\(2),
      I1 => q0_reg_18,
      I2 => \^ap_cs_fsm_reg[9]\,
      I3 => \^ap_cs_fsm_reg[7]_0\,
      I4 => q0_reg_i_91_0,
      I5 => q0_reg_i_321_n_0,
      O => q0_reg_i_239_n_0
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \^xor_ln117_237_reg_25053_reg[7]\(6),
      I1 => q0_reg_16,
      I2 => \^ap_cs_fsm_reg[10]\,
      I3 => q0_reg_i_114_n_0,
      I4 => q0_reg_i_115_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_24_n_0
    );
q0_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^x_assign_150_reg_24911_reg[1]\,
      I1 => q0_reg_i_322_n_0,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_21,
      I4 => q0_reg_i_323_n_0,
      I5 => \^x_assign_126_reg_24535_reg[1]\,
      O => q0_reg_i_240_n_0
    );
q0_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]\(1),
      I1 => q0_reg_i_324_n_0,
      I2 => x_assign_159_reg_24809(0),
      I3 => x_assign_157_reg_24777(1),
      I4 => \^x_assign_138_reg_24723_reg[1]\,
      I5 => \^ap_cs_fsm_reg[10]\,
      O => q0_reg_i_241_n_0
    );
q0_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[1]\,
      I1 => x_assign_195_reg_25378(0),
      I2 => \xor_ln117_270_reg_25434_reg[3]\(0),
      I3 => or_ln127_128_fu_19821_p3(0),
      I4 => or_ln127_127_fu_19815_p3(1),
      I5 => \xor_ln117_268_reg_25424_reg[7]\(1),
      O => q0_reg_i_242_n_0
    );
q0_reg_i_243: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_199_reg_25649(1),
      I1 => x_assign_198_reg_25643(1),
      O => q0_reg_i_243_n_0
    );
q0_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777447447774777"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(1),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \xor_ln117_171_reg_24303[1]_i_2_n_0\,
      I4 => \^xor_ln117_93_reg_23418_reg[1]\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_244_n_0
    );
q0_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1414FF14141414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => q0_reg_i_325_n_0,
      I2 => \^x_assign_67_reg_23658_reg[1]\,
      I3 => \^xor_ln117_76_reg_23225_reg[1]\,
      I4 => q0_reg_i_326_n_0,
      I5 => q0_reg_11,
      O => q0_reg_i_245_n_0
    );
q0_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2800000000"
    )
        port map (
      I0 => Q(9),
      I1 => q0_reg_i_96_1,
      I2 => q0_reg_i_327_n_0,
      I3 => Q(13),
      I4 => Q(11),
      I5 => q2_reg_27,
      O => q0_reg_i_246_n_0
    );
q0_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882822882282882"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(1),
      I2 => q0_reg_i_328_n_0,
      I3 => x_assign_63_reg_23362(0),
      I4 => x_assign_61_reg_23330(1),
      I5 => \^x_assign_43_reg_23282_reg[1]_0\,
      O => q0_reg_i_247_n_0
    );
q0_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4FFF4FFF4F4F"
    )
        port map (
      I0 => q0_reg_18,
      I1 => \xor_ln117_124_reg_23789_reg[7]\(1),
      I2 => \^ap_cs_fsm_reg[9]\,
      I3 => \^ap_cs_fsm_reg[7]_0\,
      I4 => q0_reg_i_96_0,
      I5 => q0_reg_i_329_n_0,
      O => q0_reg_i_248_n_0
    );
q0_reg_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"141414FF14FF1414"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]\,
      I1 => \^x_assign_138_reg_24723_reg[0]\,
      I2 => q0_reg_i_330_n_0,
      I3 => q0_reg_21,
      I4 => \^x_assign_126_reg_24535_reg[0]\,
      I5 => q0_reg_i_331_n_0,
      O => q0_reg_i_249_n_0
    );
q0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0504000455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_116_n_0,
      I2 => q0_reg_20,
      I3 => q2_reg_10,
      I4 => \^reg_1890_reg[7]\(4),
      I5 => q0_reg_i_118_n_0,
      O => q0_reg_i_25_n_0
    );
q0_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996FFFFFFFF"
    )
        port map (
      I0 => x_assign_170_reg_24981(0),
      I1 => or_ln127_111_fu_17551_p3(0),
      I2 => q0_reg_i_332_n_0,
      I3 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      I4 => \^x_assign_150_reg_24911_reg[0]\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q0_reg_i_250_n_0
    );
q0_reg_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_162_reg_25099_reg[0]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(0),
      I2 => x_assign_181_reg_25153(0),
      I3 => or_ln127_121_fu_18695_p3(0),
      I4 => x_assign_182_reg_25169(3),
      I5 => x_assign_181_reg_25153(6),
      O => q0_reg_i_251_n_0
    );
q0_reg_i_252: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_199_reg_25649(0),
      I1 => x_assign_198_reg_25643(0),
      O => q0_reg_i_252_n_0
    );
q0_reg_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777447447774777"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(0),
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \xor_ln117_171_reg_24303[0]_i_2_n_0\,
      I4 => \^x_assign_91_reg_24034_reg[6]\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_253_n_0
    );
q0_reg_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FF90FF9090"
    )
        port map (
      I0 => \^xor_ln117_76_reg_23225_reg[0]\,
      I1 => q0_reg_i_333_n_0,
      I2 => q0_reg_11,
      I3 => \^ap_cs_fsm_reg[13]\,
      I4 => \^x_assign_67_reg_23658_reg[0]\,
      I5 => q0_reg_i_334_n_0,
      O => q0_reg_i_254_n_0
    );
q0_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00EE00EE00FE00"
    )
        port map (
      I0 => Q(11),
      I1 => Q(13),
      I2 => Q(9),
      I3 => q2_reg_27,
      I4 => q0_reg_i_101_2,
      I5 => q0_reg_i_335_n_0,
      O => q0_reg_i_255_n_0
    );
q0_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000069969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(4),
      I1 => x_assign_49_reg_23142(7),
      I2 => q0_reg_i_336_n_0,
      I3 => \xor_ln117_277_reg_25696_reg[7]\(0),
      I4 => q0_reg_i_101_1,
      I5 => \^ap_cs_fsm_reg[7]_0\,
      O => q0_reg_i_256_n_0
    );
q0_reg_i_257: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909090FFFFFFFFFF"
    )
        port map (
      I0 => q0_reg_i_101_0,
      I1 => q0_reg_i_337_n_0,
      I2 => \^ap_cs_fsm_reg[7]\,
      I3 => \xor_ln117_124_reg_23789_reg[7]\(0),
      I4 => q0_reg_18,
      I5 => \^ap_cs_fsm_reg[9]\,
      O => q0_reg_i_257_n_0
    );
q0_reg_i_258: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(6),
      I1 => or_ln127_50_fu_8504_p3(7),
      I2 => x_assign_75_reg_23550(3),
      I3 => x_assign_73_reg_23518(7),
      I4 => q0_reg_i_115_0(7),
      O => q0_reg_i_258_n_0
    );
q0_reg_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(6),
      I1 => x_assign_168_reg_24959(3),
      I2 => or_ln127_111_fu_17551_p3(0),
      I3 => x_assign_171_reg_24997(3),
      I4 => q0_reg_i_115_0(7),
      O => q0_reg_i_259_n_0
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF72777277"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^xor_ln117_109_reg_23606_reg[6]\,
      I2 => q0_reg_i_119_n_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q0_reg_13(6),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => q0_reg_i_26_n_0
    );
q0_reg_i_260: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(3),
      I1 => or_ln127_97_fu_15299_p3(6),
      I2 => or_ln127_95_fu_15287_p3(0),
      I3 => x_assign_147_reg_24621(3),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(7),
      O => q0_reg_i_260_n_0
    );
q0_reg_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(6),
      I1 => x_assign_73_reg_23518(6),
      O => q0_reg_i_261_n_0
    );
q0_reg_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(2),
      I1 => or_ln127_97_fu_15299_p3(5),
      I2 => or_ln127_97_fu_15299_p3(6),
      I3 => or_ln127_95_fu_15287_p3(7),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(6),
      O => q0_reg_i_262_n_0
    );
q0_reg_i_263: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_103_fu_16419_p3(3),
      I1 => or_ln127_105_fu_16431_p3(6),
      I2 => or_ln127_106_fu_16437_p3(5),
      I3 => or_ln127_105_fu_16431_p3(5),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      O => q0_reg_i_263_n_0
    );
q0_reg_i_264: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_57_fu_9630_p3(5),
      I1 => x_assign_85_reg_23706(5),
      O => q0_reg_i_264_n_0
    );
q0_reg_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(5),
      I1 => or_ln127_105_fu_16431_p3(5),
      I2 => or_ln127_106_fu_16437_p3(4),
      I3 => or_ln127_105_fu_16431_p3(4),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      O => q0_reg_i_265_n_0
    );
q0_reg_i_266: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_144_reg_24583(1),
      I1 => or_ln127_97_fu_15299_p3(4),
      I2 => or_ln127_97_fu_15299_p3(5),
      I3 => or_ln127_95_fu_15287_p3(6),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(5),
      O => q0_reg_i_266_n_0
    );
q0_reg_i_267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(3),
      I1 => or_ln127_50_fu_8504_p3(4),
      O => q0_reg_i_267_n_0
    );
q0_reg_i_268: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_111_fu_17551_p3(5),
      I1 => or_ln127_113_fu_17563_p3(4),
      I2 => q0_reg_i_145_0(2),
      I3 => or_ln127_113_fu_17563_p3(3),
      I4 => q0_reg_i_115_0(4),
      O => q0_reg_i_268_n_0
    );
q0_reg_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      I1 => or_ln127_105_fu_16431_p3(4),
      I2 => x_assign_157_reg_24777(4),
      I3 => or_ln127_106_fu_16437_p3(3),
      I4 => or_ln127_105_fu_16431_p3(3),
      O => q0_reg_i_269_n_0
    );
q0_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAEFAAEFAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^reg_1896_reg[7]_1\(3),
      I2 => \^ap_cs_fsm_reg[7]\,
      I3 => q0_reg_i_121_n_0,
      I4 => \^reg_1883_reg[6]\(4),
      I5 => \^ap_cs_fsm_reg[7]_0\,
      O => q0_reg_i_27_n_0
    );
q0_reg_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_75_reg_23550(2),
      I1 => x_assign_73_reg_23518(3),
      O => q0_reg_i_270_n_0
    );
q0_reg_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(3),
      I1 => x_assign_159_reg_24809(2),
      I2 => or_ln127_106_fu_16437_p3(2),
      I3 => or_ln127_105_fu_16431_p3(2),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      O => q0_reg_i_271_n_0
    );
q0_reg_i_272: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_147_reg_24621(2),
      I1 => q0_reg_i_223_0(2),
      I2 => or_ln127_97_fu_15299_p3(2),
      I3 => q0_reg_i_39_0(1),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(3),
      O => q0_reg_i_272_n_0
    );
q0_reg_i_273: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(1),
      I1 => or_ln127_66_fu_10768_p3(2),
      O => q0_reg_i_273_n_0
    );
q0_reg_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(2),
      I1 => x_assign_159_reg_24809(1),
      I2 => or_ln127_106_fu_16437_p3(1),
      I3 => or_ln127_105_fu_16431_p3(1),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      O => q0_reg_i_274_n_0
    );
q0_reg_i_275: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_147_reg_24621(1),
      I1 => q0_reg_i_223_0(1),
      I2 => or_ln127_97_fu_15299_p3(1),
      I3 => q0_reg_i_39_0(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(2),
      O => q0_reg_i_275_n_0
    );
q0_reg_i_276: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_50_fu_8504_p3(1),
      I1 => or_ln127_49_fu_8498_p3(0),
      O => q0_reg_i_276_n_0
    );
q0_reg_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(1),
      I1 => x_assign_159_reg_24809(0),
      I2 => or_ln127_106_fu_16437_p3(0),
      I3 => or_ln127_105_fu_16431_p3(0),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      O => q0_reg_i_277_n_0
    );
q0_reg_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]\(1),
      I1 => q0_reg_i_223_0(0),
      I2 => x_assign_147_reg_24621(0),
      I3 => or_ln127_97_fu_15299_p3(0),
      I4 => x_assign_144_reg_24583(0),
      O => q0_reg_i_278_n_0
    );
q0_reg_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(0),
      I1 => x_assign_73_reg_23518(0),
      O => q0_reg_i_279_n_0
    );
q0_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDD11D115D515D5"
    )
        port map (
      I0 => q0_reg_i_123_n_0,
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(13),
      I3 => \^reg_1896_reg[7]_0\(2),
      I4 => \^reg_1896_reg[7]\(2),
      I5 => Q(11),
      O => q0_reg_i_28_n_0
    );
q0_reg_i_280: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(0),
      I1 => or_ln127_105_fu_16431_p3(0),
      I2 => x_assign_156_reg_24771(0),
      I3 => x_assign_159_reg_24809(3),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      O => q0_reg_i_280_n_0
    );
q0_reg_i_281: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(4),
      I1 => x_assign_147_reg_24621(3),
      I2 => or_ln127_97_fu_15299_p3(0),
      I3 => or_ln127_95_fu_15287_p3(1),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(0),
      O => q0_reg_i_281_n_0
    );
q0_reg_i_282: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_103_fu_16419_p3(3),
      I1 => or_ln127_104_fu_16425_p3(3),
      I2 => x_assign_159_reg_24809(3),
      I3 => x_assign_157_reg_24777(6),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(7),
      O => q0_reg_i_282_n_0
    );
q0_reg_i_283: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(6),
      I1 => or_ln127_95_fu_15287_p3(7),
      I2 => or_ln127_95_fu_15287_p3(0),
      I3 => x_assign_147_reg_24621(3),
      I4 => \xor_ln117_268_reg_25424_reg[7]\(7),
      O => q0_reg_i_283_n_0
    );
q0_reg_i_284: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_111_fu_17551_p3(0),
      I1 => x_assign_171_reg_24997(3),
      O => q0_reg_i_284_n_0
    );
q0_reg_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(3),
      I1 => x_assign_85_reg_23706(6),
      I2 => x_assign_85_reg_23706(7),
      I3 => x_assign_87_reg_23738(3),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(7),
      O => q0_reg_i_285_n_0
    );
q0_reg_i_286: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_99_reg_23926(3),
      I1 => x_assign_97_reg_23894(7),
      I2 => x_assign_98_reg_23910(3),
      I3 => x_assign_97_reg_23894(6),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(7),
      O => q0_reg_i_286_n_0
    );
q0_reg_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_74_reg_23534(3),
      I1 => x_assign_73_reg_23518(6),
      I2 => x_assign_75_reg_23550(3),
      I3 => x_assign_73_reg_23518(7),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      O => q0_reg_i_287_n_0
    );
q0_reg_i_288: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_51_reg_23174(3),
      I1 => x_assign_49_reg_23142(7),
      O => q0_reg_i_288_n_0
    );
q0_reg_i_289: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(3),
      I1 => x_assign_61_reg_23330(6),
      I2 => x_assign_63_reg_23362(3),
      I3 => x_assign_61_reg_23330(7),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(7),
      O => q0_reg_i_289_n_0
    );
q0_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^xor_ln117_237_reg_25053_reg[7]\(5),
      I1 => q0_reg_16,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_i_124_n_0,
      I4 => q0_reg_i_125_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_29_n_0
    );
q0_reg_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(2),
      I1 => x_assign_49_reg_23142(5),
      I2 => or_ln127_33_fu_6234_p3(6),
      I3 => x_assign_49_reg_23142(6),
      I4 => \xor_ln117_277_reg_25696_reg[7]\(6),
      O => q0_reg_i_290_n_0
    );
q0_reg_i_291: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_41_fu_7366_p3(6),
      I1 => x_assign_61_reg_23330(6),
      O => q0_reg_i_291_n_0
    );
q0_reg_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_98_reg_23910(2),
      I1 => x_assign_97_reg_23894(5),
      I2 => \xor_ln117_270_reg_25434_reg[7]\(6),
      I3 => or_ln127_65_fu_10762_p3(6),
      I4 => x_assign_97_reg_23894(6),
      O => q0_reg_i_292_n_0
    );
q0_reg_i_293: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(2),
      I1 => x_assign_85_reg_23706(5),
      I2 => or_ln127_57_fu_9630_p3(6),
      I3 => x_assign_85_reg_23706(6),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(6),
      O => q0_reg_i_293_n_0
    );
q0_reg_i_294: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_198_reg_25643(6),
      I1 => x_assign_199_reg_25649(4),
      O => q0_reg_i_294_n_0
    );
q0_reg_i_295: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(4),
      I1 => or_ln127_95_fu_15287_p3(5),
      I2 => or_ln127_97_fu_15299_p3(5),
      I3 => or_ln127_95_fu_15287_p3(6),
      I4 => \xor_ln117_268_reg_25424_reg[7]\(5),
      O => q0_reg_i_295_n_0
    );
q0_reg_i_296: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(4),
      I1 => x_assign_158_reg_24793(1),
      I2 => or_ln127_105_fu_16431_p3(5),
      I3 => x_assign_157_reg_24777(5),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(5),
      O => q0_reg_i_296_n_0
    );
q0_reg_i_297: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(5),
      I1 => or_ln127_111_fu_17551_p3(6),
      O => q0_reg_i_297_n_0
    );
q0_reg_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(1),
      I1 => x_assign_85_reg_23706(4),
      I2 => or_ln127_57_fu_9630_p3(5),
      I3 => x_assign_85_reg_23706(5),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(5),
      O => q0_reg_i_298_n_0
    );
q0_reg_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(5),
      I1 => x_assign_97_reg_23894(5),
      I2 => x_assign_98_reg_23910(1),
      I3 => x_assign_97_reg_23894(4),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(5),
      O => q0_reg_i_299_n_0
    );
q0_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => q0_reg_i_26_n_0,
      I1 => q0_reg_i_27_n_0,
      I2 => q0_reg_i_28_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_29_n_0,
      I5 => q0_reg_i_30_n_0,
      O => q0_reg_i_3_n_0
    );
q0_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_126_n_0,
      I2 => q2_reg_10,
      I3 => q0_reg_i_127_n_0,
      I4 => q0_reg_20,
      I5 => q0_reg_i_128_n_0,
      O => q0_reg_i_30_n_0
    );
q0_reg_i_300: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(1),
      I1 => x_assign_73_reg_23518(4),
      I2 => or_ln127_49_fu_8498_p3(5),
      I3 => x_assign_73_reg_23518(5),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      O => q0_reg_i_300_n_0
    );
q0_reg_i_301: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_33_fu_6234_p3(5),
      I1 => x_assign_49_reg_23142(5),
      O => q0_reg_i_301_n_0
    );
q0_reg_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(1),
      I1 => x_assign_61_reg_23330(4),
      I2 => or_ln127_41_fu_7366_p3(5),
      I3 => x_assign_61_reg_23330(5),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(5),
      O => q0_reg_i_302_n_0
    );
q0_reg_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q0_reg_i_214_0(2),
      I1 => q0_reg_i_214_1(2),
      I2 => or_ln127_49_fu_8498_p3(4),
      I3 => x_assign_73_reg_23518(4),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(4),
      O => q0_reg_i_303_n_0
    );
q0_reg_i_304: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_198_reg_25643(4),
      I1 => or_ln127_132_fu_21585_p3(4),
      O => q0_reg_i_304_n_0
    );
q0_reg_i_305: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_97_fu_15299_p3(4),
      I1 => or_ln127_95_fu_15287_p3(5),
      O => q0_reg_i_305_n_0
    );
q0_reg_i_306: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(1),
      I1 => or_ln127_103_fu_16419_p3(1),
      I2 => x_assign_159_reg_24809(2),
      I3 => x_assign_157_reg_24777(3),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(3),
      O => q0_reg_i_306_n_0
    );
q0_reg_i_307: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(2),
      I1 => or_ln127_95_fu_15287_p3(3),
      I2 => q0_reg_i_223_0(2),
      I3 => x_assign_147_reg_24621(2),
      I4 => \xor_ln117_268_reg_25424_reg[7]\(3),
      O => q0_reg_i_307_n_0
    );
q0_reg_i_308: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_171_reg_24997(2),
      I1 => q0_reg_i_224_0(2),
      O => q0_reg_i_308_n_0
    );
q0_reg_i_309: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_97_reg_23894(3),
      I1 => x_assign_99_reg_23926(2),
      I2 => q0_reg_i_77_1(1),
      I3 => q0_reg_i_77_0(1),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(3),
      O => q0_reg_i_309_n_0
    );
q0_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F033F0AAF033F000"
    )
        port map (
      I0 => q0_reg_i_129_n_0,
      I1 => \^trunc_ln127_174_reg_24216_reg[4]\,
      I2 => q0_reg_13(5),
      I3 => \^ap_cs_fsm_reg[4]_0\,
      I4 => \^ap_cs_fsm_reg[1]\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_31_n_0
    );
q0_reg_i_310: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => q0_reg_i_77_3(1),
      I1 => q0_reg_i_77_2(1),
      I2 => x_assign_87_reg_23738(2),
      I3 => x_assign_85_reg_23706(3),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(3),
      O => q0_reg_i_310_n_0
    );
q0_reg_i_311: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => q0_reg_i_214_0(1),
      I1 => q0_reg_i_214_1(1),
      I2 => x_assign_75_reg_23550(2),
      I3 => x_assign_73_reg_23518(3),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      O => q0_reg_i_311_n_0
    );
q0_reg_i_312: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_63_reg_23362(2),
      I1 => x_assign_61_reg_23330(3),
      O => q0_reg_i_312_n_0
    );
q0_reg_i_313: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[4]\(1),
      I1 => \xor_ln117_76_reg_23225_reg[4]_0\(1),
      I2 => x_assign_51_reg_23174(2),
      I3 => x_assign_49_reg_23142(3),
      I4 => \xor_ln117_277_reg_25696_reg[7]\(3),
      O => q0_reg_i_313_n_0
    );
q0_reg_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(1),
      I1 => or_ln127_111_fu_17551_p3(2),
      I2 => x_assign_171_reg_24997(1),
      I3 => q0_reg_i_224_0(1),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      O => q0_reg_i_314_n_0
    );
q0_reg_i_315: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(1),
      I1 => or_ln127_95_fu_15287_p3(2),
      I2 => q0_reg_i_223_0(1),
      I3 => x_assign_147_reg_24621(1),
      I4 => \xor_ln117_268_reg_25424_reg[7]\(2),
      O => q0_reg_i_315_n_0
    );
q0_reg_i_316: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_159_reg_24809(1),
      I1 => x_assign_157_reg_24777(2),
      O => q0_reg_i_316_n_0
    );
q0_reg_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q0_reg_i_77_3(0),
      I1 => q0_reg_i_77_2(0),
      I2 => x_assign_87_reg_23738(1),
      I3 => x_assign_85_reg_23706(2),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(2),
      O => q0_reg_i_317_n_0
    );
q0_reg_i_318: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_97_reg_23894(2),
      I1 => x_assign_99_reg_23926(1),
      I2 => q0_reg_i_77_1(0),
      I3 => q0_reg_i_77_0(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(2),
      O => q0_reg_i_318_n_0
    );
q0_reg_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => q0_reg_i_214_0(0),
      I1 => q0_reg_i_214_1(0),
      I2 => x_assign_75_reg_23550(1),
      I3 => x_assign_73_reg_23518(2),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      O => q0_reg_i_319_n_0
    );
q0_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => \^reg_1883_reg[6]\(3),
      I3 => q0_reg_i_131_n_0,
      I4 => \^reg_1896_reg[7]_1\(2),
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_32_n_0
    );
q0_reg_i_320: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_63_reg_23362(1),
      I1 => x_assign_61_reg_23330(2),
      O => q0_reg_i_320_n_0
    );
q0_reg_i_321: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[4]\(0),
      I1 => \xor_ln117_76_reg_23225_reg[4]_0\(0),
      I2 => x_assign_51_reg_23174(1),
      I3 => x_assign_49_reg_23142(2),
      I4 => \xor_ln117_277_reg_25696_reg[7]\(2),
      O => q0_reg_i_321_n_0
    );
q0_reg_i_322: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      I1 => or_ln127_111_fu_17551_p3(1),
      I2 => or_ln127_112_fu_17557_p3(0),
      I3 => x_assign_171_reg_24997(0),
      I4 => q0_reg_i_224_0(0),
      O => q0_reg_i_322_n_0
    );
q0_reg_i_323: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_268_reg_25424_reg[7]\(1),
      I1 => or_ln127_95_fu_15287_p3(1),
      I2 => or_ln127_96_fu_15293_p3(0),
      I3 => q0_reg_i_223_0(0),
      I4 => x_assign_147_reg_24621(0),
      O => q0_reg_i_323_n_0
    );
q0_reg_i_324: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_158_reg_24793(0),
      I1 => x_assign_157_reg_24777(0),
      O => q0_reg_i_324_n_0
    );
q0_reg_i_325: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]\(1),
      I1 => x_assign_85_reg_23706(0),
      I2 => x_assign_86_reg_23722(0),
      I3 => x_assign_87_reg_23738(0),
      I4 => x_assign_85_reg_23706(1),
      O => q0_reg_i_325_n_0
    );
q0_reg_i_326: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_97_reg_23894(1),
      I1 => x_assign_99_reg_23926(0),
      I2 => x_assign_98_reg_23910(0),
      I3 => x_assign_97_reg_23894(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(1),
      O => q0_reg_i_326_n_0
    );
q0_reg_i_327: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      I1 => x_assign_73_reg_23518(0),
      I2 => x_assign_74_reg_23534(0),
      I3 => x_assign_75_reg_23550(0),
      I4 => x_assign_73_reg_23518(1),
      O => q0_reg_i_327_n_0
    );
q0_reg_i_328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_61_reg_23330(0),
      I1 => x_assign_62_reg_23346(0),
      O => q0_reg_i_328_n_0
    );
q0_reg_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \xor_ln117_277_reg_25696_reg[7]\(1),
      I1 => x_assign_49_reg_23142(0),
      I2 => x_assign_50_reg_23158(0),
      I3 => x_assign_51_reg_23174(0),
      I4 => x_assign_49_reg_23142(1),
      O => q0_reg_i_329_n_0
    );
q0_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^reg_1896_reg[7]_0\(1),
      I2 => q0_reg_11,
      I3 => q0_reg_i_132_n_0,
      I4 => \^x_assign_73_reg_23518_reg[5]\(0),
      I5 => \^ap_cs_fsm_reg[11]\,
      O => q0_reg_i_33_n_0
    );
q0_reg_i_330: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(6),
      I1 => x_assign_158_reg_24793(3),
      I2 => or_ln127_105_fu_16431_p3(0),
      I3 => x_assign_157_reg_24777(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(0),
      O => q0_reg_i_330_n_0
    );
q0_reg_i_331: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_146_reg_24605(0),
      I1 => or_ln127_95_fu_15287_p3(0),
      I2 => or_ln127_97_fu_15299_p3(0),
      I3 => or_ln127_95_fu_15287_p3(1),
      I4 => \xor_ln117_268_reg_25424_reg[7]\(0),
      O => q0_reg_i_331_n_0
    );
q0_reg_i_332: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(0),
      I1 => or_ln127_111_fu_17551_p3(1),
      O => q0_reg_i_332_n_0
    );
q0_reg_i_333: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(0),
      I1 => x_assign_97_reg_23894(0),
      I2 => x_assign_98_reg_23910(4),
      I3 => x_assign_97_reg_23894(7),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(0),
      O => q0_reg_i_333_n_0
    );
q0_reg_i_334: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(4),
      I1 => x_assign_85_reg_23706(7),
      I2 => or_ln127_57_fu_9630_p3(0),
      I3 => x_assign_85_reg_23706(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(0),
      O => q0_reg_i_334_n_0
    );
q0_reg_i_335: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_74_reg_23534(4),
      I1 => x_assign_73_reg_23518(7),
      I2 => or_ln127_49_fu_8498_p3(0),
      I3 => x_assign_73_reg_23518(0),
      I4 => \xor_ln117_142_reg_23987_reg[7]_0\(0),
      O => q0_reg_i_335_n_0
    );
q0_reg_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_33_fu_6234_p3(0),
      I1 => x_assign_49_reg_23142(0),
      O => q0_reg_i_336_n_0
    );
q0_reg_i_337: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(4),
      I1 => x_assign_61_reg_23330(7),
      I2 => or_ln127_41_fu_7366_p3(0),
      I3 => x_assign_61_reg_23330(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]\(0),
      O => q0_reg_i_337_n_0
    );
q0_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^xor_ln117_237_reg_25053_reg[7]\(4),
      I1 => q0_reg_16,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_i_134_n_0,
      I4 => q0_reg_i_135_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_34_n_0
    );
q0_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_136_n_0,
      I2 => q2_reg_10,
      I3 => \^reg_1890_reg[7]\(3),
      I4 => q0_reg_20,
      I5 => q0_reg_i_137_n_0,
      O => q0_reg_i_35_n_0
    );
q0_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5C5F00005C5F"
    )
        port map (
      I0 => \^trunc_ln127_174_reg_24216_reg[3]\,
      I1 => \^reg_1839_reg[7]\(1),
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => q0_reg_13(4),
      O => q0_reg_i_36_n_0
    );
q0_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAEFAAEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => \^reg_1883_reg[6]\(2),
      I3 => q0_reg_i_138_n_0,
      I4 => q0_reg_i_139_n_0,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_37_n_0
    );
q0_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDD11D115D515D5"
    )
        port map (
      I0 => q0_reg_i_140_n_0,
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(13),
      I3 => q0_reg_i_141_n_0,
      I4 => q0_reg_i_142_n_0,
      I5 => Q(11),
      O => q0_reg_i_38_n_0
    );
q0_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF444F44444444"
    )
        port map (
      I0 => \^xor_ln117_237_reg_25053_reg[7]\(3),
      I1 => q0_reg_16,
      I2 => q0_reg_21,
      I3 => q0_reg_i_144_n_0,
      I4 => q0_reg_i_145_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_39_n_0
    );
q0_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => q0_reg_i_31_n_0,
      I1 => \^ap_cs_fsm_reg[6]_0\,
      I2 => q0_reg_i_32_n_0,
      I3 => q0_reg_i_33_n_0,
      I4 => q0_reg_i_34_n_0,
      I5 => q0_reg_i_35_n_0,
      O => q0_reg_i_4_n_0
    );
q0_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_146_n_0,
      I2 => q2_reg_10,
      I3 => q0_reg_i_147_n_0,
      I4 => q0_reg_20,
      I5 => q0_reg_i_148_n_0,
      O => q0_reg_i_40_n_0
    );
q0_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F033F0AAF033F000"
    )
        port map (
      I0 => \^reg_1839_reg[7]\(0),
      I1 => \^trunc_ln127_170_reg_24194_reg[2]\,
      I2 => q0_reg_13(3),
      I3 => \^ap_cs_fsm_reg[4]_0\,
      I4 => \^ap_cs_fsm_reg[1]\,
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q0_reg_i_41_n_0
    );
q0_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => q0_reg_i_149_n_0,
      I3 => q0_reg_i_150_n_0,
      I4 => \^reg_1896_reg[7]_1\(1),
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_42_n_0
    );
q0_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => q0_reg_i_151_n_0,
      I2 => \^ap_cs_fsm_reg[13]\,
      I3 => q0_reg_i_152_n_0,
      I4 => q0_reg_i_153_n_0,
      I5 => q0_reg_11,
      O => q0_reg_i_43_n_0
    );
q0_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => q0_reg_i_154_n_0,
      I1 => q0_reg_16,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_i_155_n_0,
      I4 => q0_reg_i_156_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_44_n_0
    );
q0_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => \^reg_1896_reg[3]\(1),
      I2 => q2_reg_10,
      I3 => \^reg_1890_reg[7]\(2),
      I4 => q0_reg_20,
      I5 => q0_reg_i_157_n_0,
      O => q0_reg_i_45_n_0
    );
q0_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003A30FFFF3A30"
    )
        port map (
      I0 => q0_reg_i_158_n_0,
      I1 => \^x_assign_105_reg_24226_reg[2]\,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => q0_reg_13(2),
      O => q0_reg_i_46_n_0
    );
q0_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => q0_reg_i_159_n_0,
      I3 => q0_reg_i_160_n_0,
      I4 => \^reg_1896_reg[7]_1\(0),
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_47_n_0
    );
q0_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFFFFFBA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => \^reg_1896_reg[7]\(1),
      I3 => q0_reg_i_161_n_0,
      I4 => q0_reg_i_162_n_0,
      I5 => \^ap_cs_fsm_reg[11]\,
      O => q0_reg_i_48_n_0
    );
q0_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \^xor_ln117_237_reg_25053_reg[7]\(2),
      I1 => q0_reg_16,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => q0_reg_i_163_n_0,
      I4 => q0_reg_i_164_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_49_n_0
    );
q0_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => q0_reg_i_36_n_0,
      I1 => q0_reg_i_37_n_0,
      I2 => q0_reg_i_38_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_39_n_0,
      I5 => q0_reg_i_40_n_0,
      O => q0_reg_i_5_n_0
    );
q0_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_165_n_0,
      I2 => q2_reg_10,
      I3 => q0_reg_i_166_n_0,
      I4 => q0_reg_20,
      I5 => q0_reg_i_167_n_0,
      O => q0_reg_i_50_n_0
    );
q0_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF727700007277"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \^xor_ln117_109_reg_23606_reg[1]\,
      I2 => q0_reg_i_168_n_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => q0_reg_13(1),
      O => q0_reg_i_51_n_0
    );
q0_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAEFAAEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => \^reg_1883_reg[6]\(1),
      I3 => q0_reg_i_169_n_0,
      I4 => q0_reg_i_170_n_0,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_52_n_0
    );
q0_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDD11D115D515D5"
    )
        port map (
      I0 => q0_reg_i_171_n_0,
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(13),
      I3 => \^reg_1896_reg[7]_0\(0),
      I4 => \^reg_1896_reg[7]\(0),
      I5 => Q(11),
      O => q0_reg_i_53_n_0
    );
q0_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => q0_reg_16,
      I1 => \^xor_ln117_237_reg_25053_reg[7]\(1),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => \^reg_1906_reg[1]\(1),
      I4 => q0_reg_i_172_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_54_n_0
    );
q0_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => \^reg_1896_reg[3]\(0),
      I2 => q2_reg_10,
      I3 => \^reg_1890_reg[7]\(1),
      I4 => q0_reg_20,
      I5 => q0_reg_i_173_n_0,
      O => q0_reg_i_55_n_0
    );
q0_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5C5F00005C5F"
    )
        port map (
      I0 => \^xor_ln117_109_reg_23606_reg[0]\,
      I1 => q0_reg_i_174_n_0,
      I2 => \^ap_cs_fsm_reg[1]\,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => q0_reg_13(0),
      O => q0_reg_i_56_n_0
    );
q0_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEFAAAAAAEFAAEF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[7]_0\,
      I2 => \^reg_1883_reg[6]\(0),
      I3 => q0_reg_i_175_n_0,
      I4 => q0_reg_i_176_n_0,
      I5 => \^ap_cs_fsm_reg[7]\,
      O => q0_reg_i_57_n_0
    );
q0_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDD11D115D515D5"
    )
        port map (
      I0 => q0_reg_i_177_n_0,
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(13),
      I3 => q0_reg_i_178_n_0,
      I4 => q0_reg_i_179_n_0,
      I5 => Q(11),
      O => q0_reg_i_58_n_0
    );
q0_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => q0_reg_16,
      I1 => \^xor_ln117_237_reg_25053_reg[7]\(0),
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I3 => \^reg_1906_reg[1]\(0),
      I4 => q0_reg_i_180_n_0,
      I5 => q0_reg_12,
      O => q0_reg_i_59_n_0
    );
q0_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => q0_reg_i_41_n_0,
      I1 => \^ap_cs_fsm_reg[6]_0\,
      I2 => q0_reg_i_42_n_0,
      I3 => q0_reg_i_43_n_0,
      I4 => q0_reg_i_44_n_0,
      I5 => q0_reg_i_45_n_0,
      O => q0_reg_i_6_n_0
    );
q0_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540455555555"
    )
        port map (
      I0 => q0_reg_16,
      I1 => q0_reg_i_181_n_0,
      I2 => q2_reg_10,
      I3 => \^reg_1890_reg[7]\(0),
      I4 => q0_reg_20,
      I5 => q0_reg_i_182_n_0,
      O => q0_reg_i_60_n_0
    );
q0_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_187_reg_25481_reg[7]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_61_n_0
    );
q0_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_184_n_0,
      I3 => q0_reg_i_185_n_0,
      I4 => q0_reg_i_186_n_0,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_62_n_0
    );
q0_reg_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \^reg_1883_reg[7]\(4),
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_63_n_0
    );
q0_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_0\(7),
      I1 => q0_reg_22(7),
      I2 => or_ln127_132_fu_21585_p3(5),
      I3 => or_ln127_131_fu_21579_p3(7),
      I4 => q0_reg_i_187_n_0,
      I5 => q0_reg_16,
      O => q0_reg_i_64_n_0
    );
q0_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_188_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_189_n_0,
      I3 => q0_reg_i_190_n_0,
      I4 => q0_reg_i_191_n_0,
      I5 => q0_reg_i_192_n_0,
      O => q0_reg_i_65_n_0
    );
q0_reg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => q0_reg_i_193_n_0,
      I1 => \^ap_cs_fsm_reg[6]_0\,
      O => q0_reg_i_66_n_0
    );
q0_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0E0E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(15),
      I4 => \reg_1896_reg[7]_2\,
      O => \^ap_cs_fsm_reg[4]\
    );
q0_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B00FBFFFBFFFB"
    )
        port map (
      I0 => q0_reg_i_194_n_0,
      I1 => q0_reg_i_195_n_0,
      I2 => q0_reg_17,
      I3 => q0_reg_19,
      I4 => \^reg_1896_reg[6]\(0),
      I5 => q0_reg_i_196_n_0,
      O => q0_reg_i_68_n_0
    );
q0_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A888A888AA8888"
    )
        port map (
      I0 => q0_reg_i_197_n_0,
      I1 => q0_reg_i_198_n_0,
      I2 => \^reg_1883_reg[7]\(3),
      I3 => q0_reg_20,
      I4 => q0_reg_i_199_n_0,
      I5 => q2_reg_10,
      O => q0_reg_i_69_n_0
    );
q0_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => q0_reg_i_46_n_0,
      I1 => \^ap_cs_fsm_reg[6]_0\,
      I2 => q0_reg_i_47_n_0,
      I3 => q0_reg_i_48_n_0,
      I4 => q0_reg_i_49_n_0,
      I5 => q0_reg_i_50_n_0,
      O => q0_reg_i_7_n_0
    );
q0_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I1 => \^reg_1896_reg[6]_0\(0),
      I2 => q0_reg_i_200_n_0,
      I3 => \^ap_cs_fsm_reg[10]\,
      I4 => q0_reg_i_201_n_0,
      I5 => q0_reg_21,
      O => q0_reg_i_71_n_0
    );
q0_reg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^xor_ln117_219_reg_24855_reg[5]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_72_n_0
    );
q0_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_202_n_0,
      I3 => q0_reg_i_203_n_0,
      I4 => q0_reg_i_204_n_0,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_73_n_0
    );
q0_reg_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => q0_reg_i_205_n_0,
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_74_n_0
    );
q0_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => or_ln127_131_fu_21579_p3(5),
      I1 => or_ln127_132_fu_21585_p3(3),
      I2 => q0_reg_i_206_n_0,
      I3 => \xor_ln117_156_reg_24166_reg[7]_0\(5),
      I4 => q0_reg_22(5),
      I5 => q0_reg_16,
      O => q0_reg_i_75_n_0
    );
q0_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_207_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_208_n_0,
      I3 => q0_reg_i_209_n_0,
      I4 => q0_reg_i_210_n_0,
      I5 => q0_reg_i_211_n_0,
      O => q0_reg_i_76_n_0
    );
q0_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]\,
      I1 => \^ap_cs_fsm_reg[13]\,
      I2 => q0_reg_i_212_n_0,
      I3 => q0_reg_i_213_n_0,
      I4 => q0_reg_11,
      I5 => q0_reg_i_214_n_0,
      O => q0_reg_i_77_n_0
    );
q0_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222333303333333"
    )
        port map (
      I0 => q0_reg_i_215_n_0,
      I1 => q0_reg_i_216_n_0,
      I2 => \^reg_1854_reg[4]\(0),
      I3 => Q(5),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(7),
      O => q0_reg_i_78_n_0
    );
q0_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFC000C0"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(4),
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => \^trunc_ln127_154_reg_24040_reg[3]\,
      I3 => \^ap_cs_fsm_reg[1]\,
      I4 => \^xor_ln117_107_reg_23596_reg[4]\,
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => q0_reg_i_79_n_0
    );
q0_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => q0_reg_i_51_n_0,
      I1 => q0_reg_i_52_n_0,
      I2 => q0_reg_i_53_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_54_n_0,
      I5 => q0_reg_i_55_n_0,
      O => q0_reg_i_8_n_0
    );
q0_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A888A888AA8888"
    )
        port map (
      I0 => q0_reg_i_217_n_0,
      I1 => q0_reg_i_218_n_0,
      I2 => q0_reg_i_219_n_0,
      I3 => q0_reg_20,
      I4 => \^reg_1890_reg[4]\(2),
      I5 => q2_reg_10,
      O => q0_reg_i_80_n_0
    );
q0_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => q0_reg_12,
      I1 => \^ap_cs_fsm_reg[10]\,
      I2 => q0_reg_i_220_n_0,
      I3 => q0_reg_i_221_n_0,
      I4 => q0_reg_i_222_n_0,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q0_reg_i_81_n_0
    );
q0_reg_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_186_reg_25475_reg[3]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_82_n_0
    );
q0_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_223_n_0,
      I3 => q0_reg_i_224_n_0,
      I4 => \^reg_1890_reg[4]\(1),
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_83_n_0
    );
q0_reg_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \^reg_1883_reg[7]\(2),
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_84_n_0
    );
q0_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => q0_reg_i_225_n_0,
      I1 => q0_reg_22(3),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(3),
      I3 => x_assign_199_reg_25649(3),
      I4 => x_assign_198_reg_25643(3),
      I5 => q0_reg_16,
      O => q0_reg_i_85_n_0
    );
q0_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_226_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_227_n_0,
      I3 => q0_reg_i_228_n_0,
      I4 => q0_reg_i_229_n_0,
      I5 => q0_reg_i_230_n_0,
      O => q0_reg_i_86_n_0
    );
q0_reg_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_186_reg_25475_reg[2]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_87_n_0
    );
q0_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_231_n_0,
      I3 => q0_reg_i_232_n_0,
      I4 => q0_reg_i_233_n_0,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_88_n_0
    );
q0_reg_i_89: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \^reg_1883_reg[7]\(1),
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_89_n_0
    );
q0_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7500"
    )
        port map (
      I0 => q0_reg_i_56_n_0,
      I1 => q0_reg_i_57_n_0,
      I2 => q0_reg_i_58_n_0,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => q0_reg_i_59_n_0,
      I5 => q0_reg_i_60_n_0,
      O => q0_reg_i_9_n_0
    );
q0_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => q0_reg_i_234_n_0,
      I1 => q0_reg_22(2),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(2),
      I3 => x_assign_199_reg_25649(2),
      I4 => x_assign_198_reg_25643(2),
      I5 => q0_reg_16,
      O => q0_reg_i_90_n_0
    );
q0_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_235_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_236_n_0,
      I3 => q0_reg_i_237_n_0,
      I4 => q0_reg_i_238_n_0,
      I5 => q0_reg_i_239_n_0,
      O => q0_reg_i_91_n_0
    );
q0_reg_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_187_reg_25481_reg[1]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_92_n_0
    );
q0_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_240_n_0,
      I3 => q0_reg_i_241_n_0,
      I4 => \^reg_1890_reg[4]\(0),
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_93_n_0
    );
q0_reg_i_94: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => q0_reg_i_242_n_0,
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_94_n_0
    );
q0_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFFFFFF"
    )
        port map (
      I0 => x_assign_199_reg_25649(5),
      I1 => or_ln127_131_fu_21579_p3(1),
      I2 => q0_reg_i_243_n_0,
      I3 => \xor_ln117_156_reg_24166_reg[7]_0\(1),
      I4 => q0_reg_22(1),
      I5 => q0_reg_16,
      O => q0_reg_i_95_n_0
    );
q0_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => q0_reg_i_244_n_0,
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q0_reg_i_245_n_0,
      I3 => q0_reg_i_246_n_0,
      I4 => q0_reg_i_247_n_0,
      I5 => q0_reg_i_248_n_0,
      O => q0_reg_i_96_n_0
    );
q0_reg_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => Q(2),
      I1 => \^x_assign_187_reg_25481_reg[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => Q(0),
      O => q0_reg_i_97_n_0
    );
q0_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044555540444044"
    )
        port map (
      I0 => q2_reg_10,
      I1 => \^ap_cs_fsm_reg[12]_0\,
      I2 => q0_reg_i_249_n_0,
      I3 => q0_reg_i_250_n_0,
      I4 => q0_reg_i_251_n_0,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q0_reg_i_98_n_0
    );
q0_reg_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => \^reg_1883_reg[7]\(0),
      I1 => q2_reg_8,
      I2 => Q(14),
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter3,
      O => q0_reg_i_99_n_0
    );
q1_reg_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => q1_reg_i_258_n_0,
      I1 => \^ap_cs_fsm_reg[4]_0\,
      I2 => q1_reg_i_63,
      I3 => q1_reg_i_259_n_0,
      I4 => \q3_reg_i_62__0_n_0\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => \^ap_cs_fsm_reg[6]\
    );
q1_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => q2_reg_27,
      I1 => Q(1),
      I2 => q0_reg_i_19_n_0,
      O => \^ap_enable_reg_pp0_iter1_reg_rep__0\
    );
q1_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q2_reg_8,
      I1 => Q(12),
      O => \^ap_enable_reg_pp0_iter2_reg_rep\
    );
q1_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(15),
      I1 => \reg_1896_reg[7]_2\,
      O => \^ap_cs_fsm_reg[15]\
    );
q1_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAEAF0C0F0C0"
    )
        port map (
      I0 => Q(12),
      I1 => Q(3),
      I2 => q2_reg_27,
      I3 => Q(9),
      I4 => Q(2),
      I5 => q2_reg_8,
      O => \^ap_cs_fsm_reg[12]\
    );
q1_reg_i_258: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => q2_reg_8,
      O => q1_reg_i_258_n_0
    );
q1_reg_i_259: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => q2_reg_8,
      O => q1_reg_i_259_n_0
    );
q1_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]_0\(7),
      I1 => \xor_ln117_270_reg_25434_reg[7]_1\(7),
      I2 => or_ln127_115_fu_19639_p3(1),
      I3 => x_assign_177_reg_25309(5),
      I4 => or_ln127_117_fu_19651_p3(5),
      I5 => x_assign_174_reg_25287(5),
      O => \^xor_ln117_206_reg_24682_reg[7]\
    );
q1_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_174_reg_25287(4),
      I1 => or_ln127_117_fu_19651_p3(4),
      I2 => or_ln127_115_fu_19639_p3(0),
      I3 => x_assign_177_reg_25309(4),
      I4 => \xor_ln117_270_reg_25434_reg[7]_1\(6),
      I5 => \xor_ln117_270_reg_25434_reg[7]_0\(6),
      O => \^x_assign_174_reg_25287_reg[4]\
    );
q1_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]_0\(5),
      I1 => \xor_ln117_270_reg_25434_reg[7]_1\(5),
      I2 => or_ln127_117_fu_19651_p3(5),
      I3 => or_ln127_115_fu_19639_p3(3),
      I4 => or_ln127_117_fu_19651_p3(3),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(3),
      O => \^xor_ln117_206_reg_24682_reg[5]\
    );
q1_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[7]_0\(4),
      I1 => \xor_ln117_270_reg_25434_reg[7]_1\(4),
      I2 => or_ln127_117_fu_19651_p3(2),
      I3 => \xor_ln117_270_reg_25434_reg[5]\(2),
      I4 => or_ln127_117_fu_19651_p3(4),
      I5 => or_ln127_115_fu_19639_p3(2),
      O => \^xor_ln117_206_reg_24682_reg[4]\
    );
q1_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[5]\(1),
      I1 => or_ln127_117_fu_19651_p3(1),
      I2 => x_assign_177_reg_25309(3),
      I3 => \xor_ln117_270_reg_25434_reg[3]_0\(3),
      I4 => \xor_ln117_270_reg_25434_reg[7]_1\(3),
      I5 => \xor_ln117_270_reg_25434_reg[7]_0\(3),
      O => \^trunc_ln127_299_reg_25325_reg[2]\
    );
q1_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_270_reg_25434_reg[3]_0\(2),
      I1 => x_assign_177_reg_25309(2),
      I2 => \xor_ln117_270_reg_25434_reg[7]_1\(2),
      I3 => \xor_ln117_270_reg_25434_reg[7]_0\(2),
      I4 => or_ln127_117_fu_19651_p3(0),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(0),
      O => \^x_assign_172_reg_25271_reg[2]\
    );
q1_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_174_reg_25287(7),
      I1 => x_assign_177_reg_25309(5),
      I2 => x_assign_177_reg_25309(1),
      I3 => \xor_ln117_270_reg_25434_reg[3]_0\(1),
      I4 => \xor_ln117_270_reg_25434_reg[7]_1\(1),
      I5 => \xor_ln117_270_reg_25434_reg[7]_0\(1),
      O => \^x_assign_174_reg_25287_reg[7]\
    );
q1_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_174_reg_25287(6),
      I1 => x_assign_177_reg_25309(4),
      I2 => x_assign_177_reg_25309(0),
      I3 => \xor_ln117_270_reg_25434_reg[3]_0\(0),
      I4 => \xor_ln117_270_reg_25434_reg[7]_1\(0),
      I5 => \xor_ln117_270_reg_25434_reg[7]_0\(0),
      O => \^x_assign_174_reg_25287_reg[6]\
    );
q2_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => q2_reg_i_2_n_0,
      ADDRARDADDR(10) => q2_reg_i_3_n_0,
      ADDRARDADDR(9) => q2_reg_i_4_n_0,
      ADDRARDADDR(8) => q2_reg_i_5_n_0,
      ADDRARDADDR(7) => q2_reg_i_6_n_0,
      ADDRARDADDR(6) => q2_reg_i_7_n_0,
      ADDRARDADDR(5) => q2_reg_i_8_n_0,
      ADDRARDADDR(4) => q2_reg_i_9_n_0,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q2_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q2_reg_0\(7 downto 0),
      DOBDO(15 downto 0) => NLW_q2_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q2_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q2_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce2,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_rep__0\,
      I1 => q2_reg_8,
      I2 => Q(0),
      I3 => q2_reg_27,
      I4 => Q(15),
      I5 => \^ap_cs_fsm_reg[12]\,
      O => clefia_s1_ce2
    );
q2_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_42_n_0,
      I2 => q2_reg_i_43_n_0,
      I3 => q2_reg_i_44_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_45_n_0,
      O => q2_reg_i_10_n_0
    );
q2_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q2_reg_28,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_46_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_29,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_12_n_0
    );
q2_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_47_n_0,
      I2 => q2_reg_i_48_n_0,
      I3 => q2_reg_i_49_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_50_n_0,
      O => q2_reg_i_14_n_0
    );
q2_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q2_reg_30,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_51_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_31,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_16_n_0
    );
q2_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_52_n_0,
      I2 => q2_reg_i_53_n_0,
      I3 => q2_reg_i_54_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_55_n_0,
      O => q2_reg_i_18_n_0
    );
q2_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFAAAAAABFAA"
    )
        port map (
      I0 => q2_reg_i_10_n_0,
      I1 => q2_reg_9,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q2_reg_i_12_n_0,
      I4 => q2_reg_10,
      I5 => q2_reg_11,
      O => q2_reg_i_2_n_0
    );
q2_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => q2_reg_32,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_56_n_0,
      I3 => q2_reg_33,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_20_n_0
    );
q2_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_57_n_0,
      I2 => q2_reg_i_58_n_0,
      I3 => q2_reg_i_59_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_60_n_0,
      O => q2_reg_i_22_n_0
    );
q2_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q2_reg_34,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_61_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_35,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_24_n_0
    );
q2_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_62_n_0,
      I2 => q2_reg_i_63_n_0,
      I3 => q2_reg_i_64_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_65_n_0,
      O => q2_reg_i_26_n_0
    );
q2_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q2_reg_36,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_66_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_37,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_28_n_0
    );
q2_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEBFAEBFAEBFAE"
    )
        port map (
      I0 => q2_reg_i_14_n_0,
      I1 => q2_reg_10,
      I2 => q2_reg_13,
      I3 => q2_reg_i_16_n_0,
      I4 => q2_reg_14,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_3_n_0
    );
q2_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_67_n_0,
      I2 => q2_reg_i_68_n_0,
      I3 => q2_reg_i_69_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_70_n_0,
      O => q2_reg_i_30_n_0
    );
q2_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => q2_reg_38,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_71_n_0,
      I3 => q2_reg_39,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_32_n_0
    );
q2_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_72_n_0,
      I2 => q2_reg_i_73_n_0,
      I3 => q2_reg_i_74_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_75_n_0,
      O => q2_reg_i_34_n_0
    );
q2_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0072FF72"
    )
        port map (
      I0 => \q3_reg_i_62__0_n_0\,
      I1 => q2_reg_40,
      I2 => q2_reg_i_76_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_41,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_36_n_0
    );
q2_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAA88A8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q2_reg_i_77_n_0,
      I2 => q2_reg_i_78_n_0,
      I3 => q2_reg_i_79_n_0,
      I4 => q2_reg_12,
      I5 => q2_reg_i_80_n_0,
      O => q2_reg_i_38_n_0
    );
q2_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFAAAAAABFAA"
    )
        port map (
      I0 => q2_reg_i_18_n_0,
      I1 => q2_reg_15,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q2_reg_i_20_n_0,
      I4 => q2_reg_10,
      I5 => q2_reg_16,
      O => q2_reg_i_4_n_0
    );
q2_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q2_reg_42,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => q2_reg_i_81_n_0,
      I3 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I4 => q2_reg_43,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_40_n_0
    );
q2_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFF30AAAA0030"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(7),
      I1 => q2_reg_i_10_0,
      I2 => q0_reg_11,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q2_reg_i_82_n_0,
      I5 => \^xor_ln117_91_reg_23408_reg[7]\,
      O => q2_reg_i_42_n_0
    );
q2_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCCFCCCCCC"
    )
        port map (
      I0 => q2_reg_i_10_3,
      I1 => q2_reg_i_83_n_0,
      I2 => q2_reg_i_10_4,
      I3 => Q(3),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(5),
      O => q2_reg_i_43_n_0
    );
q2_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => \^xor_ln117_46_reg_22920_reg[7]\,
      I1 => Q(9),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => q2_reg_i_10_2,
      O => q2_reg_i_44_n_0
    );
q2_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00F400"
    )
        port map (
      I0 => q2_reg_i_10_1,
      I1 => Q(11),
      I2 => Q(13),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(15),
      I5 => q2_reg_i_82_n_0,
      O => q2_reg_i_45_n_0
    );
q2_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(7),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_12_0,
      I4 => q2_reg_i_12_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_46_n_0
    );
q2_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0AFA0ACAC"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(6),
      I1 => q0_reg_11,
      I2 => q2_reg_i_82_n_0,
      I3 => \^xor_ln117_91_reg_23408_reg[6]\,
      I4 => \^ap_cs_fsm_reg[15]\,
      I5 => q2_reg_i_14_0,
      O => q2_reg_i_47_n_0
    );
q2_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCFCCCCCCC"
    )
        port map (
      I0 => q2_reg_i_14_4,
      I1 => q2_reg_i_85_n_0,
      I2 => q2_reg_i_14_5,
      I3 => Q(3),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(5),
      O => q2_reg_i_48_n_0
    );
q2_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => q2_reg_i_14_2,
      I1 => Q(9),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => q2_reg_i_14_3,
      O => q2_reg_i_49_n_0
    );
q2_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBAAAAAAFBAA"
    )
        port map (
      I0 => q2_reg_i_22_n_0,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q2_reg_17,
      I3 => q2_reg_i_24_n_0,
      I4 => q2_reg_10,
      I5 => q2_reg_18,
      O => q2_reg_i_5_n_0
    );
q2_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FEFEF0F0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_14_1,
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(11),
      O => q2_reg_i_50_n_0
    );
q2_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(6),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_16_0,
      I4 => q2_reg_i_16_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_51_n_0
    );
q2_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA33F0AAAA3300"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(5),
      I1 => \^xor_ln117_91_reg_23408_reg[5]\,
      I2 => q2_reg_i_18_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q2_reg_i_82_n_0,
      I5 => q0_reg_11,
      O => q2_reg_i_52_n_0
    );
q2_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCCFCCCCCC"
    )
        port map (
      I0 => q2_reg_i_18_4,
      I1 => q2_reg_i_86_n_0,
      I2 => q2_reg_i_18_5,
      I3 => Q(3),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(5),
      O => q2_reg_i_53_n_0
    );
q2_reg_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F008800"
    )
        port map (
      I0 => Q(7),
      I1 => q2_reg_i_18_2,
      I2 => q2_reg_i_18_3,
      I3 => q2_reg_27,
      I4 => Q(9),
      O => q2_reg_i_54_n_0
    );
q2_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FEF0FEF0FEF0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(11),
      I5 => q2_reg_i_18_1,
      O => q2_reg_i_55_n_0
    );
q2_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(5),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_20_0,
      I4 => q2_reg_i_20_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_56_n_0
    );
q2_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505F5C5050505C"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(4),
      I1 => q0_reg_11,
      I2 => q2_reg_i_82_n_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q2_reg_i_22_0,
      I5 => \^xor_ln117_91_reg_23408_reg[4]\,
      O => q2_reg_i_57_n_0
    );
q2_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0FFF0F8F0"
    )
        port map (
      I0 => Q(3),
      I1 => q2_reg_i_22_3,
      I2 => q2_reg_i_87_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(5),
      I5 => q2_reg_i_22_4,
      O => q2_reg_i_58_n_0
    );
q2_reg_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F008800"
    )
        port map (
      I0 => Q(7),
      I1 => \^trunc_ln127_74_reg_23288_reg[3]\,
      I2 => q2_reg_i_22_2,
      I3 => q2_reg_27,
      I4 => Q(9),
      O => q2_reg_i_59_n_0
    );
q2_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBAAAAAAFBAA"
    )
        port map (
      I0 => q2_reg_i_26_n_0,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q2_reg_19,
      I3 => q2_reg_i_28_n_0,
      I4 => q2_reg_10,
      I5 => q2_reg_20,
      O => q2_reg_i_6_n_0
    );
q2_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FEFEF0F0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_22_1,
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(11),
      O => q2_reg_i_60_n_0
    );
q2_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(4),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_24_0,
      I4 => q2_reg_i_24_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_61_n_0
    );
q2_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505F5C5050505C"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(3),
      I1 => q0_reg_11,
      I2 => q2_reg_i_82_n_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q2_reg_i_26_0,
      I5 => \^x_assign_91_reg_24034_reg[3]\,
      O => q2_reg_i_62_n_0
    );
q2_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F2F0FFF0F2F0"
    )
        port map (
      I0 => Q(3),
      I1 => q2_reg_i_26_4,
      I2 => q2_reg_i_88_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(5),
      I5 => q2_reg_i_26_5,
      O => q2_reg_i_63_n_0
    );
q2_reg_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F008800"
    )
        port map (
      I0 => Q(7),
      I1 => q2_reg_i_26_2,
      I2 => q2_reg_i_26_3,
      I3 => q2_reg_27,
      I4 => Q(9),
      O => q2_reg_i_64_n_0
    );
q2_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FEFEF0F0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_26_1,
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(11),
      O => q2_reg_i_65_n_0
    );
q2_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(3),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_28_0,
      I4 => q2_reg_i_28_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_66_n_0
    );
q2_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505F5C5050505C"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(2),
      I1 => q0_reg_11,
      I2 => q2_reg_i_82_n_0,
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => q2_reg_i_30_0,
      I5 => \^trunc_ln127_150_reg_24018_reg[1]\,
      O => q2_reg_i_67_n_0
    );
q2_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCCFCCCCCCC"
    )
        port map (
      I0 => q2_reg_i_30_3,
      I1 => q2_reg_i_89_n_0,
      I2 => q2_reg_i_30_4,
      I3 => Q(3),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(5),
      O => q2_reg_i_68_n_0
    );
q2_reg_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => \^xor_ln117_46_reg_22920_reg[2]\,
      I1 => Q(9),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => q2_reg_i_30_2,
      O => q2_reg_i_69_n_0
    );
q2_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEBFAEBFAEBFAE"
    )
        port map (
      I0 => q2_reg_i_30_n_0,
      I1 => q2_reg_10,
      I2 => q2_reg_21,
      I3 => q2_reg_i_32_n_0,
      I4 => q2_reg_22,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      O => q2_reg_i_7_n_0
    );
q2_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FEFEF0F0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_30_1,
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(11),
      O => q2_reg_i_70_n_0
    );
q2_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(2),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_32_0,
      I4 => q2_reg_i_32_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_71_n_0
    );
q2_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5C5050505C50"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(1),
      I1 => q0_reg_11,
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_34_0,
      I4 => \^ap_cs_fsm_reg[15]\,
      I5 => \^x_assign_91_reg_24034_reg[1]\,
      O => q2_reg_i_72_n_0
    );
q2_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCCFCCCCCCC"
    )
        port map (
      I0 => \^xor_ln117_14_reg_22679_reg[1]\,
      I1 => q2_reg_i_90_n_0,
      I2 => q2_reg_i_34_4,
      I3 => Q(3),
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(5),
      O => q2_reg_i_73_n_0
    );
q2_reg_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => q2_reg_i_34_2,
      I1 => Q(9),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => q2_reg_i_34_3,
      O => q2_reg_i_74_n_0
    );
q2_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FEF0FEF0FEF0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(11),
      I5 => q2_reg_i_34_1,
      O => q2_reg_i_75_n_0
    );
q2_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F111F111"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(1),
      I2 => q2_reg_i_36_0,
      I3 => \^ap_cs_fsm_reg[4]_0\,
      I4 => q2_reg_i_36_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_76_n_0
    );
q2_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA303FAAAA3030"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(0),
      I1 => \^x_assign_91_reg_24034_reg[0]\,
      I2 => \^ap_cs_fsm_reg[15]\,
      I3 => q2_reg_i_38_0,
      I4 => q2_reg_i_82_n_0,
      I5 => q0_reg_11,
      O => q2_reg_i_77_n_0
    );
q2_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0FFF0F8F0"
    )
        port map (
      I0 => Q(3),
      I1 => q2_reg_i_38_4,
      I2 => q2_reg_i_91_n_0,
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(5),
      I5 => q2_reg_i_38_5,
      O => q2_reg_i_78_n_0
    );
q2_reg_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F002200"
    )
        port map (
      I0 => Q(7),
      I1 => q2_reg_i_38_2,
      I2 => q2_reg_i_38_3,
      I3 => q2_reg_27,
      I4 => Q(9),
      O => q2_reg_i_79_n_0
    );
q2_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAEBFAEAEAEBFAE"
    )
        port map (
      I0 => q2_reg_i_34_n_0,
      I1 => q2_reg_10,
      I2 => q2_reg_23,
      I3 => q2_reg_i_36_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I5 => q2_reg_24,
      O => q2_reg_i_8_n_0
    );
q2_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFF0F0FEFEF0F0"
    )
        port map (
      I0 => Q(13),
      I1 => Q(15),
      I2 => q2_reg_i_82_n_0,
      I3 => q2_reg_i_38_1,
      I4 => \reg_1896_reg[7]_2\,
      I5 => Q(11),
      O => q2_reg_i_80_n_0
    );
q2_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => q2_reg_i_84_n_0,
      I1 => \xor_ln117_238_reg_25058_reg[7]\(0),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => q2_reg_i_40_0,
      I4 => q2_reg_i_40_1,
      I5 => q1_reg_i_258_n_0,
      O => q2_reg_i_81_n_0
    );
q2_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      O => q2_reg_i_82_n_0
    );
q2_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EEFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(7),
      O => q2_reg_i_83_n_0
    );
q2_reg_i_84: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(4),
      I1 => q2_reg_8,
      I2 => Q(2),
      O => q2_reg_i_84_n_0
    );
q2_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EEFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(6),
      O => q2_reg_i_85_n_0
    );
q2_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFFFEE00EE00"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(5),
      O => q2_reg_i_86_n_0
    );
q2_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EEFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(4),
      O => q2_reg_i_87_n_0
    );
q2_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EEFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(3),
      O => q2_reg_i_88_n_0
    );
q2_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00EE00EEFFEFFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(2),
      O => q2_reg_i_89_n_0
    );
q2_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFAAAAAABFAA"
    )
        port map (
      I0 => q2_reg_i_38_n_0,
      I1 => q2_reg_25,
      I2 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I3 => q2_reg_i_40_n_0,
      I4 => q2_reg_10,
      I5 => q2_reg_26,
      O => q2_reg_i_9_n_0
    );
q2_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFFFEE00EE00"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(1),
      O => q2_reg_i_90_n_0
    );
q2_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFFFEE00EE00"
    )
        port map (
      I0 => Q(9),
      I1 => Q(7),
      I2 => Q(5),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(3),
      I5 => \xor_ln117_110_reg_23611_reg[7]\(0),
      O => q2_reg_i_91_n_0
    );
q3_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q3_reg_i_3__0_n_0\,
      ADDRARDADDR(10) => \q3_reg_i_4__0_n_0\,
      ADDRARDADDR(9) => \q3_reg_i_5__0_n_0\,
      ADDRARDADDR(8) => \q3_reg_i_6__0_n_0\,
      ADDRARDADDR(7) => \q3_reg_i_7__0_n_0\,
      ADDRARDADDR(6) => \q3_reg_i_8__0_n_0\,
      ADDRARDADDR(5) => \q3_reg_i_9__0_n_0\,
      ADDRARDADDR(4) => \q3_reg_i_10__0_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q3_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q3_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q3_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 4) => \^q3_reg_1\(5 downto 2),
      DOBDO(3 downto 2) => clefia_s1_q4(3 downto 2),
      DOBDO(1 downto 0) => \^q3_reg_1\(1 downto 0),
      DOPADOP(1 downto 0) => NLW_q3_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q3_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce3,
      ENBWREN => clefia_s1_ce4,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q3_reg_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1F0F1F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(3),
      I4 => \q3_reg_i_51__0_1\,
      O => \q3_reg_i_100__0_n_0\
    );
q3_reg_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => \^x_assign_43_reg_23282_reg[0]\,
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => \q3_reg_i_51__0_4\,
      O => q3_reg_i_101_n_0
    );
\q3_reg_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003A3A00000000"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[7]_0\(0),
      I1 => \xor_ln117_94_reg_23423_reg[7]\(0),
      I2 => \q3_reg_i_111__0_n_0\,
      I3 => q3_reg_i_22_2(0),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_102__0_n_0\
    );
\q3_reg_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3F8800BBFF88C0"
    )
        port map (
      I0 => \q3_reg_i_51__0_2\,
      I1 => q2_reg_27,
      I2 => Q(11),
      I3 => Q(13),
      I4 => \^x_assign_55_reg_23470_reg[0]\,
      I5 => \q3_reg_i_51__0_3\,
      O => \q3_reg_i_103__0_n_0\
    );
\q3_reg_i_104__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => \xor_ln117_78_reg_23235_reg[7]_0\(7),
      I3 => Q(13),
      O => \ap_CS_fsm_reg[14]\
    );
\q3_reg_i_108__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => Q(4),
      O => \ap_CS_fsm_reg[7]_1\
    );
\q3_reg_i_109__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(6),
      I1 => q2_reg_8,
      I2 => Q(4),
      O => \q3_reg_i_109__0_n_0\
    );
\q3_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B8FFB8"
    )
        port map (
      I0 => q3_reg_35,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => \q3_reg_i_49__0_n_0\,
      I3 => q2_reg_10,
      I4 => q3_reg_36,
      I5 => \q3_reg_i_51__0_n_0\,
      O => \q3_reg_i_10__0_n_0\
    );
\q3_reg_i_110__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      I2 => q2_reg_8,
      I3 => Q(4),
      O => \q3_reg_i_110__0_n_0\
    );
\q3_reg_i_111__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => q2_reg_27,
      O => \q3_reg_i_111__0_n_0\
    );
\q3_reg_i_112__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      O => \q3_reg_i_112__0_n_0\
    );
\q3_reg_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_268_reg_25424_reg[7]_0\(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => x_assign_174_reg_25287(7),
      I3 => x_assign_175_reg_25293(5),
      I4 => or_ln127_117_fu_19651_p3(5),
      I5 => x_assign_174_reg_25287(5),
      O => \^xor_ln117_204_reg_24672_reg[7]\
    );
\q3_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044F4FFFF44F4"
    )
        port map (
      I0 => q3_reg_37,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => \q3_reg_i_64__0_n_0\,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_38,
      O => \q3_reg_i_21__0_n_0\
    );
q3_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q3_reg_i_65_n_0,
      I2 => q3_reg_i_66_n_0,
      I3 => \q3_reg_i_67__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => \q3_reg_i_68__0_n_0\,
      O => q3_reg_i_22_n_0
    );
\q3_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_268_reg_25424_reg[7]_0\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => x_assign_174_reg_25287(6),
      I3 => x_assign_175_reg_25293(4),
      I4 => or_ln127_117_fu_19651_p3(4),
      I5 => x_assign_174_reg_25287(4),
      O => \^xor_ln117_204_reg_24672_reg[6]\
    );
\q3_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044F4FFFF44F4"
    )
        port map (
      I0 => q3_reg_39,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => q3_reg_i_69_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_40,
      O => \q3_reg_i_25__0_n_0\
    );
q3_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80000AAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => \q3_reg_i_70__0_n_0\,
      I2 => \q3_reg_i_71__0_n_0\,
      I3 => \^ap_cs_fsm_reg[9]\,
      I4 => \q3_reg_i_72__0_n_0\,
      I5 => \q3_reg_i_73__0_n_0\,
      O => q3_reg_i_27_n_0
    );
\q3_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_116_fu_19645_p3(1),
      I1 => x_assign_174_reg_25287(5),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      I3 => \xor_ln117_268_reg_25424_reg[7]_0\(5),
      I4 => or_ln127_117_fu_19651_p3(3),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(3),
      O => \^trunc_ln127_294_reg_25299_reg[6]\
    );
\q3_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044F4FFFF44F4"
    )
        port map (
      I0 => q3_reg_41,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => q3_reg_i_74_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_42,
      O => \q3_reg_i_29__0_n_0\
    );
q3_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q3_reg_i_75_n_0,
      I2 => \q3_reg_i_76__0_n_0\,
      I3 => \q3_reg_i_77__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => \q3_reg_i_78__0_n_0\,
      O => q3_reg_i_30_n_0
    );
\q3_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_268_reg_25424_reg[7]_0\(4),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      I2 => x_assign_174_reg_25287(4),
      I3 => or_ln127_116_fu_19645_p3(0),
      I4 => or_ln127_117_fu_19651_p3(2),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(2),
      O => \^xor_ln117_204_reg_24672_reg[4]\
    );
q3_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044F4FFFF44F4"
    )
        port map (
      I0 => q3_reg_43,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => q3_reg_i_79_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_44,
      O => q3_reg_i_33_n_0
    );
\q3_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q3_reg_i_80_n_0,
      I2 => q3_reg_i_81_n_0,
      I3 => \q3_reg_i_82__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => q3_reg_i_83_n_0,
      O => \q3_reg_i_34__0_n_0\
    );
q3_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => q3_reg_45,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => \q3_reg_i_84__0_n_0\,
      I4 => q3_reg_46,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => q3_reg_i_37_n_0
    );
\q3_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_175_reg_25293(3),
      I1 => x_assign_174_reg_25287(3),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I3 => \xor_ln117_268_reg_25424_reg[7]_0\(3),
      I4 => or_ln127_117_fu_19651_p3(1),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(1),
      O => \^x_assign_175_reg_25293_reg[3]\
    );
q3_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => \q3_reg_i_85__0_n_0\,
      I2 => \q3_reg_i_86__0_n_0\,
      I3 => \q3_reg_i_87__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => \q3_reg_i_88__0_n_0\,
      O => q3_reg_i_38_n_0
    );
\q3_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFB8FFB8"
    )
        port map (
      I0 => q3_reg_21,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => \q3_reg_i_21__0_n_0\,
      I3 => q3_reg_i_22_n_0,
      I4 => q3_reg_22,
      I5 => q2_reg_10,
      O => \q3_reg_i_3__0_n_0\
    );
\q3_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044F4FFFF44F4"
    )
        port map (
      I0 => q3_reg_47,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => q3_reg_i_89_n_0,
      I4 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      I5 => q3_reg_48,
      O => \q3_reg_i_41__0_n_0\
    );
q3_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_175_reg_25293(2),
      I1 => x_assign_174_reg_25287(2),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => \xor_ln117_268_reg_25424_reg[7]_0\(2),
      I4 => or_ln127_117_fu_19651_p3(0),
      I5 => \xor_ln117_270_reg_25434_reg[5]\(0),
      O => \^x_assign_175_reg_25293_reg[2]\
    );
q3_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q3_reg_i_90_n_0,
      I2 => \q3_reg_i_91__0_n_0\,
      I3 => \q3_reg_i_92__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => \q3_reg_i_93__0_n_0\,
      O => q3_reg_i_43_n_0
    );
\q3_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => q3_reg_49,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => q3_reg_i_94_n_0,
      I4 => q3_reg_50,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => \q3_reg_i_45__0_n_0\
    );
\q3_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8AA8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => q3_reg_i_95_n_0,
      I2 => \q3_reg_i_96__0_n_0\,
      I3 => \q3_reg_i_97__0_n_0\,
      I4 => \^ap_cs_fsm_reg[9]\,
      I5 => \q3_reg_i_98__0_n_0\,
      O => \q3_reg_i_46__0_n_0\
    );
q3_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_174_reg_25287(1),
      I1 => x_assign_175_reg_25293(1),
      I2 => x_assign_177_reg_25309(5),
      I3 => x_assign_174_reg_25287(7),
      I4 => \xor_ln117_268_reg_25424_reg[7]_0\(1),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      O => \^x_assign_174_reg_25287_reg[1]\
    );
\q3_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000044F444F4"
    )
        port map (
      I0 => q3_reg_51,
      I1 => \q3_reg_i_62__0_n_0\,
      I2 => \q3_reg_i_63__0_n_0\,
      I3 => \q3_reg_i_99__0_n_0\,
      I4 => q3_reg_52,
      I5 => \^ap_enable_reg_pp0_iter2_reg_rep_0\,
      O => \q3_reg_i_49__0_n_0\
    );
\q3_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF007272"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_23,
      I2 => \q3_reg_i_25__0_n_0\,
      I3 => q3_reg_24,
      I4 => q2_reg_10,
      I5 => q3_reg_i_27_n_0,
      O => \q3_reg_i_4__0_n_0\
    );
\q3_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80000AAA8AA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[6]\,
      I1 => \q3_reg_i_100__0_n_0\,
      I2 => q3_reg_i_101_n_0,
      I3 => \^ap_cs_fsm_reg[9]\,
      I4 => \q3_reg_i_102__0_n_0\,
      I5 => \q3_reg_i_103__0_n_0\,
      O => \q3_reg_i_51__0_n_0\
    );
\q3_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_174_reg_25287(0),
      I1 => x_assign_175_reg_25293(0),
      I2 => x_assign_177_reg_25309(4),
      I3 => x_assign_174_reg_25287(6),
      I4 => \xor_ln117_268_reg_25424_reg[7]_0\(0),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      O => \^x_assign_174_reg_25287_reg[0]\
    );
\q3_reg_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(14),
      I1 => \xor_ln117_78_reg_23235_reg[7]_0\(6),
      I2 => Q(13),
      O => \ap_CS_fsm_reg[14]_0\
    );
\q3_reg_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(14),
      I1 => \xor_ln117_78_reg_23235_reg[7]_0\(5),
      I2 => Q(13),
      O => \ap_CS_fsm_reg[14]_1\
    );
\q3_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFB8FFB8"
    )
        port map (
      I0 => q3_reg_25,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => \q3_reg_i_29__0_n_0\,
      I3 => q3_reg_i_30_n_0,
      I4 => q3_reg_26,
      I5 => q2_reg_10,
      O => \q3_reg_i_5__0_n_0\
    );
\q3_reg_i_62__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => q2_reg_8,
      O => \q3_reg_i_62__0_n_0\
    );
\q3_reg_i_63__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50505040"
    )
        port map (
      I0 => Q(8),
      I1 => Q(6),
      I2 => q2_reg_8,
      I3 => Q(4),
      I4 => Q(2),
      O => \q3_reg_i_63__0_n_0\
    );
\q3_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => q1_reg_i_258_n_0,
      I1 => \q3_reg_i_21__0_0\,
      I2 => \q3_reg_i_21__0_1\,
      I3 => \q3_reg_i_109__0_n_0\,
      I4 => \xor_ln117_236_reg_25048_reg[7]\(7),
      I5 => \q3_reg_i_110__0_n_0\,
      O => \q3_reg_i_64__0_n_0\
    );
q3_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => \^trunc_ln127_114_reg_23664_reg[0]\,
      I2 => q3_reg_i_22_0,
      I3 => \^ap_cs_fsm_reg[11]\,
      I4 => q0_reg_11,
      I5 => q3_reg_i_22_1,
      O => q3_reg_i_65_n_0
    );
q3_reg_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0808080"
    )
        port map (
      I0 => \^trunc_ln127_74_reg_23288_reg[0]\,
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => \^or_ln127_20_reg_23112_reg[1]\,
      O => q3_reg_i_66_n_0
    );
\q3_reg_i_67__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E0F0C0"
    )
        port map (
      I0 => q3_reg_i_22_3,
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(7),
      I4 => Q(3),
      O => \q3_reg_i_67__0_n_0\
    );
\q3_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003A3A00000000"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[7]_0\(7),
      I1 => \xor_ln117_94_reg_23423_reg[7]\(7),
      I2 => \q3_reg_i_111__0_n_0\,
      I3 => q3_reg_i_22_2(7),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_68__0_n_0\
    );
q3_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD00000DDD0"
    )
        port map (
      I0 => q1_reg_i_258_n_0,
      I1 => \q3_reg_i_25__0_0\,
      I2 => \q3_reg_i_25__0_1\,
      I3 => \q3_reg_i_109__0_n_0\,
      I4 => \xor_ln117_236_reg_25048_reg[7]\(6),
      I5 => \q3_reg_i_110__0_n_0\,
      O => q3_reg_i_69_n_0
    );
\q3_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFB8FFFFFFB8"
    )
        port map (
      I0 => q3_reg_27,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q3_reg_i_33_n_0,
      I3 => \q3_reg_i_34__0_n_0\,
      I4 => q2_reg_10,
      I5 => q3_reg_28,
      O => \q3_reg_i_6__0_n_0\
    );
\q3_reg_i_70__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B00880088008800"
    )
        port map (
      I0 => \^tmp_149_reg_23293_reg[0]\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(3),
      I5 => q3_reg_i_27_1,
      O => \q3_reg_i_70__0_n_0\
    );
\q3_reg_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F1F0F1F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => q3_reg_i_27_0,
      O => \q3_reg_i_71__0_n_0\
    );
\q3_reg_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003A3A00000000"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[7]_0\(6),
      I1 => \xor_ln117_94_reg_23423_reg[7]\(6),
      I2 => \q3_reg_i_111__0_n_0\,
      I3 => q3_reg_i_22_2(6),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_72__0_n_0\
    );
\q3_reg_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFF88C0BB3F8800"
    )
        port map (
      I0 => q3_reg_i_27_2,
      I1 => q2_reg_27,
      I2 => Q(11),
      I3 => Q(13),
      I4 => \^xor_ln117_44_reg_22908_reg[6]\,
      I5 => \^xor_ln117_60_reg_23058_reg[6]\,
      O => \q3_reg_i_73__0_n_0\
    );
q3_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE00000EEE0"
    )
        port map (
      I0 => \q3_reg_i_109__0_n_0\,
      I1 => \q3_reg_i_29__0_0\,
      I2 => \xor_ln117_236_reg_25048_reg[7]\(5),
      I3 => \q3_reg_i_110__0_n_0\,
      I4 => q1_reg_i_258_n_0,
      I5 => \q3_reg_i_29__0_1\,
      O => q3_reg_i_74_n_0
    );
q3_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444FFFFF"
    )
        port map (
      I0 => q3_reg_i_30_0,
      I1 => q0_reg_11,
      I2 => q3_reg_i_30_1,
      I3 => \^ap_cs_fsm_reg[11]\,
      I4 => \^trunc_ln127_114_reg_23664_reg[6]\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_75_n_0
    );
\q3_reg_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440047004400"
    )
        port map (
      I0 => \^trunc_ln127_74_reg_23288_reg[6]\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(3),
      I5 => q3_reg_i_30_2,
      O => \q3_reg_i_76__0_n_0\
    );
\q3_reg_i_77__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0E0F0E0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => q3_reg_i_30_3,
      O => \q3_reg_i_77__0_n_0\
    );
\q3_reg_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF474700000000"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(5),
      I1 => \q3_reg_i_111__0_n_0\,
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(5),
      I3 => q3_reg_i_22_2(5),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_78__0_n_0\
    );
q3_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0DDD0DD0000"
    )
        port map (
      I0 => q3_reg_i_33_0,
      I1 => \q3_reg_i_109__0_n_0\,
      I2 => q3_reg_i_33_1,
      I3 => q1_reg_i_258_n_0,
      I4 => \xor_ln117_236_reg_25048_reg[7]\(4),
      I5 => \q3_reg_i_110__0_n_0\,
      O => q3_reg_i_79_n_0
    );
\q3_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFB8FFFFFFB8"
    )
        port map (
      I0 => q3_reg_29,
      I1 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I2 => q3_reg_i_37_n_0,
      I3 => q3_reg_i_38_n_0,
      I4 => q2_reg_10,
      I5 => q3_reg_30,
      O => \q3_reg_i_7__0_n_0\
    );
q3_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F444F4FFFF"
    )
        port map (
      I0 => \q3_reg_i_34__0_0\,
      I1 => q0_reg_11,
      I2 => \q3_reg_i_34__0_1\,
      I3 => \^ap_cs_fsm_reg[11]\,
      I4 => \q3_reg_i_34__0_2\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_80_n_0
    );
q3_reg_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0808080"
    )
        port map (
      I0 => \^xor_ln117_28_reg_22801_reg[4]\,
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => \q3_reg_i_34__0_3\,
      O => q3_reg_i_81_n_0
    );
\q3_reg_i_82__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F0E0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(3),
      I4 => \q3_reg_i_34__0_4\,
      O => \q3_reg_i_82__0_n_0\
    );
q3_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF474700000000"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(4),
      I1 => \q3_reg_i_111__0_n_0\,
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(4),
      I3 => q3_reg_i_22_2(4),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => q3_reg_i_83_n_0
    );
\q3_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD00000DDD0"
    )
        port map (
      I0 => q1_reg_i_258_n_0,
      I1 => q3_reg_i_37_0,
      I2 => q3_reg_i_37_1,
      I3 => \q3_reg_i_109__0_n_0\,
      I4 => \xor_ln117_236_reg_25048_reg[7]\(3),
      I5 => \q3_reg_i_110__0_n_0\,
      O => \q3_reg_i_84__0_n_0\
    );
\q3_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]\,
      I1 => q3_reg_i_38_0,
      I2 => q0_reg_11,
      I3 => q3_reg_i_38_1,
      I4 => q3_reg_i_38_2,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => \q3_reg_i_85__0_n_0\
    );
\q3_reg_i_86__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F1F0F1F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => q3_reg_i_38_3,
      O => \q3_reg_i_86__0_n_0\
    );
\q3_reg_i_87__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFBBFFBBFFBBFF"
    )
        port map (
      I0 => \^trunc_ln127_70_reg_23266_reg[2]\,
      I1 => Q(7),
      I2 => Q(5),
      I3 => q2_reg_27,
      I4 => Q(3),
      I5 => \^reg_1820_reg[3]\,
      O => \q3_reg_i_87__0_n_0\
    );
\q3_reg_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF8B8B00000000"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(3),
      I1 => \q3_reg_i_111__0_n_0\,
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(3),
      I3 => q3_reg_i_22_2(3),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_88__0_n_0\
    );
q3_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD00000DDD0"
    )
        port map (
      I0 => \q3_reg_i_41__0_0\,
      I1 => \q3_reg_i_109__0_n_0\,
      I2 => \xor_ln117_236_reg_25048_reg[7]\(2),
      I3 => \q3_reg_i_110__0_n_0\,
      I4 => q1_reg_i_258_n_0,
      I5 => \q3_reg_i_41__0_1\,
      O => q3_reg_i_89_n_0
    );
\q3_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0072FF72"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_31,
      I2 => \q3_reg_i_41__0_n_0\,
      I3 => q2_reg_10,
      I4 => q3_reg_32,
      I5 => q3_reg_i_43_n_0,
      O => \q3_reg_i_8__0_n_0\
    );
q3_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]\,
      I1 => q3_reg_i_43_0,
      I2 => q0_reg_11,
      I3 => q3_reg_i_43_1,
      I4 => q3_reg_i_43_2,
      I5 => \^ap_cs_fsm_reg[11]\,
      O => q3_reg_i_90_n_0
    );
\q3_reg_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080B080"
    )
        port map (
      I0 => \^trunc_ln127_70_reg_23266_reg[1]\,
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => q3_reg_i_43_3,
      O => \q3_reg_i_91__0_n_0\
    );
\q3_reg_i_92__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F0E0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(3),
      I4 => q3_reg_i_43_4,
      O => \q3_reg_i_92__0_n_0\
    );
\q3_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003A3A00000000"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[7]_0\(2),
      I1 => \xor_ln117_94_reg_23423_reg[7]\(2),
      I2 => \q3_reg_i_111__0_n_0\,
      I3 => q3_reg_i_22_2(2),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_93__0_n_0\
    );
q3_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0DDD0D0000"
    )
        port map (
      I0 => q1_reg_i_258_n_0,
      I1 => \q3_reg_i_45__0_0\,
      I2 => \q3_reg_i_45__0_1\,
      I3 => \q3_reg_i_109__0_n_0\,
      I4 => \xor_ln117_236_reg_25048_reg[7]\(1),
      I5 => \q3_reg_i_110__0_n_0\,
      O => q3_reg_i_94_n_0
    );
q3_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]\,
      I1 => \q3_reg_i_46__0_0\,
      I2 => q0_reg_11,
      I3 => \q3_reg_i_46__0_1\,
      I4 => \q3_reg_i_46__0_2\,
      I5 => \^ap_cs_fsm_reg[13]\,
      O => q3_reg_i_95_n_0
    );
\q3_reg_i_96__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => \^x_assign_43_reg_23282_reg[1]\,
      I1 => Q(7),
      I2 => q2_reg_27,
      I3 => Q(5),
      I4 => \q3_reg_i_46__0_3\,
      O => \q3_reg_i_96__0_n_0\
    );
\q3_reg_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0F0E0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(5),
      I2 => q2_reg_27,
      I3 => Q(3),
      I4 => \q3_reg_i_46__0_4\,
      O => \q3_reg_i_97__0_n_0\
    );
\q3_reg_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF8B8B00000000"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(1),
      I1 => \q3_reg_i_111__0_n_0\,
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(1),
      I3 => q3_reg_i_22_2(1),
      I4 => \q3_reg_i_51__0_0\,
      I5 => \q3_reg_i_112__0_n_0\,
      O => \q3_reg_i_98__0_n_0\
    );
\q3_reg_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \q3_reg_i_109__0_n_0\,
      I1 => \q3_reg_i_49__0_0\,
      I2 => \xor_ln117_236_reg_25048_reg[7]\(0),
      I3 => \q3_reg_i_110__0_n_0\,
      I4 => q1_reg_i_258_n_0,
      I5 => \q3_reg_i_49__0_1\,
      O => \q3_reg_i_99__0_n_0\
    );
\q3_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF72FFFFFF72"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_rep\,
      I1 => q3_reg_33,
      I2 => \q3_reg_i_45__0_n_0\,
      I3 => \q3_reg_i_46__0_n_0\,
      I4 => q2_reg_10,
      I5 => q3_reg_34,
      O => \q3_reg_i_9__0_n_0\
    );
\reg_1820[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(0),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(0),
      O => q3_reg_3(0)
    );
\reg_1820[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(1),
      O => q3_reg_3(1)
    );
\reg_1820[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => \reg_1820_reg[0]\,
      I2 => clefia_s1_q4(2),
      O => q3_reg_3(2)
    );
\reg_1820[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \reg_1820_reg[0]\,
      I2 => clefia_s1_q4(3),
      O => q3_reg_3(3)
    );
\reg_1820[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(4),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(2),
      O => q3_reg_3(4)
    );
\reg_1820[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(3),
      O => q3_reg_3(5)
    );
\reg_1820[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(4),
      O => q3_reg_3(6)
    );
\reg_1820[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \reg_1820_reg[0]\,
      I2 => \^q3_reg_1\(5),
      O => q3_reg_3(7)
    );
\reg_1832[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[0]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(0),
      O => D(0)
    );
\reg_1832[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(0),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(0),
      O => \reg_1832[0]_i_2_n_0\
    );
\reg_1832[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[1]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(1),
      O => D(1)
    );
\reg_1832[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(1),
      O => \reg_1832[1]_i_2_n_0\
    );
\reg_1832[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(2),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[2]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(2),
      O => D(2)
    );
\reg_1832[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => clefia_s1_q4(2),
      O => \reg_1832[2]_i_2_n_0\
    );
\reg_1832[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[3]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(3),
      O => D(3)
    );
\reg_1832[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => clefia_s1_q4(3),
      O => \reg_1832[3]_i_2_n_0\
    );
\reg_1832[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[4]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(4),
      O => D(4)
    );
\reg_1832[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(4),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(2),
      O => \reg_1832[4]_i_2_n_0\
    );
\reg_1832[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[5]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(5),
      O => D(5)
    );
\reg_1832[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(3),
      O => \reg_1832[5]_i_2_n_0\
    );
\reg_1832[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[6]_i_2_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(6),
      O => D(6)
    );
\reg_1832[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(4),
      O => \reg_1832[6]_i_2_n_0\
    );
\reg_1832[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => Q(3),
      I3 => \reg_1832[7]_i_5_n_0\,
      I4 => \reg_1832_reg[0]\,
      I5 => \^q2_reg_0\(7),
      O => D(7)
    );
\reg_1832[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBABBBAA88A888"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \reg_1832_reg[0]_0\,
      I2 => Q(1),
      I3 => \reg_1896_reg[7]_2\,
      I4 => Q(12),
      I5 => \^q3_reg_1\(5),
      O => \reg_1832[7]_i_5_n_0\
    );
\reg_1839[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(0),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[0]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(0),
      O => q3_reg_2(0)
    );
\reg_1839[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(0),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(0),
      O => \reg_1839[0]_i_2_n_0\
    );
\reg_1839[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[1]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(1),
      O => q3_reg_2(1)
    );
\reg_1839[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(1),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(1),
      O => \reg_1839[1]_i_2_n_0\
    );
\reg_1839[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(2),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[2]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(2),
      O => q3_reg_2(2)
    );
\reg_1839[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(2),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => clefia_s1_q4(2),
      O => \reg_1839[2]_i_2_n_0\
    );
\reg_1839[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(3),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[3]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(3),
      O => q3_reg_2(3)
    );
\reg_1839[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(3),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => clefia_s1_q4(3),
      O => \reg_1839[3]_i_2_n_0\
    );
\reg_1839[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(4),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[4]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(4),
      O => q3_reg_2(4)
    );
\reg_1839[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(4),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(2),
      O => \reg_1839[4]_i_2_n_0\
    );
\reg_1839[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[5]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(5),
      O => q3_reg_2(5)
    );
\reg_1839[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(5),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(3),
      O => \reg_1839[5]_i_2_n_0\
    );
\reg_1839[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[6]_i_2_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(6),
      O => q3_reg_2(6)
    );
\reg_1839[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(4),
      O => \reg_1839[6]_i_2_n_0\
    );
\reg_1839[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \reg_1839[7]_i_4_n_0\,
      I4 => \reg_1839_reg[7]_0\,
      I5 => \^q0_reg_0\(7),
      O => q3_reg_2(7)
    );
\reg_1839[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA80AA"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => q2_reg_8,
      I2 => Q(13),
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(5),
      O => \reg_1839[7]_i_4_n_0\
    );
\reg_1854[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => \reg_1854_reg[7]\,
      I2 => \reg_1854_reg[7]_0\,
      I3 => \^q3_reg_0\(0),
      I4 => \reg_1854_reg[7]_1\,
      I5 => \reg_1854[0]_i_2_n_0\,
      O => q0_reg_3(0)
    );
\reg_1854[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4444444F44"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => \^q3_reg_1\(0),
      I2 => \reg_1854_reg[0]\,
      I3 => \^doado\(0),
      I4 => \reg_1854_reg[0]_0\,
      I5 => \^q2_reg_0\(0),
      O => \reg_1854[0]_i_2_n_0\
    );
\reg_1854[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8AAA8000"
    )
        port map (
      I0 => \reg_1854[1]_i_2_n_0\,
      I1 => \^q2_reg_0\(1),
      I2 => Q(5),
      I3 => q2_reg_8,
      I4 => \^doado\(1),
      I5 => \reg_1854_reg[7]_1\,
      O => q0_reg_3(1)
    );
\reg_1854[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAC0CACFFFFFFFF"
    )
        port map (
      I0 => \^q0_reg_0\(1),
      I1 => \^q3_reg_0\(1),
      I2 => \reg_1854_reg[7]_0\,
      I3 => \reg_1854_reg[7]\,
      I4 => \^q3_reg_1\(1),
      I5 => \reg_1854_reg[7]_1\,
      O => \reg_1854[1]_i_2_n_0\
    );
\reg_1854[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => clefia_s1_q4(2),
      I2 => \reg_1854[2]_i_2_n_0\,
      I3 => \reg_1854_reg[7]_1\,
      I4 => \reg_1854[2]_i_3_n_0\,
      O => q0_reg_3(2)
    );
\reg_1854[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0808080BF80BF80"
    )
        port map (
      I0 => \^q2_reg_0\(2),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \^doado\(2),
      I4 => Q(2),
      I5 => \reg_1854_reg[2]\,
      O => \reg_1854[2]_i_2_n_0\
    );
\reg_1854[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF000070FFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \reg_1896_reg[7]_2\,
      I2 => \reg_1854_reg[5]_0\,
      I3 => \^q0_reg_0\(2),
      I4 => \reg_1854_reg[7]_0\,
      I5 => \^q3_reg_0\(2),
      O => \reg_1854[2]_i_3_n_0\
    );
\reg_1854[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => clefia_s1_q4(3),
      I2 => \reg_1854[3]_i_2_n_0\,
      I3 => \reg_1854_reg[7]_1\,
      I4 => \reg_1854[3]_i_3_n_0\,
      O => q0_reg_3(3)
    );
\reg_1854[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0808080BF80BF80"
    )
        port map (
      I0 => \^q2_reg_0\(3),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \^doado\(3),
      I4 => Q(2),
      I5 => \reg_1854_reg[2]\,
      O => \reg_1854[3]_i_2_n_0\
    );
\reg_1854[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF000070FFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \reg_1896_reg[7]_2\,
      I2 => \reg_1854_reg[5]_0\,
      I3 => \^q0_reg_0\(3),
      I4 => \reg_1854_reg[7]_0\,
      I5 => \^q3_reg_0\(3),
      O => \reg_1854[3]_i_3_n_0\
    );
\reg_1854[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF444F4"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => \^q3_reg_1\(2),
      I2 => \reg_1854[4]_i_2_n_0\,
      I3 => \reg_1854_reg[7]_1\,
      I4 => \reg_1854[4]_i_3_n_0\,
      O => q0_reg_3(4)
    );
\reg_1854[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q2_reg_0\(4),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \^doado\(4),
      O => \reg_1854[4]_i_2_n_0\
    );
\reg_1854[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAFFFF80AA0000"
    )
        port map (
      I0 => \^q0_reg_0\(4),
      I1 => Q(4),
      I2 => \reg_1896_reg[7]_2\,
      I3 => \reg_1854_reg[5]_0\,
      I4 => \reg_1854_reg[7]_0\,
      I5 => \^q3_reg_0\(4),
      O => \reg_1854[4]_i_3_n_0\
    );
\reg_1854[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => \^q3_reg_1\(3),
      I2 => \reg_1854[5]_i_2_n_0\,
      I3 => \reg_1854_reg[7]_1\,
      I4 => \reg_1854[5]_i_3_n_0\,
      O => q0_reg_3(5)
    );
\reg_1854[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0808080BF80BF80"
    )
        port map (
      I0 => \^q2_reg_0\(5),
      I1 => Q(5),
      I2 => q2_reg_8,
      I3 => \^doado\(5),
      I4 => Q(2),
      I5 => \reg_1854_reg[2]\,
      O => \reg_1854[5]_i_2_n_0\
    );
\reg_1854[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF000070FFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => \reg_1896_reg[7]_2\,
      I2 => \reg_1854_reg[5]_0\,
      I3 => \^q0_reg_0\(5),
      I4 => \reg_1854_reg[7]_0\,
      I5 => \^q3_reg_0\(5),
      O => \reg_1854[5]_i_3_n_0\
    );
\reg_1854[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F400000"
    )
        port map (
      I0 => \reg_1854_reg[7]\,
      I1 => \^q0_reg_0\(6),
      I2 => \reg_1854_reg[7]_0\,
      I3 => \^q3_reg_0\(6),
      I4 => \reg_1854_reg[7]_1\,
      I5 => \reg_1854[6]_i_2_n_0\,
      O => q0_reg_3(6)
    );
\reg_1854[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4444444F44"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => \^q3_reg_1\(4),
      I2 => \reg_1854_reg[0]\,
      I3 => \^doado\(6),
      I4 => \reg_1854_reg[0]_0\,
      I5 => \^q2_reg_0\(6),
      O => \reg_1854[6]_i_2_n_0\
    );
\reg_1854[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F200000"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \reg_1854_reg[7]\,
      I2 => \reg_1854_reg[7]_0\,
      I3 => \^q3_reg_0\(7),
      I4 => \reg_1854_reg[7]_1\,
      I5 => \reg_1854[7]_i_7_n_0\,
      O => q0_reg_3(7)
    );
\reg_1854[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4444444F44"
    )
        port map (
      I0 => \reg_1854_reg[5]\,
      I1 => \^q3_reg_1\(5),
      I2 => \reg_1854_reg[0]\,
      I3 => \^doado\(7),
      I4 => \reg_1854_reg[0]_0\,
      I5 => \^q2_reg_0\(7),
      O => \reg_1854[7]_i_7_n_0\
    );
\reg_1883[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(0),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[0]_i_2_n_0\,
      O => q0_reg_2(0)
    );
\reg_1883[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(0),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(0),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(0),
      O => \reg_1883[0]_i_2_n_0\
    );
\reg_1883[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(1),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[1]_i_2_n_0\,
      O => q0_reg_2(1)
    );
\reg_1883[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(1),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(1),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(1),
      O => \reg_1883[1]_i_2_n_0\
    );
\reg_1883[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(2),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[2]_i_2_n_0\,
      O => q0_reg_2(2)
    );
\reg_1883[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(2),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(2),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(2),
      O => \reg_1883[2]_i_2_n_0\
    );
\reg_1883[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[3]_i_2_n_0\,
      O => q0_reg_2(3)
    );
\reg_1883[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(3),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(3),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(3),
      O => \reg_1883[3]_i_2_n_0\
    );
\reg_1883[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(4),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[4]_i_2_n_0\,
      O => q0_reg_2(4)
    );
\reg_1883[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(4),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(4),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(4),
      O => \reg_1883[4]_i_2_n_0\
    );
\reg_1883[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[5]_i_2_n_0\,
      O => q0_reg_2(5)
    );
\reg_1883[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(5),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(5),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(5),
      O => \reg_1883[5]_i_2_n_0\
    );
\reg_1883[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[6]_i_2_n_0\,
      O => q0_reg_2(6)
    );
\reg_1883[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(6),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(6),
      O => \reg_1883[6]_i_2_n_0\
    );
\reg_1883[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBFA080"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => Q(13),
      I2 => ap_enable_reg_pp0_iter2,
      I3 => Q(5),
      I4 => \reg_1883[7]_i_2_n_0\,
      O => q0_reg_2(7)
    );
\reg_1883[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \reg_1883_reg[0]\,
      I2 => \^doado\(7),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q3_reg_0\(7),
      O => \reg_1883[7]_i_2_n_0\
    );
\reg_1890[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(0),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(0),
      O => q0_reg_1(0)
    );
\reg_1890[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(1),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(1),
      O => q0_reg_1(1)
    );
\reg_1890[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(2),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(2),
      O => q0_reg_1(2)
    );
\reg_1890[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(3),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(3),
      O => q0_reg_1(3)
    );
\reg_1890[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(4),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(4),
      O => q0_reg_1(4)
    );
\reg_1890[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(5),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(5),
      O => q0_reg_1(5)
    );
\reg_1890[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(6),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(6),
      O => q0_reg_1(6)
    );
\reg_1890[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_1890_reg[0]\,
      I2 => \^q0_reg_0\(7),
      I3 => \reg_1890_reg[0]_0\,
      I4 => \^q2_reg_0\(7),
      O => q0_reg_1(7)
    );
\reg_1896[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(0),
      O => q0_reg_4(0)
    );
\reg_1896[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(1),
      O => q0_reg_4(1)
    );
\reg_1896[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(2),
      O => q0_reg_4(2)
    );
\reg_1896[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(3),
      O => q0_reg_4(3)
    );
\reg_1896[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(4),
      O => q0_reg_4(4)
    );
\reg_1896[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(5),
      O => q0_reg_4(5)
    );
\reg_1896[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(6),
      O => q0_reg_4(6)
    );
\reg_1896[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA002A2A2A"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_1896_reg[7]_2\,
      I2 => Q(8),
      I3 => Q(9),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \^q0_reg_0\(7),
      O => q0_reg_4(7)
    );
\trunc_ln127_119_reg_23690[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(5),
      O => q2_reg_6(0)
    );
\trunc_ln127_119_reg_23690[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q2_reg_0\(5),
      I1 => \^q2_reg_0\(0),
      I2 => \^q2_reg_0\(6),
      O => q2_reg_6(1)
    );
\trunc_ln127_119_reg_23690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q2_reg_0\(5),
      I1 => \^q2_reg_0\(7),
      I2 => \^q2_reg_0\(1),
      I3 => \^q2_reg_0\(6),
      O => q2_reg_6(2)
    );
\trunc_ln127_119_reg_23690[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(2),
      I2 => \^q2_reg_0\(6),
      O => \^q2_reg_4\(2)
    );
\trunc_ln127_144_reg_23728[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(0),
      O => q0_reg_10(0)
    );
\trunc_ln127_144_reg_23728[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(1),
      I2 => \^doado\(6),
      O => q0_reg_10(1)
    );
\trunc_ln127_147_reg_23754[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^q0_reg_0\(0),
      O => q0_reg_8(0)
    );
\trunc_ln127_147_reg_23754[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^q0_reg_0\(1),
      I2 => \^q0_reg_0\(6),
      O => q0_reg_8(1)
    );
\trunc_ln127_184_reg_24104[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(3),
      O => x_assign_50_fu_5932_p3(2)
    );
\trunc_ln127_27_reg_22728[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \^q3_reg_1\(0),
      O => \^q3_reg_12\
    );
\trunc_ln127_27_reg_22728[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_1\(1),
      I2 => \^q3_reg_1\(4),
      O => q3_reg_19(0)
    );
\trunc_ln127_357_reg_25758[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^q0_reg_0\(7),
      O => q0_reg_6(0)
    );
\trunc_ln127_357_reg_25758[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^q0_reg_0\(0),
      I2 => \^q0_reg_0\(6),
      O => q0_reg_6(1)
    );
\trunc_ln127_357_reg_25758[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^q0_reg_0\(7),
      I2 => \^q0_reg_0\(1),
      I3 => \^q0_reg_0\(6),
      O => q0_reg_6(2)
    );
\trunc_ln127_357_reg_25758[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^q0_reg_0\(2),
      I2 => \^q0_reg_0\(7),
      O => q0_reg_6(3)
    );
\trunc_ln127_357_reg_25758[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => \^q0_reg_0\(7),
      O => q0_reg_5
    );
\trunc_ln127_359_reg_25768[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(5),
      O => q0_reg_9(0)
    );
\trunc_ln127_359_reg_25768[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \^doado\(0),
      I2 => \^doado\(6),
      O => q0_reg_9(1)
    );
\trunc_ln127_359_reg_25768[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \^doado\(7),
      I2 => \^doado\(1),
      I3 => \^doado\(6),
      O => q0_reg_9(2)
    );
\trunc_ln127_359_reg_25768[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^doado\(2),
      I2 => \^doado\(7),
      O => q0_reg_9(3)
    );
\trunc_ln127_37_reg_22852[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_1\(3),
      O => q3_reg_20(0)
    );
\trunc_ln127_37_reg_22852[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(3),
      I1 => \^q3_reg_1\(0),
      I2 => \^q3_reg_1\(4),
      O => q3_reg_20(1)
    );
\trunc_ln127_37_reg_22852[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_1\(3),
      I1 => \^q3_reg_1\(5),
      I2 => \^q3_reg_1\(1),
      I3 => \^q3_reg_1\(4),
      O => q3_reg_20(2)
    );
\trunc_ln127_37_reg_22852[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => clefia_s1_q4(2),
      I2 => \^q3_reg_1\(4),
      O => q3_reg_19(1)
    );
\trunc_ln127_39_reg_22943[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(5),
      O => q3_reg_16(0)
    );
\trunc_ln127_39_reg_22943[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \^q3_reg_0\(6),
      I2 => \^q3_reg_0\(0),
      O => q3_reg_16(1)
    );
\trunc_ln127_39_reg_22943[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q3_reg_0\(5),
      I1 => \^q3_reg_0\(1),
      I2 => \^q3_reg_0\(7),
      I3 => \^q3_reg_0\(6),
      O => q3_reg_16(2)
    );
\trunc_ln127_39_reg_22943[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_0\(2),
      I2 => \^q3_reg_0\(7),
      O => \^q3_reg_14\(2)
    );
\x_assign_117_reg_24354[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^q0_reg_0\(1),
      O => q0_reg_7(0)
    );
\x_assign_117_reg_24354[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^q0_reg_0\(2),
      O => q0_reg_7(1)
    );
\x_assign_18_reg_22937[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(3),
      O => \^q3_reg_7\
    );
\x_assign_21_reg_22846[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_1\(1),
      O => \^q3_reg_11\
    );
\x_assign_21_reg_22846[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => clefia_s1_q4(2),
      O => \^q3_reg_6\
    );
\x_assign_38_reg_23005[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(1),
      O => \^q2_reg_3\(0)
    );
\x_assign_38_reg_23005[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q2_reg_0\(7),
      I1 => \^q2_reg_0\(2),
      O => \^q2_reg_3\(1)
    );
\x_assign_69_reg_23674[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(1),
      I1 => \^q3_reg_0\(7),
      O => \^q3_reg_5\
    );
\x_assign_69_reg_23674[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_0\(7),
      I1 => \^q3_reg_0\(2),
      O => \^q3_reg_10\(0)
    );
\x_assign_86_reg_23722[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(1),
      O => x_assign_50_fu_5932_p3(0)
    );
\x_assign_86_reg_23722[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \^doado\(2),
      O => x_assign_50_fu_5932_p3(1)
    );
\x_assign_9_reg_22533[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => clefia_s1_q4(3),
      O => \^q3_reg_8\
    );
\xor_ln117_107_reg_23596[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[0]\(0),
      I1 => \xor_ln117_107_reg_23596_reg[0]_0\(0),
      I2 => x_assign_52_reg_23448(5),
      I3 => or_ln127_36_fu_8316_p3(0),
      I4 => \xor_ln117_107_reg_23596_reg[6]_0\(0),
      I5 => \xor_ln117_268_reg_25424_reg[7]\(0),
      O => \^x_assign_55_reg_23470_reg[0]\
    );
\xor_ln117_107_reg_23596[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_107_reg_23596_reg[6]_0\(1),
      I1 => \xor_ln117_268_reg_25424_reg[7]\(6),
      I2 => or_ln127_38_fu_8328_p3(0),
      I3 => or_ln127_36_fu_8316_p3(0),
      I4 => x_assign_52_reg_23448(3),
      I5 => or_ln127_36_fu_8316_p3(2),
      O => \^xor_ln117_44_reg_22908_reg[6]\
    );
\xor_ln117_108_reg_23601[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_45_reg_22914_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => x_assign_73_reg_23518(6),
      I3 => or_ln127_49_fu_8498_p3(6),
      I4 => x_assign_73_reg_23518(5),
      I5 => x_assign_74_reg_23534(2),
      O => \^reg_1896_reg[6]\(0)
    );
\xor_ln117_108_reg_23601[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg_i_22_2(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => or_ln127_38_fu_8328_p3(0),
      I3 => or_ln127_36_fu_8316_p3(0),
      I4 => or_ln127_37_fu_8322_p3(3),
      I5 => or_ln127_38_fu_8328_p3(5),
      O => \^xor_ln117_45_reg_22914_reg[6]\
    );
\xor_ln117_109_reg_23606[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_109_reg_23606_reg[7]_0\(0),
      I1 => \xor_ln117_270_reg_25434_reg[7]\(2),
      I2 => \xor_ln117_109_reg_23606_reg[2]\(0),
      I3 => or_ln127_36_fu_8316_p3(1),
      I4 => x_assign_52_reg_23448(2),
      I5 => x_assign_57_reg_23486(2),
      O => \^xor_ln117_46_reg_22920_reg[2]\
    );
\xor_ln117_109_reg_23606[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_109_reg_23606_reg[7]_0\(1),
      I1 => \xor_ln117_270_reg_25434_reg[7]\(7),
      I2 => x_assign_52_reg_23448(4),
      I3 => or_ln127_36_fu_8316_p3(3),
      I4 => x_assign_52_reg_23448(6),
      I5 => x_assign_57_reg_23486(4),
      O => \^xor_ln117_46_reg_22920_reg[7]\
    );
\xor_ln117_110_reg_23611[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(0),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      I2 => x_assign_52_reg_23448(0),
      I3 => x_assign_57_reg_23486(0),
      I4 => x_assign_57_reg_23486(3),
      I5 => or_ln127_38_fu_8328_p3(0),
      O => \^xor_ln117_47_reg_22926_reg[0]\
    );
\xor_ln117_110_reg_23611[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(1),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      I2 => x_assign_52_reg_23448(1),
      I3 => x_assign_57_reg_23486(1),
      I4 => x_assign_57_reg_23486(4),
      I5 => or_ln127_38_fu_8328_p3(1),
      O => \^xor_ln117_47_reg_22926_reg[1]\
    );
\xor_ln117_110_reg_23611[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_57_reg_23486(2),
      I1 => x_assign_52_reg_23448(2),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => \xor_ln117_110_reg_23611_reg[7]\(2),
      I4 => or_ln127_37_fu_8322_p3(0),
      I5 => or_ln127_38_fu_8328_p3(2),
      O => \^x_assign_57_reg_23486_reg[2]\
    );
\xor_ln117_110_reg_23611[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(4),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      I2 => or_ln127_37_fu_8322_p3(1),
      I3 => or_ln127_38_fu_8328_p3(3),
      I4 => or_ln127_37_fu_8322_p3(3),
      I5 => x_assign_52_reg_23448(3),
      O => \^xor_ln117_47_reg_22926_reg[4]\
    );
\xor_ln117_110_reg_23611[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_47_reg_22926_reg[5]\,
      I1 => x_assign_73_reg_23518(5),
      I2 => or_ln127_49_fu_8498_p3(5),
      I3 => or_ln127_49_fu_8498_p3(4),
      I4 => or_ln127_50_fu_8504_p3(5),
      I5 => q0_reg_i_115_0(5),
      O => \^x_assign_73_reg_23518_reg[5]\(0)
    );
\xor_ln117_110_reg_23611[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(5),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      I2 => or_ln127_37_fu_8322_p3(2),
      I3 => or_ln127_38_fu_8328_p3(4),
      I4 => or_ln127_37_fu_8322_p3(4),
      I5 => x_assign_52_reg_23448(4),
      O => \^xor_ln117_47_reg_22926_reg[5]\
    );
\xor_ln117_110_reg_23611[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => x_assign_52_reg_23448(5),
      I3 => x_assign_57_reg_23486(3),
      I4 => or_ln127_37_fu_8322_p3(3),
      I5 => or_ln127_38_fu_8328_p3(5),
      O => \^xor_ln117_47_reg_22926_reg[6]\
    );
\xor_ln117_110_reg_23611[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_110_reg_23611_reg[7]\(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => x_assign_52_reg_23448(6),
      I3 => x_assign_57_reg_23486(4),
      I4 => or_ln127_37_fu_8322_p3(4),
      I5 => or_ln127_38_fu_8328_p3(6),
      O => \^xor_ln117_47_reg_22926_reg[7]\
    );
\xor_ln117_123_reg_23784[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(4),
      I1 => or_ln127_46_fu_9460_p3(7),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(5),
      I3 => \xor_ln117_123_reg_23784_reg[7]\(0),
      I4 => \xor_ln117_123_reg_23784_reg[5]\(0),
      I5 => or_ln127_44_fu_9448_p3(2),
      O => \^trunc_ln127_114_reg_23664_reg[6]\
    );
\xor_ln117_123_reg_23784[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_123_reg_23784_reg[7]\(1),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(6),
      I2 => or_ln127_46_fu_9460_p3(0),
      I3 => or_ln127_44_fu_9448_p3(0),
      I4 => x_assign_64_reg_23636(4),
      I5 => or_ln127_44_fu_9448_p3(3),
      O => \^xor_ln117_60_reg_23058_reg[6]\
    );
\xor_ln117_123_reg_23784[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(1),
      I1 => or_ln127_46_fu_9460_p3(1),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(7),
      I3 => \xor_ln117_123_reg_23784_reg[7]\(2),
      I4 => x_assign_64_reg_23636(5),
      I5 => or_ln127_44_fu_9448_p3(4),
      O => \^trunc_ln127_114_reg_23664_reg[0]\
    );
\xor_ln117_124_reg_23789[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[3]_0\(0),
      I1 => \xor_ln117_124_reg_23789_reg[3]\(0),
      I2 => x_assign_69_reg_23674(4),
      I3 => or_ln127_46_fu_9460_p3(0),
      I4 => \xor_ln117_124_reg_23789_reg[7]\(0),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(0),
      O => \^x_assign_67_reg_23658_reg[0]\
    );
\xor_ln117_124_reg_23789[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[3]_0\(1),
      I1 => \xor_ln117_124_reg_23789_reg[3]\(1),
      I2 => x_assign_69_reg_23674(5),
      I3 => or_ln127_46_fu_9460_p3(1),
      I4 => \xor_ln117_124_reg_23789_reg[7]\(1),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(1),
      O => \^x_assign_67_reg_23658_reg[1]\
    );
\xor_ln117_124_reg_23789[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_46_fu_9460_p3(2),
      I1 => or_ln127_45_fu_9454_p3(0),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_124_reg_23789_reg[7]\(2),
      I4 => \xor_ln117_124_reg_23789_reg[3]_0\(2),
      I5 => \xor_ln117_124_reg_23789_reg[3]\(2),
      O => \^trunc_ln127_119_reg_23690_reg[1]\
    );
\xor_ln117_124_reg_23789[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[3]\(3),
      I1 => \xor_ln117_124_reg_23789_reg[3]_0\(3),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_124_reg_23789_reg[7]\(3),
      I4 => or_ln127_45_fu_9454_p3(1),
      I5 => or_ln127_46_fu_9460_p3(3),
      O => \^x_assign_66_reg_23652_reg[3]\
    );
\xor_ln117_124_reg_23789[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_44_fu_9448_p3(3),
      I1 => or_ln127_46_fu_9460_p3(6),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I3 => \xor_ln117_124_reg_23789_reg[7]\(4),
      I4 => or_ln127_45_fu_9454_p3(2),
      I5 => or_ln127_46_fu_9460_p3(4),
      O => \^trunc_ln127_114_reg_23664_reg[5]\
    );
\xor_ln117_124_reg_23789[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[7]\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_46_fu_9460_p3(7),
      I3 => or_ln127_44_fu_9448_p3(4),
      I4 => or_ln127_45_fu_9454_p3(3),
      I5 => or_ln127_46_fu_9460_p3(5),
      O => \^xor_ln117_61_reg_23026_reg[5]\
    );
\xor_ln117_124_reg_23789[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[7]\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => or_ln127_46_fu_9460_p3(0),
      I3 => or_ln127_44_fu_9448_p3(0),
      I4 => or_ln127_46_fu_9460_p3(6),
      I5 => or_ln127_45_fu_9454_p3(4),
      O => \^xor_ln117_61_reg_23026_reg[6]\
    );
\xor_ln117_124_reg_23789[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_124_reg_23789_reg[7]\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => or_ln127_46_fu_9460_p3(1),
      I3 => or_ln127_44_fu_9448_p3(1),
      I4 => or_ln127_46_fu_9460_p3(7),
      I5 => or_ln127_45_fu_9454_p3(5),
      O => \^xor_ln117_61_reg_23026_reg[7]\
    );
\xor_ln117_126_reg_23799[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_126_reg_23799_reg[7]\(0),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      I2 => x_assign_69_reg_23674(4),
      I3 => or_ln127_46_fu_9460_p3(0),
      I4 => x_assign_69_reg_23674(0),
      I5 => x_assign_64_reg_23636(0),
      O => \^xor_ln117_63_reg_23032_reg[0]\
    );
\xor_ln117_126_reg_23799[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_64_reg_23636_reg[1]\,
      I1 => x_assign_85_reg_23706(1),
      I2 => x_assign_87_reg_23738(0),
      I3 => or_ln127_57_fu_9630_p3(0),
      I4 => or_ln127_58_fu_9636_p3(1),
      I5 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      O => \^reg_1896_reg[7]\(0)
    );
\xor_ln117_126_reg_23799[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_64_reg_23636(1),
      I1 => x_assign_69_reg_23674(1),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      I3 => \xor_ln117_126_reg_23799_reg[7]\(1),
      I4 => x_assign_69_reg_23674(5),
      I5 => or_ln127_46_fu_9460_p3(1),
      O => \^x_assign_64_reg_23636_reg[1]\
    );
\xor_ln117_126_reg_23799[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_64_reg_23636_reg[2]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      I2 => or_ln127_58_fu_9636_p3(2),
      I3 => or_ln127_57_fu_9630_p3(1),
      I4 => x_assign_87_reg_23738(1),
      I5 => x_assign_85_reg_23706(2),
      O => \^reg_1896_reg[7]\(1)
    );
\xor_ln117_126_reg_23799[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_64_reg_23636(2),
      I1 => x_assign_69_reg_23674(2),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => \xor_ln117_126_reg_23799_reg[7]\(2),
      I4 => or_ln127_45_fu_9454_p3(0),
      I5 => or_ln127_46_fu_9460_p3(2),
      O => \^x_assign_64_reg_23636_reg[2]\
    );
\xor_ln117_126_reg_23799[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_64_reg_23636(3),
      I1 => x_assign_69_reg_23674(3),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I3 => \xor_ln117_126_reg_23799_reg[7]\(3),
      I4 => or_ln127_45_fu_9454_p3(1),
      I5 => or_ln127_46_fu_9460_p3(3),
      O => \^x_assign_64_reg_23636_reg[3]\
    );
\xor_ln117_126_reg_23799[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_64_reg_23636(4),
      I1 => or_ln127_45_fu_9454_p3(4),
      I2 => or_ln127_45_fu_9454_p3(2),
      I3 => or_ln127_46_fu_9460_p3(4),
      I4 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      I5 => \xor_ln117_126_reg_23799_reg[7]\(4),
      O => \^x_assign_64_reg_23636_reg[4]\
    );
\xor_ln117_126_reg_23799[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_64_reg_23636(5),
      I1 => or_ln127_45_fu_9454_p3(5),
      I2 => or_ln127_45_fu_9454_p3(3),
      I3 => or_ln127_46_fu_9460_p3(5),
      I4 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      I5 => \xor_ln117_126_reg_23799_reg[7]\(5),
      O => \^x_assign_64_reg_23636_reg[5]\
    );
\xor_ln117_126_reg_23799[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_63_reg_23032_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => or_ln127_57_fu_9630_p3(5),
      I3 => or_ln127_58_fu_9636_p3(6),
      I4 => or_ln127_57_fu_9630_p3(6),
      I5 => x_assign_85_reg_23706(6),
      O => \^reg_1896_reg[7]\(2)
    );
\xor_ln117_126_reg_23799[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_126_reg_23799_reg[7]\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => or_ln127_46_fu_9460_p3(6),
      I3 => or_ln127_45_fu_9454_p3(4),
      I4 => x_assign_69_reg_23674(4),
      I5 => x_assign_64_reg_23636(6),
      O => \^xor_ln117_63_reg_23032_reg[6]\
    );
\xor_ln117_126_reg_23799[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^reg_1870_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I2 => x_assign_87_reg_23738(3),
      I3 => x_assign_85_reg_23706(7),
      I4 => or_ln127_58_fu_9636_p3(7),
      I5 => or_ln127_57_fu_9630_p3(6),
      O => \^reg_1896_reg[7]\(3)
    );
\xor_ln117_126_reg_23799[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I1 => \xor_ln117_126_reg_23799_reg[7]\(7),
      I2 => or_ln127_46_fu_9460_p3(7),
      I3 => or_ln127_45_fu_9454_p3(5),
      I4 => x_assign_69_reg_23674(5),
      I5 => x_assign_64_reg_23636(7),
      O => \^reg_1870_reg[7]\
    );
\xor_ln117_140_reg_23977[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_140_reg_23977_reg[7]\(0),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(0),
      I2 => or_ln127_54_fu_10592_p3(0),
      I3 => x_assign_81_reg_23862(4),
      I4 => \xor_ln117_140_reg_23977_reg[3]\(0),
      I5 => \xor_ln117_140_reg_23977_reg[3]_0\(0),
      O => \^xor_ln117_76_reg_23225_reg[0]\
    );
\xor_ln117_140_reg_23977[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_140_reg_23977_reg[7]\(1),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(1),
      I2 => or_ln127_54_fu_10592_p3(1),
      I3 => x_assign_81_reg_23862(5),
      I4 => \xor_ln117_140_reg_23977_reg[3]\(1),
      I5 => \xor_ln117_140_reg_23977_reg[3]_0\(1),
      O => \^xor_ln117_76_reg_23225_reg[1]\
    );
\xor_ln117_140_reg_23977[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_140_reg_23977_reg[3]_0\(2),
      I1 => \xor_ln117_140_reg_23977_reg[3]\(2),
      I2 => \xor_ln117_140_reg_23977_reg[7]\(2),
      I3 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I4 => or_ln127_54_fu_10592_p3(2),
      I5 => or_ln127_53_fu_10586_p3(0),
      O => \^x_assign_79_reg_23846_reg[2]\
    );
\xor_ln117_140_reg_23977[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_140_reg_23977_reg[3]_0\(3),
      I1 => \xor_ln117_140_reg_23977_reg[3]\(3),
      I2 => \xor_ln117_140_reg_23977_reg[7]\(3),
      I3 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I4 => or_ln127_54_fu_10592_p3(3),
      I5 => or_ln127_53_fu_10586_p3(1),
      O => \^x_assign_79_reg_23846_reg[3]\
    );
\xor_ln117_140_reg_23977[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_54_fu_10592_p3(4),
      I1 => or_ln127_53_fu_10586_p3(2),
      I2 => or_ln127_52_fu_10580_p3(2),
      I3 => or_ln127_54_fu_10592_p3(6),
      I4 => \xor_ln117_140_reg_23977_reg[7]\(4),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(4),
      O => \^trunc_ln127_139_reg_23878_reg[3]\
    );
\xor_ln117_140_reg_23977[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_54_fu_10592_p3(5),
      I1 => or_ln127_53_fu_10586_p3(3),
      I2 => or_ln127_52_fu_10580_p3(3),
      I3 => or_ln127_54_fu_10592_p3(7),
      I4 => \xor_ln117_140_reg_23977_reg[7]\(5),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(5),
      O => \^trunc_ln127_139_reg_23878_reg[4]\
    );
\xor_ln117_140_reg_23977[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I1 => \xor_ln117_140_reg_23977_reg[7]\(6),
      I2 => or_ln127_54_fu_10592_p3(6),
      I3 => or_ln127_53_fu_10586_p3(4),
      I4 => or_ln127_52_fu_10580_p3(0),
      I5 => or_ln127_54_fu_10592_p3(0),
      O => \^reg_1862_reg[6]\
    );
\xor_ln117_140_reg_23977[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I1 => \xor_ln117_140_reg_23977_reg[7]\(7),
      I2 => or_ln127_54_fu_10592_p3(7),
      I3 => or_ln127_53_fu_10586_p3(5),
      I4 => or_ln127_52_fu_10580_p3(1),
      I5 => or_ln127_54_fu_10592_p3(1),
      O => \^reg_1862_reg[7]\
    );
\xor_ln117_142_reg_23987[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_81_reg_23862(0),
      I1 => x_assign_76_reg_23824(0),
      I2 => or_ln127_54_fu_10592_p3(0),
      I3 => x_assign_81_reg_23862(4),
      I4 => \xor_ln117_142_reg_23987_reg[7]_1\(0),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      O => \^x_assign_81_reg_23862_reg[0]\
    );
\xor_ln117_142_reg_23987[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_81_reg_23862_reg[1]\,
      I1 => x_assign_97_reg_23894(1),
      I2 => x_assign_99_reg_23926(0),
      I3 => or_ln127_65_fu_10762_p3(0),
      I4 => or_ln127_66_fu_10768_p3(1),
      I5 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      O => \^reg_1896_reg[7]_0\(0)
    );
\xor_ln117_142_reg_23987[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_81_reg_23862(1),
      I1 => x_assign_76_reg_23824(1),
      I2 => or_ln127_54_fu_10592_p3(1),
      I3 => x_assign_81_reg_23862(5),
      I4 => \xor_ln117_142_reg_23987_reg[7]_1\(1),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      O => \^x_assign_81_reg_23862_reg[1]\
    );
\xor_ln117_142_reg_23987[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_76_reg_23824(2),
      I1 => x_assign_81_reg_23862(2),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => \xor_ln117_142_reg_23987_reg[7]_1\(2),
      I4 => or_ln127_54_fu_10592_p3(2),
      I5 => or_ln127_53_fu_10586_p3(0),
      O => \^x_assign_76_reg_23824_reg[2]\
    );
\xor_ln117_142_reg_23987[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_76_reg_23824(3),
      I1 => x_assign_81_reg_23862(3),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I3 => \xor_ln117_142_reg_23987_reg[7]_1\(3),
      I4 => or_ln127_54_fu_10592_p3(3),
      I5 => or_ln127_53_fu_10586_p3(1),
      O => \^x_assign_76_reg_23824_reg[3]\
    );
\xor_ln117_142_reg_23987[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_53_fu_10586_p3(4),
      I1 => x_assign_76_reg_23824(4),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      I3 => \xor_ln117_142_reg_23987_reg[7]_1\(4),
      I4 => or_ln127_54_fu_10592_p3(4),
      I5 => or_ln127_53_fu_10586_p3(2),
      O => \^trunc_ln127_137_reg_23868_reg[5]\
    );
\xor_ln117_142_reg_23987[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_78_reg_23235_reg[5]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      I2 => or_ln127_65_fu_10762_p3(5),
      I3 => x_assign_97_reg_23894(5),
      I4 => or_ln127_66_fu_10768_p3(5),
      I5 => or_ln127_65_fu_10762_p3(4),
      O => \^reg_1896_reg[7]_0\(1)
    );
\xor_ln117_142_reg_23987[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_1\(5),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      I2 => x_assign_76_reg_23824(5),
      I3 => or_ln127_53_fu_10586_p3(5),
      I4 => or_ln127_54_fu_10592_p3(5),
      I5 => or_ln127_53_fu_10586_p3(3),
      O => \^xor_ln117_78_reg_23235_reg[5]\
    );
\xor_ln117_142_reg_23987[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_78_reg_23235_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => or_ln127_65_fu_10762_p3(6),
      I3 => x_assign_97_reg_23894(6),
      I4 => or_ln127_66_fu_10768_p3(6),
      I5 => or_ln127_65_fu_10762_p3(5),
      O => \^reg_1896_reg[7]_0\(2)
    );
\xor_ln117_142_reg_23987[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_1\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => x_assign_76_reg_23824(6),
      I3 => x_assign_81_reg_23862(4),
      I4 => or_ln127_54_fu_10592_p3(6),
      I5 => or_ln127_53_fu_10586_p3(4),
      O => \^xor_ln117_78_reg_23235_reg[6]\
    );
\xor_ln117_142_reg_23987[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_78_reg_23235_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I2 => x_assign_99_reg_23926(3),
      I3 => x_assign_97_reg_23894(7),
      I4 => or_ln127_66_fu_10768_p3(7),
      I5 => or_ln127_65_fu_10762_p3(6),
      O => \^reg_1896_reg[7]_0\(3)
    );
\xor_ln117_142_reg_23987[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_142_reg_23987_reg[7]_1\(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => x_assign_76_reg_23824(7),
      I3 => x_assign_81_reg_23862(5),
      I4 => or_ln127_54_fu_10592_p3(7),
      I5 => or_ln127_53_fu_10586_p3(5),
      O => \^xor_ln117_78_reg_23235_reg[7]\
    );
\xor_ln117_155_reg_24160[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_91_reg_24034(0),
      I1 => x_assign_90_reg_24028(0),
      I2 => x_assign_88_reg_24012(6),
      I3 => x_assign_91_reg_24034(6),
      I4 => \xor_ln117_155_reg_24160_reg[7]\(0),
      I5 => \xor_ln117_29_reg_22807_reg[7]\(0),
      O => \^x_assign_91_reg_24034_reg[0]\
    );
\xor_ln117_155_reg_24160[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_91_reg_24034(1),
      I1 => x_assign_90_reg_24028(1),
      I2 => x_assign_88_reg_24012(7),
      I3 => x_assign_91_reg_24034(7),
      I4 => \xor_ln117_155_reg_24160_reg[7]\(1),
      I5 => \xor_ln117_29_reg_22807_reg[7]\(1),
      O => \^x_assign_91_reg_24034_reg[1]\
    );
\xor_ln117_155_reg_24160[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[5]_0\(0),
      I1 => \xor_ln117_157_reg_24171_reg[5]\(0),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(2),
      I3 => \xor_ln117_155_reg_24160_reg[7]\(2),
      I4 => x_assign_90_reg_24028(2),
      I5 => x_assign_91_reg_24034(2),
      O => \^trunc_ln127_150_reg_24018_reg[1]\
    );
\xor_ln117_155_reg_24160[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_91_reg_24034(3),
      I1 => x_assign_90_reg_24028(3),
      I2 => \xor_ln117_157_reg_24171_reg[5]_0\(1),
      I3 => \xor_ln117_157_reg_24171_reg[5]\(1),
      I4 => \xor_ln117_155_reg_24160_reg[7]\(3),
      I5 => \xor_ln117_29_reg_22807_reg[7]\(3),
      O => \^x_assign_91_reg_24034_reg[3]\
    );
\xor_ln117_155_reg_24160[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_155_reg_24160_reg[7]\(4),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(4),
      I2 => or_ln127_62_fu_11724_p3(4),
      I3 => x_assign_91_reg_24034(4),
      I4 => \xor_ln117_157_reg_24171_reg[5]\(2),
      I5 => \xor_ln117_157_reg_24171_reg[5]_0\(2),
      O => \^xor_ln117_91_reg_23408_reg[4]\
    );
\xor_ln117_155_reg_24160[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_155_reg_24160_reg[7]\(5),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(5),
      I2 => or_ln127_62_fu_11724_p3(5),
      I3 => x_assign_91_reg_24034(5),
      I4 => \xor_ln117_157_reg_24171_reg[5]\(3),
      I5 => \xor_ln117_157_reg_24171_reg[5]_0\(3),
      O => \^xor_ln117_91_reg_23408_reg[5]\
    );
\xor_ln117_155_reg_24160[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_155_reg_24160_reg[7]\(6),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(6),
      I2 => x_assign_90_reg_24028(4),
      I3 => x_assign_91_reg_24034(6),
      I4 => x_assign_88_reg_24012(4),
      I5 => x_assign_91_reg_24034(4),
      O => \^xor_ln117_91_reg_23408_reg[6]\
    );
\xor_ln117_155_reg_24160[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_155_reg_24160_reg[7]\(7),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(7),
      I2 => x_assign_90_reg_24028(5),
      I3 => x_assign_91_reg_24034(7),
      I4 => x_assign_88_reg_24012(5),
      I5 => x_assign_91_reg_24034(5),
      O => \^xor_ln117_91_reg_23408_reg[7]\
    );
\xor_ln117_156_reg_24166[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_91_reg_24034(0),
      I1 => x_assign_90_reg_24028(0),
      I2 => or_ln127_61_fu_11718_p3(0),
      I3 => x_assign_90_reg_24028(4),
      I4 => \xor_ln117_156_reg_24166_reg[7]_1\(0),
      I5 => \xor_ln117_28_reg_22801_reg[7]\(0),
      O => \^x_assign_91_reg_24034_reg[0]_0\
    );
\xor_ln117_156_reg_24166[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_91_reg_24034(1),
      I1 => x_assign_90_reg_24028(1),
      I2 => or_ln127_61_fu_11718_p3(1),
      I3 => x_assign_90_reg_24028(5),
      I4 => \xor_ln117_156_reg_24166_reg[7]_1\(1),
      I5 => \xor_ln117_28_reg_22801_reg[7]\(1),
      O => \^x_assign_91_reg_24034_reg[1]_0\
    );
\xor_ln117_156_reg_24166[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_91_reg_24034(2),
      I1 => x_assign_90_reg_24028(2),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(2),
      I3 => \xor_ln117_156_reg_24166_reg[7]_1\(2),
      I4 => or_ln127_61_fu_11718_p3(2),
      I5 => or_ln127_62_fu_11724_p3(0),
      O => \^x_assign_91_reg_24034_reg[2]\
    );
\xor_ln117_156_reg_24166[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_90_reg_24028_reg[3]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(3),
      I2 => x_assign_109_reg_24082(2),
      I3 => x_assign_111_reg_24114(3),
      I4 => or_ln127_71_fu_11882_p3(2),
      I5 => or_ln127_72_fu_11888_p3(3),
      O => \^reg_1839_reg[7]\(0)
    );
\xor_ln117_156_reg_24166[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_90_reg_24028(3),
      I1 => x_assign_91_reg_24034(3),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(3),
      I3 => \xor_ln117_156_reg_24166_reg[7]_1\(3),
      I4 => or_ln127_61_fu_11718_p3(3),
      I5 => or_ln127_62_fu_11724_p3(1),
      O => \^x_assign_90_reg_24028_reg[3]\
    );
\xor_ln117_156_reg_24166[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_92_reg_23413_reg[4]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(4),
      I2 => or_ln127_71_fu_11882_p3(4),
      I3 => x_assign_111_reg_24114(4),
      I4 => or_ln127_72_fu_11888_p3(4),
      I5 => or_ln127_71_fu_11882_p3(3),
      O => \^reg_1839_reg[7]\(1)
    );
\xor_ln117_156_reg_24166[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_1\(4),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(4),
      I2 => or_ln127_62_fu_11724_p3(4),
      I3 => x_assign_91_reg_24034(4),
      I4 => or_ln127_61_fu_11718_p3(4),
      I5 => or_ln127_62_fu_11724_p3(2),
      O => \^xor_ln117_92_reg_23413_reg[4]\
    );
\xor_ln117_156_reg_24166[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_1\(5),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(5),
      I2 => or_ln127_62_fu_11724_p3(5),
      I3 => x_assign_91_reg_24034(5),
      I4 => or_ln127_61_fu_11718_p3(5),
      I5 => or_ln127_62_fu_11724_p3(3),
      O => \^xor_ln117_92_reg_23413_reg[5]\
    );
\xor_ln117_156_reg_24166[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_1\(6),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(6),
      I2 => x_assign_90_reg_24028(4),
      I3 => x_assign_91_reg_24034(6),
      I4 => or_ln127_62_fu_11724_p3(4),
      I5 => or_ln127_61_fu_11718_p3(6),
      O => \^xor_ln117_92_reg_23413_reg[6]\
    );
\xor_ln117_156_reg_24166[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_92_reg_23413_reg[7]\,
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(7),
      I2 => x_assign_111_reg_24114(7),
      I3 => x_assign_109_reg_24082(3),
      I4 => or_ln127_71_fu_11882_p3(6),
      I5 => or_ln127_72_fu_11888_p3(7),
      O => \^reg_1839_reg[7]\(2)
    );
\xor_ln117_156_reg_24166[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_156_reg_24166_reg[7]_1\(7),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(7),
      I2 => x_assign_90_reg_24028(5),
      I3 => x_assign_91_reg_24034(7),
      I4 => or_ln127_62_fu_11724_p3(5),
      I5 => or_ln127_61_fu_11718_p3(7),
      O => \^xor_ln117_92_reg_23413_reg[7]\
    );
\xor_ln117_157_reg_24171[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_91_reg_24034(6),
      I1 => x_assign_88_reg_24012(6),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(0),
      I3 => \xor_ln117_157_reg_24171_reg[7]\(0),
      I4 => \xor_ln117_157_reg_24171_reg[3]\(0),
      I5 => x_assign_88_reg_24012(0),
      O => \^x_assign_91_reg_24034_reg[6]\
    );
\xor_ln117_157_reg_24171[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[7]\(1),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(1),
      I2 => x_assign_88_reg_24012(7),
      I3 => x_assign_91_reg_24034(7),
      I4 => \xor_ln117_157_reg_24171_reg[3]\(1),
      I5 => x_assign_88_reg_24012(1),
      O => \^xor_ln117_93_reg_23418_reg[1]\
    );
\xor_ln117_157_reg_24171[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[5]_0\(0),
      I1 => \xor_ln117_157_reg_24171_reg[5]\(0),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(2),
      I3 => \xor_ln117_157_reg_24171_reg[7]\(2),
      I4 => \xor_ln117_157_reg_24171_reg[3]\(2),
      I5 => x_assign_88_reg_24012(2),
      O => \^trunc_ln127_150_reg_24018_reg[1]_0\
    );
\xor_ln117_157_reg_24171[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[5]_0\(1),
      I1 => \xor_ln117_157_reg_24171_reg[5]\(1),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(3),
      I3 => \xor_ln117_157_reg_24171_reg[7]\(3),
      I4 => \xor_ln117_157_reg_24171_reg[3]\(3),
      I5 => x_assign_88_reg_24012(3),
      O => \^trunc_ln127_150_reg_24018_reg[2]\
    );
\xor_ln117_157_reg_24171[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[5]\(2),
      I1 => \xor_ln117_157_reg_24171_reg[5]_0\(2),
      I2 => or_ln127_61_fu_11718_p3(6),
      I3 => x_assign_88_reg_24012(4),
      I4 => \xor_ln117_157_reg_24171_reg[7]\(4),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(4),
      O => \^trunc_ln127_154_reg_24040_reg[3]\
    );
\xor_ln117_157_reg_24171[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[5]\(3),
      I1 => \xor_ln117_157_reg_24171_reg[5]_0\(3),
      I2 => or_ln127_61_fu_11718_p3(7),
      I3 => x_assign_88_reg_24012(5),
      I4 => \xor_ln117_157_reg_24171_reg[7]\(5),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(5),
      O => \^trunc_ln127_154_reg_24040_reg[4]\
    );
\xor_ln117_157_reg_24171[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[7]\(6),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(6),
      I2 => x_assign_88_reg_24012(4),
      I3 => x_assign_91_reg_24034(4),
      I4 => or_ln127_61_fu_11718_p3(0),
      I5 => x_assign_88_reg_24012(6),
      O => \^xor_ln117_93_reg_23418_reg[6]\
    );
\xor_ln117_157_reg_24171[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_157_reg_24171_reg[7]\(7),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(7),
      I2 => x_assign_88_reg_24012(5),
      I3 => x_assign_91_reg_24034(5),
      I4 => or_ln127_61_fu_11718_p3(1),
      I5 => x_assign_88_reg_24012(7),
      O => \^xor_ln117_93_reg_23418_reg[7]\
    );
\xor_ln117_171_reg_24303[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => x_assign_120_reg_24267(0),
      I2 => \^q2_reg_0\(7),
      I3 => \xor_ln117_44_reg_22908_reg[3]\(0),
      I4 => DOBDO(6),
      I5 => \xor_ln117_171_reg_24303[0]_i_2_n_0\,
      O => \x_assign_120_reg_24267_reg[5]\(0)
    );
\xor_ln117_171_reg_24303[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_102_reg_24204(0),
      I1 => \xor_ln117_171_reg_24303_reg[3]\(0),
      I2 => x_assign_100_reg_24188(4),
      I3 => or_ln127_68_fu_12613_p3(0),
      I4 => \xor_ln117_171_reg_24303_reg[7]\(0),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(0),
      O => \xor_ln117_171_reg_24303[0]_i_2_n_0\
    );
\xor_ln117_171_reg_24303[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303[1]_i_2_n_0\,
      I1 => \^q2_reg_0\(7),
      I2 => x_assign_120_reg_24267(1),
      I3 => \^q2_reg_0\(0),
      I4 => \xor_ln117_44_reg_22908_reg[3]\(1),
      I5 => DOBDO(7),
      O => \x_assign_120_reg_24267_reg[5]\(1)
    );
\xor_ln117_171_reg_24303[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_102_reg_24204(1),
      I1 => \xor_ln117_171_reg_24303_reg[3]\(1),
      I2 => x_assign_100_reg_24188(5),
      I3 => or_ln127_68_fu_12613_p3(1),
      I4 => \xor_ln117_171_reg_24303_reg[7]\(1),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(1),
      O => \xor_ln117_171_reg_24303[1]_i_2_n_0\
    );
\xor_ln117_171_reg_24303[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303[2]_i_2_n_0\,
      I1 => \^q2_reg_4\(0),
      I2 => \^q2_reg_3\(0),
      I3 => x_assign_120_reg_24267(2),
      I4 => \xor_ln117_44_reg_22908_reg[3]\(2),
      I5 => \xor_ln117_45_reg_22914_reg[2]_0\,
      O => \x_assign_120_reg_24267_reg[5]\(2)
    );
\xor_ln117_171_reg_24303[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[3]\(2),
      I1 => x_assign_102_reg_24204(2),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(2),
      I3 => \xor_ln117_171_reg_24303_reg[7]\(2),
      I4 => or_ln127_68_fu_12613_p3(2),
      I5 => or_ln127_67_fu_12607_p3(0),
      O => \xor_ln117_171_reg_24303[2]_i_2_n_0\
    );
\xor_ln117_171_reg_24303[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303[3]_i_2_n_0\,
      I1 => \^q2_reg_2\,
      I2 => \xor_ln117_44_reg_22908_reg[3]\(3),
      I3 => \xor_ln117_45_reg_22914_reg[3]\,
      I4 => x_assign_120_reg_24267(3),
      I5 => \^q2_reg_3\(1),
      O => \x_assign_120_reg_24267_reg[5]\(3)
    );
\xor_ln117_171_reg_24303[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[3]\(3),
      I1 => x_assign_102_reg_24204(3),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(3),
      I3 => \xor_ln117_171_reg_24303_reg[7]\(3),
      I4 => or_ln127_68_fu_12613_p3(3),
      I5 => or_ln127_67_fu_12607_p3(1),
      O => \xor_ln117_171_reg_24303[3]_i_2_n_0\
    );
\xor_ln117_171_reg_24303[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[7]\(4),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(4),
      I2 => or_ln127_70_fu_12625_p3(0),
      I3 => or_ln127_68_fu_12613_p3(6),
      I4 => or_ln127_68_fu_12613_p3(4),
      I5 => or_ln127_67_fu_12607_p3(2),
      O => \^xor_ln117_107_reg_23596_reg[4]\
    );
\xor_ln117_171_reg_24303[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303[5]_i_2_n_0\,
      I1 => \^q2_reg_5\,
      I2 => x_assign_120_reg_24267(4),
      I3 => \^q2_reg_0\(4),
      I4 => \xor_ln117_44_reg_22908_reg[5]\(4),
      I5 => \xor_ln117_44_reg_22908_reg[5]_0\(1),
      O => \x_assign_120_reg_24267_reg[5]\(4)
    );
\xor_ln117_171_reg_24303[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(7),
      I1 => or_ln127_70_fu_12625_p3(1),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(5),
      I3 => \xor_ln117_171_reg_24303_reg[7]\(5),
      I4 => or_ln127_68_fu_12613_p3(5),
      I5 => or_ln127_67_fu_12607_p3(3),
      O => \xor_ln117_171_reg_24303[5]_i_2_n_0\
    );
\xor_ln117_171_reg_24303[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[7]\(6),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(6),
      I2 => x_assign_102_reg_24204(4),
      I3 => or_ln127_68_fu_12613_p3(0),
      I4 => or_ln127_67_fu_12607_p3(4),
      I5 => or_ln127_68_fu_12613_p3(6),
      O => \^xor_ln117_107_reg_23596_reg[6]\
    );
\xor_ln117_171_reg_24303[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_171_reg_24303_reg[7]\(7),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(7),
      I2 => x_assign_102_reg_24204(5),
      I3 => or_ln127_68_fu_12613_p3(1),
      I4 => or_ln127_67_fu_12607_p3(5),
      I5 => or_ln127_68_fu_12613_p3(7),
      O => \^xor_ln117_107_reg_23596_reg[7]\
    );
\xor_ln117_172_reg_24309[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => \^q2_reg_0\(0),
      I2 => \xor_ln117_45_reg_22914_reg[2]\,
      I3 => \xor_ln117_172_reg_24309_reg[2]\,
      I4 => \xor_ln117_277_reg_25696_reg[7]\(2),
      I5 => \xor_ln117_45_reg_22914_reg[2]_0\,
      O => q2_reg_1(0)
    );
\xor_ln117_173_reg_24315[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[7]\(0),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(0),
      I2 => x_assign_100_reg_24188(4),
      I3 => or_ln127_68_fu_12613_p3(0),
      I4 => x_assign_100_reg_24188(0),
      I5 => x_assign_105_reg_24226(0),
      O => \^xor_ln117_109_reg_23606_reg[0]\
    );
\xor_ln117_173_reg_24315[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[7]\(1),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(1),
      I2 => x_assign_100_reg_24188(5),
      I3 => or_ln127_68_fu_12613_p3(1),
      I4 => x_assign_100_reg_24188(1),
      I5 => x_assign_105_reg_24226(1),
      O => \^xor_ln117_109_reg_23606_reg[1]\
    );
\xor_ln117_173_reg_24315[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_105_reg_24226(2),
      I1 => x_assign_100_reg_24188(2),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(2),
      I3 => \xor_ln117_173_reg_24315_reg[7]\(2),
      I4 => or_ln127_68_fu_12613_p3(2),
      I5 => or_ln127_67_fu_12607_p3(0),
      O => \^x_assign_105_reg_24226_reg[2]\
    );
\xor_ln117_173_reg_24315[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_67_fu_12607_p3(1),
      I1 => or_ln127_68_fu_12613_p3(3),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(3),
      I3 => \xor_ln117_173_reg_24315_reg[7]\(3),
      I4 => x_assign_100_reg_24188(3),
      I5 => x_assign_105_reg_24226(3),
      O => \^trunc_ln127_170_reg_24194_reg[2]\
    );
\xor_ln117_173_reg_24315[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(4),
      I1 => or_ln127_67_fu_12607_p3(2),
      I2 => x_assign_105_reg_24226(4),
      I3 => or_ln127_67_fu_12607_p3(4),
      I4 => \xor_ln117_173_reg_24315_reg[7]\(4),
      I5 => \xor_ln117_156_reg_24166_reg[7]_0\(4),
      O => \^trunc_ln127_174_reg_24216_reg[3]\
    );
\xor_ln117_173_reg_24315[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_68_fu_12613_p3(5),
      I1 => or_ln127_67_fu_12607_p3(3),
      I2 => x_assign_105_reg_24226(5),
      I3 => or_ln127_67_fu_12607_p3(5),
      I4 => \xor_ln117_173_reg_24315_reg[7]\(5),
      I5 => \xor_ln117_156_reg_24166_reg[7]_0\(5),
      O => \^trunc_ln127_174_reg_24216_reg[4]\
    );
\xor_ln117_173_reg_24315[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[7]\(6),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(6),
      I2 => or_ln127_67_fu_12607_p3(4),
      I3 => or_ln127_68_fu_12613_p3(6),
      I4 => x_assign_100_reg_24188(4),
      I5 => x_assign_105_reg_24226(6),
      O => \^xor_ln117_109_reg_23606_reg[6]\
    );
\xor_ln117_173_reg_24315[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_173_reg_24315_reg[7]\(7),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(7),
      I2 => or_ln127_67_fu_12607_p3(5),
      I3 => or_ln127_68_fu_12613_p3(7),
      I4 => x_assign_100_reg_24188(5),
      I5 => x_assign_105_reg_24226(7),
      O => \^xor_ln117_109_reg_23606_reg[7]\
    );
\xor_ln117_204_reg_24672[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_126_reg_24535(0),
      I1 => x_assign_127_reg_24541(0),
      I2 => x_assign_129_reg_24557(4),
      I3 => x_assign_126_reg_24535(6),
      I4 => \xor_ln117_204_reg_24672_reg[7]_1\(0),
      I5 => \xor_ln117_204_reg_24672_reg[7]_0\(0),
      O => \^x_assign_126_reg_24535_reg[0]\
    );
\xor_ln117_204_reg_24672[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_126_reg_24535(1),
      I1 => x_assign_127_reg_24541(1),
      I2 => x_assign_129_reg_24557(5),
      I3 => x_assign_126_reg_24535(7),
      I4 => \xor_ln117_204_reg_24672_reg[7]_1\(1),
      I5 => \xor_ln117_204_reg_24672_reg[7]_0\(1),
      O => \^x_assign_126_reg_24535_reg[1]\
    );
\xor_ln117_204_reg_24672[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[5]\(0),
      I1 => or_ln127_85_fu_15123_p3(0),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(2),
      I3 => \xor_ln117_204_reg_24672_reg[7]_1\(2),
      I4 => x_assign_126_reg_24535(2),
      I5 => x_assign_127_reg_24541(2),
      O => \^trunc_ln127_219_reg_24573_reg[1]\
    );
\xor_ln117_204_reg_24672[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[5]\(1),
      I1 => or_ln127_85_fu_15123_p3(1),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(3),
      I3 => \xor_ln117_204_reg_24672_reg[7]_1\(3),
      I4 => x_assign_126_reg_24535(3),
      I5 => x_assign_127_reg_24541(3),
      O => \^trunc_ln127_219_reg_24573_reg[2]_0\
    );
\xor_ln117_204_reg_24672[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[7]_1\(4),
      I1 => \xor_ln117_204_reg_24672_reg[7]_0\(4),
      I2 => x_assign_126_reg_24535(4),
      I3 => or_ln127_84_fu_15117_p3(0),
      I4 => or_ln127_85_fu_15123_p3(2),
      I5 => \xor_ln117_204_reg_24672_reg[5]\(2),
      O => \^xor_ln117_140_reg_23977_reg[4]\
    );
\xor_ln117_204_reg_24672[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[7]_1\(5),
      I1 => \xor_ln117_204_reg_24672_reg[7]_0\(5),
      I2 => x_assign_126_reg_24535(5),
      I3 => or_ln127_84_fu_15117_p3(1),
      I4 => or_ln127_85_fu_15123_p3(3),
      I5 => \xor_ln117_204_reg_24672_reg[5]\(3),
      O => \^xor_ln117_140_reg_23977_reg[5]\
    );
\xor_ln117_204_reg_24672[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_127_reg_24541(4),
      I1 => x_assign_126_reg_24535(6),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(6),
      I3 => \xor_ln117_204_reg_24672_reg[7]_1\(6),
      I4 => x_assign_126_reg_24535(4),
      I5 => or_ln127_85_fu_15123_p3(4),
      O => \^x_assign_127_reg_24541_reg[6]\
    );
\xor_ln117_204_reg_24672[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_127_reg_24541(5),
      I1 => x_assign_126_reg_24535(7),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(7),
      I3 => \xor_ln117_204_reg_24672_reg[7]_1\(7),
      I4 => x_assign_126_reg_24535(5),
      I5 => or_ln127_85_fu_15123_p3(5),
      O => \^x_assign_127_reg_24541_reg[7]\
    );
\xor_ln117_206_reg_24682[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_129_reg_24557(0),
      I1 => \xor_ln117_206_reg_24682_reg[3]\(0),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(0),
      I3 => \xor_ln117_206_reg_24682_reg[7]_0\(0),
      I4 => x_assign_129_reg_24557(4),
      I5 => x_assign_126_reg_24535(6),
      O => \^x_assign_129_reg_24557_reg[0]\
    );
\xor_ln117_206_reg_24682[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_206_reg_24682_reg[7]_0\(1),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(1),
      I2 => x_assign_129_reg_24557(5),
      I3 => x_assign_126_reg_24535(7),
      I4 => \xor_ln117_206_reg_24682_reg[3]\(1),
      I5 => x_assign_129_reg_24557(1),
      O => \^xor_ln117_142_reg_23987_reg[1]\
    );
\xor_ln117_206_reg_24682[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[5]\(0),
      I1 => or_ln127_85_fu_15123_p3(0),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_206_reg_24682_reg[7]_0\(2),
      I4 => \xor_ln117_206_reg_24682_reg[3]\(2),
      I5 => x_assign_129_reg_24557(2),
      O => \^trunc_ln127_219_reg_24573_reg[1]_0\
    );
\xor_ln117_206_reg_24682[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_204_reg_24672_reg[5]\(1),
      I1 => or_ln127_85_fu_15123_p3(1),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_206_reg_24682_reg[7]_0\(3),
      I4 => \xor_ln117_206_reg_24682_reg[3]\(3),
      I5 => x_assign_129_reg_24557(3),
      O => \^trunc_ln127_219_reg_24573_reg[2]\
    );
\xor_ln117_206_reg_24682[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_83_fu_15111_p3(2),
      I1 => or_ln127_85_fu_15123_p3(4),
      I2 => or_ln127_85_fu_15123_p3(2),
      I3 => \xor_ln117_204_reg_24672_reg[5]\(2),
      I4 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I5 => \xor_ln117_206_reg_24682_reg[7]_0\(4),
      O => \^trunc_ln127_210_reg_24525_reg[5]\
    );
\xor_ln117_206_reg_24682[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_83_fu_15111_p3(3),
      I1 => or_ln127_85_fu_15123_p3(5),
      I2 => or_ln127_85_fu_15123_p3(3),
      I3 => \xor_ln117_204_reg_24672_reg[5]\(3),
      I4 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I5 => \xor_ln117_206_reg_24682_reg[7]_0\(5),
      O => \^trunc_ln127_210_reg_24525_reg[6]\
    );
\xor_ln117_206_reg_24682[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_206_reg_24682_reg[7]_0\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => x_assign_126_reg_24535(4),
      I3 => or_ln127_85_fu_15123_p3(4),
      I4 => or_ln127_83_fu_15111_p3(0),
      I5 => x_assign_129_reg_24557(4),
      O => \^xor_ln117_142_reg_23987_reg[6]\
    );
\xor_ln117_206_reg_24682[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_206_reg_24682_reg[7]_0\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_126_reg_24535(5),
      I3 => or_ln127_85_fu_15123_p3(5),
      I4 => or_ln127_83_fu_15111_p3(1),
      I5 => x_assign_129_reg_24557(5),
      O => \^xor_ln117_142_reg_23987_reg[7]\
    );
\xor_ln117_220_reg_24860[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_138_reg_24723(0),
      I1 => x_assign_139_reg_24729(0),
      I2 => x_assign_141_reg_24745(4),
      I3 => or_ln127_94_fu_16261_p3(0),
      I4 => \xor_ln117_220_reg_24860_reg[7]\(0),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(0),
      O => \^x_assign_138_reg_24723_reg[0]\
    );
\xor_ln117_220_reg_24860[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_138_reg_24723(1),
      I1 => x_assign_139_reg_24729(1),
      I2 => x_assign_141_reg_24745(5),
      I3 => x_assign_138_reg_24723(4),
      I4 => \xor_ln117_220_reg_24860_reg[7]\(1),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(1),
      O => \^x_assign_138_reg_24723_reg[1]\
    );
\xor_ln117_220_reg_24860[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_93_fu_16255_p3(0),
      I1 => or_ln127_94_fu_16261_p3(1),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_220_reg_24860_reg[7]\(2),
      I4 => x_assign_138_reg_24723(2),
      I5 => x_assign_139_reg_24729(2),
      O => \^trunc_ln127_237_reg_24751_reg[1]_0\
    );
\xor_ln117_220_reg_24860[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_93_fu_16255_p3(1),
      I1 => or_ln127_94_fu_16261_p3(2),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_220_reg_24860_reg[7]\(3),
      I4 => x_assign_139_reg_24729(3),
      I5 => x_assign_138_reg_24723(3),
      O => \^trunc_ln127_237_reg_24751_reg[2]_0\
    );
\xor_ln117_220_reg_24860[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_220_reg_24860_reg[7]\(4),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I2 => or_ln127_92_fu_16249_p3(1),
      I3 => or_ln127_94_fu_16261_p3(5),
      I4 => or_ln127_94_fu_16261_p3(3),
      I5 => or_ln127_93_fu_16255_p3(2),
      O => \^xor_ln117_156_reg_24166_reg[4]\
    );
\xor_ln117_220_reg_24860[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_220_reg_24860_reg[7]\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_92_fu_16249_p3(2),
      I3 => or_ln127_94_fu_16261_p3(6),
      I4 => or_ln127_94_fu_16261_p3(4),
      I5 => or_ln127_93_fu_16255_p3(3),
      O => \^xor_ln117_156_reg_24166_reg[5]\
    );
\xor_ln117_220_reg_24860[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_94_fu_16261_p3(0),
      I1 => or_ln127_92_fu_16249_p3(0),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I3 => \xor_ln117_220_reg_24860_reg[7]\(6),
      I4 => or_ln127_93_fu_16255_p3(4),
      I5 => or_ln127_94_fu_16261_p3(5),
      O => \^tmp_479_reg_24766_reg[0]\
    );
\xor_ln117_220_reg_24860[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_220_reg_24860_reg[7]\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_139_reg_24729(4),
      I3 => x_assign_138_reg_24723(4),
      I4 => or_ln127_93_fu_16255_p3(5),
      I5 => or_ln127_94_fu_16261_p3(6),
      O => \^xor_ln117_156_reg_24166_reg[7]\
    );
\xor_ln117_222_reg_24870[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(0),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      I2 => x_assign_141_reg_24745(4),
      I3 => or_ln127_94_fu_16261_p3(0),
      I4 => x_assign_136_reg_24707(0),
      I5 => x_assign_141_reg_24745(0),
      O => \^xor_ln117_158_reg_24177_reg[0]\
    );
\xor_ln117_222_reg_24870[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(1),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      I2 => x_assign_141_reg_24745(5),
      I3 => x_assign_138_reg_24723(4),
      I4 => x_assign_136_reg_24707(1),
      I5 => x_assign_141_reg_24745(1),
      O => \^xor_ln117_158_reg_24177_reg[1]\
    );
\xor_ln117_222_reg_24870[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_93_fu_16255_p3(0),
      I1 => or_ln127_94_fu_16261_p3(1),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => \xor_ln117_222_reg_24870_reg[7]\(2),
      I4 => x_assign_136_reg_24707(2),
      I5 => x_assign_141_reg_24745(2),
      O => \^trunc_ln127_237_reg_24751_reg[1]\
    );
\xor_ln117_222_reg_24870[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_93_fu_16255_p3(1),
      I1 => or_ln127_94_fu_16261_p3(2),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I3 => \xor_ln117_222_reg_24870_reg[7]\(3),
      I4 => x_assign_136_reg_24707(3),
      I5 => x_assign_141_reg_24745(3),
      O => \^trunc_ln127_237_reg_24751_reg[2]\
    );
\xor_ln117_222_reg_24870[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_94_fu_16261_p3(3),
      I1 => or_ln127_93_fu_16255_p3(2),
      I2 => x_assign_136_reg_24707(4),
      I3 => or_ln127_93_fu_16255_p3(4),
      I4 => \xor_ln117_222_reg_24870_reg[7]\(4),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      O => \^trunc_ln127_239_reg_24761_reg[3]\
    );
\xor_ln117_222_reg_24870[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_94_fu_16261_p3(4),
      I1 => or_ln127_93_fu_16255_p3(3),
      I2 => or_ln127_91_fu_16243_p3(0),
      I3 => or_ln127_93_fu_16255_p3(5),
      I4 => \xor_ln117_222_reg_24870_reg[7]\(5),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      O => \^trunc_ln127_239_reg_24761_reg[4]\
    );
\xor_ln117_222_reg_24870[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => or_ln127_93_fu_16255_p3(4),
      I3 => or_ln127_94_fu_16261_p3(5),
      I4 => x_assign_136_reg_24707(5),
      I5 => x_assign_141_reg_24745(4),
      O => \^xor_ln117_158_reg_24177_reg[6]\
    );
\xor_ln117_222_reg_24870[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_222_reg_24870_reg[7]\(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => or_ln127_93_fu_16255_p3(5),
      I3 => or_ln127_94_fu_16261_p3(6),
      I4 => x_assign_136_reg_24707(6),
      I5 => x_assign_141_reg_24745(5),
      O => \^xor_ln117_158_reg_24177_reg[7]\
    );
\xor_ln117_236_reg_25048[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_150_reg_24911(0),
      I1 => x_assign_151_reg_24917(0),
      I2 => x_assign_153_reg_24933(4),
      I3 => x_assign_150_reg_24911(6),
      I4 => \xor_ln117_236_reg_25048_reg[7]\(0),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(0),
      O => \^x_assign_150_reg_24911_reg[0]\
    );
\xor_ln117_236_reg_25048[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_150_reg_24911(1),
      I1 => x_assign_151_reg_24917(1),
      I2 => x_assign_153_reg_24933(5),
      I3 => x_assign_150_reg_24911(7),
      I4 => \xor_ln117_236_reg_25048_reg[7]\(1),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(1),
      O => \^x_assign_150_reg_24911_reg[1]\
    );
\xor_ln117_236_reg_25048[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_151_reg_24917(2),
      I1 => x_assign_150_reg_24911(2),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_236_reg_25048_reg[7]\(2),
      I4 => or_ln127_101_fu_17387_p3(0),
      I5 => \xor_ln117_236_reg_25048_reg[5]\(0),
      O => \^x_assign_151_reg_24917_reg[2]\
    );
\xor_ln117_236_reg_25048[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_151_reg_24917(3),
      I1 => x_assign_150_reg_24911(3),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_236_reg_25048_reg[7]\(3),
      I4 => or_ln127_101_fu_17387_p3(1),
      I5 => \xor_ln117_236_reg_25048_reg[5]\(1),
      O => \^x_assign_151_reg_24917_reg[3]\
    );
\xor_ln117_236_reg_25048[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(0),
      I1 => x_assign_150_reg_24911(4),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I3 => \xor_ln117_236_reg_25048_reg[7]\(4),
      I4 => or_ln127_101_fu_17387_p3(2),
      I5 => \xor_ln117_236_reg_25048_reg[5]\(2),
      O => \^trunc_ln127_254_reg_24923_reg[5]\
    );
\xor_ln117_236_reg_25048[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_100_fu_17381_p3(1),
      I1 => x_assign_150_reg_24911(5),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I3 => \xor_ln117_236_reg_25048_reg[7]\(5),
      I4 => or_ln127_101_fu_17387_p3(3),
      I5 => \xor_ln117_236_reg_25048_reg[5]\(3),
      O => \^trunc_ln127_254_reg_24923_reg[6]\
    );
\xor_ln117_236_reg_25048[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_172_reg_24309_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => or_ln127_111_fu_17551_p3(7),
      I3 => or_ln127_113_fu_17563_p3(6),
      I4 => or_ln127_111_fu_17551_p3(6),
      I5 => or_ln127_112_fu_17557_p3(5),
      O => \^reg_1896_reg[6]_0\(0)
    );
\xor_ln117_236_reg_25048[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_236_reg_25048_reg[7]\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => x_assign_150_reg_24911(6),
      I3 => x_assign_151_reg_24917(4),
      I4 => x_assign_150_reg_24911(4),
      I5 => or_ln127_101_fu_17387_p3(4),
      O => \^xor_ln117_172_reg_24309_reg[6]\
    );
\xor_ln117_236_reg_25048[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_236_reg_25048_reg[7]\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_150_reg_24911(7),
      I3 => x_assign_151_reg_24917(5),
      I4 => x_assign_150_reg_24911(5),
      I5 => or_ln127_101_fu_17387_p3(5),
      O => \^xor_ln117_172_reg_24309_reg[7]\
    );
\xor_ln117_238_reg_25058[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_153_reg_24933_reg[0]\,
      I1 => q0_reg_i_115_0(0),
      I2 => x_assign_168_reg_24959(4),
      I3 => x_assign_171_reg_24997(3),
      I4 => or_ln127_113_fu_17563_p3(0),
      I5 => or_ln127_111_fu_17551_p3(1),
      O => \^reg_1906_reg[1]\(0)
    );
\xor_ln117_238_reg_25058[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_153_reg_24933(0),
      I1 => \xor_ln117_238_reg_25058_reg[3]\(0),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      I3 => \xor_ln117_238_reg_25058_reg[7]\(0),
      I4 => x_assign_153_reg_24933(4),
      I5 => x_assign_150_reg_24911(6),
      O => \^x_assign_153_reg_24933_reg[0]\
    );
\xor_ln117_238_reg_25058[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_150_reg_24911_reg[7]\,
      I1 => q0_reg_i_115_0(1),
      I2 => or_ln127_113_fu_17563_p3(0),
      I3 => x_assign_168_reg_24959(0),
      I4 => x_assign_171_reg_24997(0),
      I5 => q0_reg_i_224_0(0),
      O => \^reg_1906_reg[1]\(1)
    );
\xor_ln117_238_reg_25058[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_150_reg_24911(7),
      I1 => x_assign_153_reg_24933(5),
      I2 => \xor_ln117_238_reg_25058_reg[3]\(1),
      I3 => x_assign_153_reg_24933(1),
      I4 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      I5 => \xor_ln117_238_reg_25058_reg[7]\(1),
      O => \^x_assign_150_reg_24911_reg[7]\
    );
\xor_ln117_238_reg_25058[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_238_reg_25058_reg[7]\(2),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I2 => or_ln127_101_fu_17387_p3(0),
      I3 => \xor_ln117_236_reg_25048_reg[5]\(0),
      I4 => \xor_ln117_238_reg_25058_reg[3]\(2),
      I5 => x_assign_153_reg_24933(2),
      O => \^xor_ln117_174_reg_24321_reg[2]\
    );
\xor_ln117_238_reg_25058[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_153_reg_24933(3),
      I1 => \xor_ln117_238_reg_25058_reg[3]\(3),
      I2 => or_ln127_101_fu_17387_p3(1),
      I3 => \xor_ln117_236_reg_25048_reg[5]\(1),
      I4 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I5 => \xor_ln117_238_reg_25058_reg[7]\(3),
      O => \^x_assign_153_reg_24933_reg[3]\
    );
\xor_ln117_238_reg_25058[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_99_fu_17375_p3(2),
      I1 => or_ln127_101_fu_17387_p3(4),
      I2 => or_ln127_101_fu_17387_p3(2),
      I3 => \xor_ln117_236_reg_25048_reg[5]\(2),
      I4 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      I5 => \xor_ln117_238_reg_25058_reg[7]\(4),
      O => \^trunc_ln127_250_reg_24901_reg[5]\
    );
\xor_ln117_238_reg_25058[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_238_reg_25058_reg[7]\(5),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      I2 => or_ln127_101_fu_17387_p3(3),
      I3 => \xor_ln117_236_reg_25048_reg[5]\(3),
      I4 => or_ln127_101_fu_17387_p3(5),
      I5 => or_ln127_99_fu_17375_p3(3),
      O => \^xor_ln117_174_reg_24321_reg[5]\
    );
\xor_ln117_238_reg_25058[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_238_reg_25058_reg[7]\(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => x_assign_150_reg_24911(4),
      I3 => or_ln127_101_fu_17387_p3(4),
      I4 => or_ln127_99_fu_17375_p3(0),
      I5 => x_assign_153_reg_24933(4),
      O => \^xor_ln117_174_reg_24321_reg[6]\
    );
\xor_ln117_238_reg_25058[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_238_reg_25058_reg[7]\(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => x_assign_150_reg_24911(5),
      I3 => or_ln127_101_fu_17387_p3(5),
      I4 => or_ln127_99_fu_17375_p3(1),
      I5 => x_assign_153_reg_24933(5),
      O => \^xor_ln117_174_reg_24321_reg[7]\
    );
\xor_ln117_252_reg_25236[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_162_reg_25099(0),
      I1 => x_assign_163_reg_25105(0),
      I2 => x_assign_165_reg_25121(4),
      I3 => or_ln127_110_fu_18525_p3(0),
      I4 => \xor_ln117_252_reg_25236_reg[7]\(0),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(0),
      O => \^x_assign_162_reg_25099_reg[0]\
    );
\xor_ln117_252_reg_25236[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^x_assign_162_reg_25099_reg[1]\,
      I1 => x_assign_183_reg_25185(0),
      I2 => x_assign_181_reg_25153(1),
      I3 => x_assign_181_reg_25153(0),
      I4 => x_assign_182_reg_25169(0),
      I5 => \xor_ln117_270_reg_25434_reg[7]\(1),
      O => \^reg_1890_reg[4]\(0)
    );
\xor_ln117_252_reg_25236[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_162_reg_25099(1),
      I1 => x_assign_163_reg_25105(1),
      I2 => x_assign_165_reg_25121(5),
      I3 => x_assign_162_reg_25099(4),
      I4 => \xor_ln117_252_reg_25236_reg[7]\(1),
      I5 => \xor_ln117_30_reg_22813_reg[7]\(1),
      O => \^x_assign_162_reg_25099_reg[1]\
    );
\xor_ln117_252_reg_25236[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_163_reg_25105(2),
      I1 => x_assign_162_reg_25099(2),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_252_reg_25236_reg[7]\(2),
      I4 => or_ln127_109_fu_18519_p3(0),
      I5 => or_ln127_110_fu_18525_p3(1),
      O => \^x_assign_163_reg_25105_reg[2]\
    );
\xor_ln117_252_reg_25236[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_163_reg_25105_reg[3]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(3),
      I2 => x_assign_183_reg_25185(2),
      I3 => x_assign_181_reg_25153(3),
      I4 => or_ln127_120_fu_18689_p3(1),
      I5 => or_ln127_119_fu_18683_p3(1),
      O => \^reg_1890_reg[4]\(1)
    );
\xor_ln117_252_reg_25236[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_163_reg_25105(3),
      I1 => x_assign_162_reg_25099(3),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_252_reg_25236_reg[7]\(3),
      I4 => or_ln127_109_fu_18519_p3(1),
      I5 => or_ln127_110_fu_18525_p3(2),
      O => \^x_assign_163_reg_25105_reg[3]\
    );
\xor_ln117_252_reg_25236[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_279_reg_25137_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(4),
      I2 => x_assign_181_reg_25153(4),
      I3 => or_ln127_121_fu_18695_p3(4),
      I4 => or_ln127_119_fu_18683_p3(2),
      I5 => or_ln127_120_fu_18689_p3(2),
      O => \^reg_1890_reg[4]\(2)
    );
\xor_ln117_252_reg_25236[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_110_fu_18525_p3(5),
      I1 => or_ln127_108_fu_18513_p3(1),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I3 => \xor_ln117_252_reg_25236_reg[7]\(4),
      I4 => or_ln127_109_fu_18519_p3(2),
      I5 => or_ln127_110_fu_18525_p3(3),
      O => \^trunc_ln127_279_reg_25137_reg[5]\
    );
\xor_ln117_252_reg_25236[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_108_fu_18513_p3(2),
      I3 => or_ln127_110_fu_18525_p3(6),
      I4 => or_ln127_109_fu_18519_p3(3),
      I5 => or_ln127_110_fu_18525_p3(4),
      O => \^xor_ln117_188_reg_24457_reg[5]\
    );
\xor_ln117_252_reg_25236[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => or_ln127_108_fu_18513_p3(0),
      I3 => or_ln127_110_fu_18525_p3(0),
      I4 => or_ln127_109_fu_18519_p3(4),
      I5 => or_ln127_110_fu_18525_p3(5),
      O => \^xor_ln117_188_reg_24457_reg[6]\
    );
\xor_ln117_252_reg_25236[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_252_reg_25236_reg[7]\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_163_reg_25105(4),
      I3 => x_assign_162_reg_25099(4),
      I4 => or_ln127_109_fu_18519_p3(5),
      I5 => or_ln127_110_fu_18525_p3(6),
      O => \^xor_ln117_188_reg_24457_reg[7]\
    );
\xor_ln117_254_reg_25246[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => q0_reg_13(0),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(0),
      I2 => x_assign_165_reg_25121(4),
      I3 => or_ln127_110_fu_18525_p3(0),
      I4 => x_assign_160_reg_25083(0),
      I5 => x_assign_165_reg_25121(0),
      O => \^xor_ln117_190_reg_24463_reg[0]\
    );
\xor_ln117_254_reg_25246[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_162_reg_25099_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(1),
      I2 => or_ln127_121_fu_18695_p3(0),
      I3 => or_ln127_122_fu_18701_p3(0),
      I4 => x_assign_181_reg_25153(1),
      I5 => x_assign_183_reg_25185(0),
      O => \^reg_1896_reg[3]\(0)
    );
\xor_ln117_254_reg_25246[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_162_reg_25099(4),
      I1 => x_assign_165_reg_25121(5),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(1),
      I3 => q0_reg_13(1),
      I4 => x_assign_160_reg_25083(1),
      I5 => x_assign_165_reg_25121(1),
      O => \^x_assign_162_reg_25099_reg[7]\
    );
\xor_ln117_254_reg_25246[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_110_fu_18525_p3(1),
      I1 => or_ln127_109_fu_18519_p3(0),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(2),
      I3 => q0_reg_13(2),
      I4 => x_assign_160_reg_25083(2),
      I5 => x_assign_165_reg_25121(2),
      O => \^trunc_ln127_279_reg_25137_reg[1]\
    );
\xor_ln117_254_reg_25246[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_279_reg_25137_reg[2]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      I2 => or_ln127_122_fu_18701_p3(2),
      I3 => or_ln127_121_fu_18695_p3(2),
      I4 => x_assign_181_reg_25153(3),
      I5 => x_assign_183_reg_25185(2),
      O => \^reg_1896_reg[3]\(1)
    );
\xor_ln117_254_reg_25246[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_110_fu_18525_p3(2),
      I1 => or_ln127_109_fu_18519_p3(1),
      I2 => \xor_ln117_142_reg_23987_reg[7]_2\(3),
      I3 => q0_reg_13(3),
      I4 => x_assign_160_reg_25083(3),
      I5 => x_assign_165_reg_25121(3),
      O => \^trunc_ln127_279_reg_25137_reg[2]\
    );
\xor_ln117_254_reg_25246[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_109_fu_18519_p3(2),
      I1 => or_ln127_110_fu_18525_p3(3),
      I2 => x_assign_160_reg_25083(4),
      I3 => or_ln127_109_fu_18519_p3(4),
      I4 => q0_reg_13(4),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(4),
      O => \^trunc_ln127_277_reg_25127_reg[3]\
    );
\xor_ln117_254_reg_25246[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_109_fu_18519_p3(3),
      I1 => or_ln127_110_fu_18525_p3(4),
      I2 => or_ln127_107_fu_18507_p3(0),
      I3 => or_ln127_109_fu_18519_p3(5),
      I4 => q0_reg_13(5),
      I5 => \xor_ln117_142_reg_23987_reg[7]_2\(5),
      O => \^trunc_ln127_277_reg_25127_reg[4]\
    );
\xor_ln117_254_reg_25246[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_13(6),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(6),
      I2 => or_ln127_109_fu_18519_p3(4),
      I3 => or_ln127_110_fu_18525_p3(5),
      I4 => x_assign_160_reg_25083(5),
      I5 => x_assign_165_reg_25121(4),
      O => \^xor_ln117_190_reg_24463_reg[6]\
    );
\xor_ln117_254_reg_25246[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_13(7),
      I1 => \xor_ln117_142_reg_23987_reg[7]_2\(7),
      I2 => or_ln127_109_fu_18519_p3(5),
      I3 => or_ln127_110_fu_18525_p3(6),
      I4 => x_assign_160_reg_25083(6),
      I5 => x_assign_165_reg_25121(5),
      O => \^xor_ln117_190_reg_24463_reg[7]\
    );
\xor_ln117_268_reg_25424[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[0]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(0),
      I2 => or_ln127_127_fu_19815_p3(1),
      I3 => or_ln127_129_fu_19827_p3(0),
      I4 => or_ln127_127_fu_19815_p3(0),
      I5 => x_assign_194_reg_25362(0),
      O => \^reg_1883_reg[7]\(0)
    );
\xor_ln117_268_reg_25424[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_175_reg_25293_reg[2]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(2),
      I2 => x_assign_195_reg_25378(1),
      I3 => \xor_ln117_270_reg_25434_reg[3]\(1),
      I4 => or_ln127_127_fu_19815_p3(2),
      I5 => or_ln127_128_fu_19821_p3(1),
      O => \^reg_1883_reg[7]\(1)
    );
\xor_ln117_268_reg_25424[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_175_reg_25293_reg[3]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(3),
      I2 => x_assign_195_reg_25378(2),
      I3 => \xor_ln117_270_reg_25434_reg[3]\(2),
      I4 => or_ln127_127_fu_19815_p3(3),
      I5 => or_ln127_128_fu_19821_p3(2),
      O => \^reg_1883_reg[7]\(2)
    );
\xor_ln117_268_reg_25424[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_204_reg_24672_reg[6]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(6),
      I2 => or_ln127_127_fu_19815_p3(7),
      I3 => or_ln127_129_fu_19827_p3(6),
      I4 => or_ln127_127_fu_19815_p3(6),
      I5 => or_ln127_128_fu_19821_p3(5),
      O => \^reg_1883_reg[7]\(3)
    );
\xor_ln117_268_reg_25424[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_204_reg_24672_reg[7]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(7),
      I2 => x_assign_195_reg_25378(3),
      I3 => or_ln127_127_fu_19815_p3(0),
      I4 => or_ln127_127_fu_19815_p3(7),
      I5 => or_ln127_128_fu_19821_p3(6),
      O => \^reg_1883_reg[7]\(4)
    );
\xor_ln117_270_reg_25434[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[6]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(0),
      I2 => x_assign_192_reg_25340(4),
      I3 => x_assign_195_reg_25378(3),
      I4 => or_ln127_129_fu_19827_p3(0),
      I5 => or_ln127_127_fu_19815_p3(1),
      O => \^reg_1890_reg[7]\(0)
    );
\xor_ln117_270_reg_25434[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[7]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(1),
      I2 => or_ln127_129_fu_19827_p3(0),
      I3 => x_assign_192_reg_25340(0),
      I4 => \xor_ln117_270_reg_25434_reg[3]\(0),
      I5 => x_assign_195_reg_25378(0),
      O => \^reg_1890_reg[7]\(1)
    );
\xor_ln117_270_reg_25434[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^trunc_ln127_299_reg_25325_reg[2]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(3),
      I2 => q0_reg_i_40_0(1),
      I3 => or_ln127_129_fu_19827_p3(2),
      I4 => \xor_ln117_270_reg_25434_reg[3]\(2),
      I5 => x_assign_195_reg_25378(2),
      O => \^reg_1890_reg[7]\(2)
    );
\xor_ln117_270_reg_25434[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_206_reg_24682_reg[5]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(5),
      I2 => or_ln127_129_fu_19827_p3(4),
      I3 => x_assign_192_reg_25340(1),
      I4 => or_ln127_129_fu_19827_p3(5),
      I5 => or_ln127_127_fu_19815_p3(6),
      O => \^reg_1890_reg[7]\(3)
    );
\xor_ln117_270_reg_25434[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_206_reg_24682_reg[7]\,
      I1 => \xor_ln117_270_reg_25434_reg[7]\(7),
      I2 => or_ln127_129_fu_19827_p3(6),
      I3 => x_assign_192_reg_25340(3),
      I4 => or_ln127_127_fu_19815_p3(0),
      I5 => x_assign_195_reg_25378(3),
      O => \^reg_1890_reg[7]\(4)
    );
\xor_ln117_277_reg_25696[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_199_reg_25649(4),
      I1 => or_ln127_131_fu_21579_p3(0),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(0),
      I3 => \xor_ln117_277_reg_25696_reg[7]_0\(0),
      I4 => x_assign_201_reg_25665(0),
      I5 => q0_reg_i_44_0(0),
      O => \^xor_ln117_237_reg_25053_reg[7]\(0)
    );
\xor_ln117_277_reg_25696[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_199_reg_25649(5),
      I1 => or_ln127_131_fu_21579_p3(1),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(1),
      I3 => \xor_ln117_277_reg_25696_reg[7]_0\(1),
      I4 => x_assign_201_reg_25665(1),
      I5 => q0_reg_i_44_0(1),
      O => \^xor_ln117_237_reg_25053_reg[7]\(1)
    );
\xor_ln117_277_reg_25696[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q0_reg_i_44_0(2),
      I1 => x_assign_201_reg_25665(2),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(2),
      I3 => \xor_ln117_277_reg_25696_reg[7]_0\(2),
      I4 => or_ln127_132_fu_21585_p3(0),
      I5 => or_ln127_131_fu_21579_p3(2),
      O => \^xor_ln117_237_reg_25053_reg[7]\(2)
    );
\xor_ln117_277_reg_25696[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(2),
      I1 => or_ln127_131_fu_21579_p3(4),
      I2 => or_ln127_133_fu_21591_p3(0),
      I3 => or_ln127_131_fu_21579_p3(6),
      I4 => \xor_ln117_277_reg_25696_reg[7]_0\(4),
      I5 => \xor_ln117_277_reg_25696_reg[7]\(4),
      O => \^xor_ln117_237_reg_25053_reg[7]\(3)
    );
\xor_ln117_277_reg_25696[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_132_fu_21585_p3(3),
      I1 => or_ln127_131_fu_21579_p3(5),
      I2 => or_ln127_133_fu_21591_p3(1),
      I3 => or_ln127_131_fu_21579_p3(7),
      I4 => \xor_ln117_277_reg_25696_reg[7]_0\(5),
      I5 => \xor_ln117_277_reg_25696_reg[7]\(5),
      O => \^xor_ln117_237_reg_25053_reg[7]\(4)
    );
\xor_ln117_277_reg_25696[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_277_reg_25696_reg[7]_0\(6),
      I1 => \xor_ln117_277_reg_25696_reg[7]\(6),
      I2 => or_ln127_131_fu_21579_p3(6),
      I3 => or_ln127_132_fu_21585_p3(4),
      I4 => or_ln127_131_fu_21579_p3(0),
      I5 => x_assign_201_reg_25665(4),
      O => \^xor_ln117_237_reg_25053_reg[7]\(5)
    );
\xor_ln117_277_reg_25696[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_277_reg_25696_reg[7]_0\(7),
      I1 => \xor_ln117_277_reg_25696_reg[7]\(7),
      I2 => or_ln127_131_fu_21579_p3(7),
      I3 => or_ln127_132_fu_21585_p3(5),
      I4 => or_ln127_131_fu_21579_p3(1),
      I5 => x_assign_201_reg_25665(5),
      O => \^xor_ln117_237_reg_25053_reg[7]\(6)
    );
\xor_ln117_28_reg_22801[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_28_reg_22801_reg[7]_0\(0),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(0),
      I2 => x_assign_13_reg_22764(7),
      I3 => \^q3_reg_1\(4),
      I4 => \^q3_reg_1\(5),
      I5 => or_ln127_10_fu_3386_p3(1),
      O => \pt_load_8_reg_22487_reg[7]\(0)
    );
\xor_ln117_28_reg_22801[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_28_reg_22801_reg[7]_0\(1),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(1),
      I2 => \^q3_reg_1\(5),
      I3 => x_assign_13_reg_22764(0),
      I4 => \^q3_reg_1\(0),
      I5 => \xor_ln117_30_reg_22813_reg[3]\(0),
      O => \pt_load_8_reg_22487_reg[7]\(1)
    );
\xor_ln117_28_reg_22801[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_11\,
      I1 => \xor_ln117_30_reg_22813_reg[3]\(1),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(2),
      I3 => \xor_ln117_28_reg_22801_reg[7]_0\(2),
      I4 => \xor_ln117_29_reg_22807_reg[4]\(0),
      I5 => \^q3_reg_12\,
      O => \pt_load_8_reg_22487_reg[7]\(2)
    );
\xor_ln117_28_reg_22801[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_9\,
      I1 => \xor_ln117_29_reg_22807_reg[4]\(1),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(3),
      I3 => \xor_ln117_28_reg_22801_reg[7]_0\(3),
      I4 => \xor_ln117_30_reg_22813_reg[3]\(2),
      I5 => \^q3_reg_6\,
      O => \pt_load_8_reg_22487_reg[7]\(3)
    );
\xor_ln117_28_reg_22801[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_18\,
      I1 => \xor_ln117_29_reg_22807_reg[4]\(2),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(4),
      I3 => \xor_ln117_28_reg_22801_reg[7]_0\(4),
      I4 => or_ln127_10_fu_3386_p3(5),
      I5 => \^q3_reg_8\,
      O => \pt_load_8_reg_22487_reg[7]\(4)
    );
\xor_ln117_28_reg_22801[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => clefia_s1_q4(2),
      I2 => \^q3_reg_1\(5),
      O => \^q3_reg_18\
    );
\xor_ln117_28_reg_22801[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_8\,
      I1 => x_assign_13_reg_22764(4),
      I2 => \xor_ln117_28_reg_22801_reg[7]\(5),
      I3 => \xor_ln117_28_reg_22801_reg[7]_0\(5),
      I4 => or_ln127_10_fu_3386_p3(6),
      I5 => \^q3_reg_1\(2),
      O => \pt_load_8_reg_22487_reg[7]\(5)
    );
\xor_ln117_28_reg_22801[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_13_reg_22764(5),
      I1 => \^q3_reg_1\(2),
      I2 => or_ln127_10_fu_3386_p3(7),
      I3 => \^q3_reg_1\(3),
      I4 => \xor_ln117_28_reg_22801_reg[7]_0\(6),
      I5 => \xor_ln117_28_reg_22801_reg[7]\(6),
      O => \pt_load_8_reg_22487_reg[7]\(6)
    );
\xor_ln117_28_reg_22801[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_28_reg_22801_reg[7]_0\(7),
      I1 => \xor_ln117_28_reg_22801_reg[7]\(7),
      I2 => x_assign_13_reg_22764(6),
      I3 => \^q3_reg_1\(3),
      I4 => \^q3_reg_1\(4),
      I5 => or_ln127_10_fu_3386_p3(0),
      O => \pt_load_8_reg_22487_reg[7]\(7)
    );
\xor_ln117_295_reg_25607[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(0),
      I1 => x_assign_186_reg_25475(0),
      I2 => x_assign_184_reg_25459(4),
      I3 => x_assign_187_reg_25481(4),
      I4 => \xor_ln117_295_reg_25607_reg[7]\(0),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(0),
      O => \^x_assign_187_reg_25481_reg[0]\
    );
\xor_ln117_295_reg_25607[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(1),
      I1 => x_assign_186_reg_25475(1),
      I2 => x_assign_184_reg_25459(5),
      I3 => x_assign_187_reg_25481(5),
      I4 => \xor_ln117_295_reg_25607_reg[7]\(1),
      I5 => \xor_ln117_157_reg_24171_reg[7]_0\(1),
      O => \^x_assign_187_reg_25481_reg[1]\
    );
\xor_ln117_295_reg_25607[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_186_reg_25475(2),
      I1 => x_assign_187_reg_25481(2),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(2),
      I3 => \xor_ln117_295_reg_25607_reg[7]\(2),
      I4 => or_ln127_123_fu_20771_p3(0),
      I5 => or_ln127_124_fu_20777_p3(0),
      O => \^x_assign_186_reg_25475_reg[2]\
    );
\xor_ln117_295_reg_25607[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_186_reg_25475(3),
      I1 => x_assign_187_reg_25481(3),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(3),
      I3 => \xor_ln117_295_reg_25607_reg[7]\(3),
      I4 => or_ln127_123_fu_20771_p3(1),
      I5 => or_ln127_124_fu_20777_p3(1),
      O => \^x_assign_186_reg_25475_reg[3]\
    );
\xor_ln117_295_reg_25607[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_295_reg_25607_reg[7]\(4),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(4),
      I2 => or_ln127_126_fu_20789_p3(0),
      I3 => or_ln127_124_fu_20777_p3(4),
      I4 => or_ln127_123_fu_20771_p3(2),
      I5 => or_ln127_124_fu_20777_p3(2),
      O => \^xor_ln117_219_reg_24855_reg[4]\
    );
\xor_ln117_295_reg_25607[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_295_reg_25607_reg[7]\(5),
      I1 => \xor_ln117_157_reg_24171_reg[7]_0\(5),
      I2 => or_ln127_126_fu_20789_p3(1),
      I3 => or_ln127_124_fu_20777_p3(5),
      I4 => or_ln127_123_fu_20771_p3(3),
      I5 => or_ln127_124_fu_20777_p3(3),
      O => \^xor_ln117_219_reg_24855_reg[5]\
    );
\xor_ln117_295_reg_25607[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_187_reg_25481(4),
      I1 => x_assign_186_reg_25475(4),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(6),
      I3 => \xor_ln117_295_reg_25607_reg[7]\(6),
      I4 => or_ln127_123_fu_20771_p3(4),
      I5 => or_ln127_124_fu_20777_p3(4),
      O => \^x_assign_187_reg_25481_reg[6]\
    );
\xor_ln117_295_reg_25607[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_187_reg_25481(5),
      I1 => x_assign_186_reg_25475(5),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(7),
      I3 => \xor_ln117_295_reg_25607_reg[7]\(7),
      I4 => or_ln127_123_fu_20771_p3(5),
      I5 => or_ln127_124_fu_20777_p3(5),
      O => \^x_assign_187_reg_25481_reg[7]\
    );
\xor_ln117_297_reg_25617[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_297_reg_25617_reg[7]\(0),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(0),
      I2 => x_assign_184_reg_25459(4),
      I3 => x_assign_187_reg_25481(4),
      I4 => x_assign_184_reg_25459(0),
      I5 => x_assign_189_reg_25497(0),
      O => \^xor_ln117_221_reg_24865_reg[0]\
    );
\xor_ln117_297_reg_25617[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_297_reg_25617_reg[7]\(1),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(1),
      I2 => x_assign_184_reg_25459(5),
      I3 => x_assign_187_reg_25481(5),
      I4 => x_assign_184_reg_25459(1),
      I5 => x_assign_189_reg_25497(1),
      O => \^xor_ln117_221_reg_24865_reg[1]\
    );
\xor_ln117_297_reg_25617[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_124_fu_20777_p3(0),
      I1 => or_ln127_123_fu_20771_p3(0),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(2),
      I3 => \xor_ln117_297_reg_25617_reg[7]\(2),
      I4 => x_assign_184_reg_25459(2),
      I5 => x_assign_189_reg_25497(2),
      O => \^trunc_ln127_314_reg_25487_reg[1]\
    );
\xor_ln117_297_reg_25617[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_124_fu_20777_p3(1),
      I1 => or_ln127_123_fu_20771_p3(1),
      I2 => \xor_ln117_156_reg_24166_reg[7]_0\(3),
      I3 => \xor_ln117_297_reg_25617_reg[7]\(3),
      I4 => x_assign_184_reg_25459(3),
      I5 => x_assign_189_reg_25497(3),
      O => \^trunc_ln127_314_reg_25487_reg[2]\
    );
\xor_ln117_297_reg_25617[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_123_fu_20771_p3(2),
      I1 => or_ln127_124_fu_20777_p3(2),
      I2 => or_ln127_125_fu_20783_p3(0),
      I3 => or_ln127_123_fu_20771_p3(4),
      I4 => \xor_ln117_297_reg_25617_reg[7]\(4),
      I5 => \xor_ln117_156_reg_24166_reg[7]_0\(4),
      O => \^trunc_ln127_310_reg_25465_reg[3]\
    );
\xor_ln117_297_reg_25617[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_123_fu_20771_p3(3),
      I1 => or_ln127_124_fu_20777_p3(3),
      I2 => or_ln127_125_fu_20783_p3(1),
      I3 => or_ln127_123_fu_20771_p3(5),
      I4 => \xor_ln117_297_reg_25617_reg[7]\(5),
      I5 => \xor_ln117_156_reg_24166_reg[7]_0\(5),
      O => \^trunc_ln127_310_reg_25465_reg[4]\
    );
\xor_ln117_297_reg_25617[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_297_reg_25617_reg[7]\(6),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(6),
      I2 => or_ln127_123_fu_20771_p3(4),
      I3 => or_ln127_124_fu_20777_p3(4),
      I4 => x_assign_184_reg_25459(4),
      I5 => x_assign_189_reg_25497(4),
      O => \^xor_ln117_221_reg_24865_reg[6]\
    );
\xor_ln117_297_reg_25617[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_297_reg_25617_reg[7]\(7),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(7),
      I2 => or_ln127_123_fu_20771_p3(5),
      I3 => or_ln127_124_fu_20777_p3(5),
      I4 => x_assign_184_reg_25459(5),
      I5 => x_assign_189_reg_25497(5),
      O => \^xor_ln117_221_reg_24865_reg[7]\
    );
\xor_ln117_29_reg_22807[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_29_reg_22807_reg[7]_0\(0),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(0),
      I2 => x_assign_13_reg_22764(7),
      I3 => \^q3_reg_1\(4),
      I4 => or_ln127_8_fu_3380_p3(0),
      I5 => x_assign_13_reg_22764(0),
      O => \pt_load_9_reg_22518_reg[7]\(0)
    );
\xor_ln117_29_reg_22807[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_29_reg_22807_reg[7]_0\(1),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(1),
      I2 => \^q3_reg_1\(5),
      I3 => x_assign_13_reg_22764(0),
      I4 => x_assign_15_reg_22690(0),
      I5 => x_assign_13_reg_22764(1),
      O => \pt_load_9_reg_22518_reg[7]\(1)
    );
\xor_ln117_29_reg_22807[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_12\,
      I1 => \xor_ln117_29_reg_22807_reg[4]\(0),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(2),
      I3 => \xor_ln117_29_reg_22807_reg[7]_0\(2),
      I4 => x_assign_15_reg_22690(1),
      I5 => x_assign_13_reg_22764(2),
      O => \pt_load_9_reg_22518_reg[7]\(2)
    );
\xor_ln117_29_reg_22807[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_9\,
      I1 => \xor_ln117_29_reg_22807_reg[4]\(1),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(3),
      I3 => \xor_ln117_29_reg_22807_reg[7]_0\(3),
      I4 => x_assign_15_reg_22690(2),
      I5 => x_assign_13_reg_22764(3),
      O => \pt_load_9_reg_22518_reg[7]\(3)
    );
\xor_ln117_29_reg_22807[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^q3_reg_18\,
      I1 => \xor_ln117_29_reg_22807_reg[4]\(2),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(4),
      I3 => \xor_ln117_29_reg_22807_reg[7]_0\(4),
      I4 => or_ln127_8_fu_3380_p3(4),
      I5 => x_assign_13_reg_22764(4),
      O => \pt_load_9_reg_22518_reg[7]\(4)
    );
\xor_ln117_29_reg_22807[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_8\,
      I1 => x_assign_13_reg_22764(4),
      I2 => \xor_ln117_29_reg_22807_reg[7]\(5),
      I3 => \xor_ln117_29_reg_22807_reg[7]_0\(5),
      I4 => or_ln127_8_fu_3380_p3(5),
      I5 => x_assign_13_reg_22764(5),
      O => \pt_load_9_reg_22518_reg[7]\(5)
    );
\xor_ln117_29_reg_22807[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_29_reg_22807_reg[7]_0\(6),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(6),
      I2 => x_assign_13_reg_22764(5),
      I3 => \^q3_reg_1\(2),
      I4 => or_ln127_8_fu_3380_p3(6),
      I5 => x_assign_13_reg_22764(6),
      O => \pt_load_9_reg_22518_reg[7]\(6)
    );
\xor_ln117_29_reg_22807[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_29_reg_22807_reg[7]_0\(7),
      I1 => \xor_ln117_29_reg_22807_reg[7]\(7),
      I2 => x_assign_13_reg_22764(6),
      I3 => \^q3_reg_1\(3),
      I4 => x_assign_15_reg_22690(3),
      I5 => x_assign_13_reg_22764(7),
      O => \pt_load_9_reg_22518_reg[7]\(7)
    );
\xor_ln117_30_reg_22813[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]_0\(0),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(0),
      I2 => \^q3_reg_1\(5),
      I3 => or_ln127_10_fu_3386_p3(1),
      I4 => x_assign_15_reg_22690(3),
      I5 => or_ln127_10_fu_3386_p3(0),
      O => \pt_load_10_reg_22549_reg[7]\(0)
    );
\xor_ln117_30_reg_22813[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]_0\(1),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(1),
      I2 => \^q3_reg_1\(0),
      I3 => \xor_ln117_30_reg_22813_reg[3]\(0),
      I4 => or_ln127_10_fu_3386_p3(1),
      I5 => or_ln127_8_fu_3380_p3(0),
      O => \pt_load_10_reg_22549_reg[7]\(1)
    );
\xor_ln117_30_reg_22813[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_11\,
      I1 => \xor_ln117_30_reg_22813_reg[3]\(1),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_30_reg_22813_reg[7]_0\(2),
      I4 => or_ln127_8_fu_3380_p3(1),
      I5 => or_ln127_10_fu_3386_p3(2),
      O => \pt_load_10_reg_22549_reg[7]\(2)
    );
\xor_ln117_30_reg_22813[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_6\,
      I1 => \xor_ln117_30_reg_22813_reg[3]\(2),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_30_reg_22813_reg[7]_0\(3),
      I4 => or_ln127_8_fu_3380_p3(2),
      I5 => or_ln127_10_fu_3386_p3(3),
      O => \pt_load_10_reg_22549_reg[7]\(3)
    );
\xor_ln117_30_reg_22813[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_8\,
      I1 => or_ln127_10_fu_3386_p3(5),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I3 => \xor_ln117_30_reg_22813_reg[7]_0\(4),
      I4 => or_ln127_8_fu_3380_p3(3),
      I5 => or_ln127_10_fu_3386_p3(4),
      O => \pt_load_10_reg_22549_reg[7]\(4)
    );
\xor_ln117_30_reg_22813[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]_0\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_10_fu_3386_p3(6),
      I3 => \^q3_reg_1\(2),
      I4 => or_ln127_10_fu_3386_p3(5),
      I5 => or_ln127_8_fu_3380_p3(4),
      O => \pt_load_10_reg_22549_reg[7]\(5)
    );
\xor_ln117_30_reg_22813[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]_0\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => or_ln127_10_fu_3386_p3(7),
      I3 => \^q3_reg_1\(3),
      I4 => or_ln127_10_fu_3386_p3(6),
      I5 => or_ln127_8_fu_3380_p3(5),
      O => \pt_load_10_reg_22549_reg[7]\(6)
    );
\xor_ln117_30_reg_22813[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_30_reg_22813_reg[7]_0\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => \^q3_reg_1\(4),
      I3 => or_ln127_10_fu_3386_p3(0),
      I4 => or_ln127_10_fu_3386_p3(7),
      I5 => or_ln127_8_fu_3380_p3(6),
      O => \pt_load_10_reg_22549_reg[7]\(7)
    );
\xor_ln117_31_reg_22819[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(0),
      I1 => \xor_ln117_31_reg_22819_reg[7]_0\(0),
      I2 => x_assign_15_reg_22690(3),
      I3 => or_ln127_10_fu_3386_p3(0),
      I4 => or_ln127_8_fu_3380_p3(0),
      I5 => x_assign_13_reg_22764(0),
      O => q3_reg_17(0)
    );
\xor_ln117_31_reg_22819[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_8_fu_3380_p3(0),
      I1 => or_ln127_10_fu_3386_p3(1),
      I2 => x_assign_15_reg_22690(0),
      I3 => x_assign_13_reg_22764(1),
      I4 => \xor_ln117_31_reg_22819_reg[7]_0\(1),
      I5 => \^q3_reg_1\(1),
      O => q3_reg_17(1)
    );
\xor_ln117_31_reg_22819[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_13_reg_22764(2),
      I1 => x_assign_15_reg_22690(1),
      I2 => \xor_ln117_31_reg_22819_reg[7]_0\(2),
      I3 => clefia_s1_q4(2),
      I4 => or_ln127_8_fu_3380_p3(1),
      I5 => or_ln127_10_fu_3386_p3(2),
      O => q3_reg_17(2)
    );
\xor_ln117_31_reg_22819[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_13_reg_22764(3),
      I1 => x_assign_15_reg_22690(2),
      I2 => \xor_ln117_31_reg_22819_reg[7]_0\(3),
      I3 => clefia_s1_q4(3),
      I4 => or_ln127_8_fu_3380_p3(2),
      I5 => or_ln127_10_fu_3386_p3(3),
      O => q3_reg_17(3)
    );
\xor_ln117_31_reg_22819[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(2),
      I1 => \xor_ln117_31_reg_22819_reg[7]_0\(4),
      I2 => or_ln127_8_fu_3380_p3(3),
      I3 => or_ln127_10_fu_3386_p3(4),
      I4 => or_ln127_8_fu_3380_p3(4),
      I5 => x_assign_13_reg_22764(4),
      O => q3_reg_17(4)
    );
\xor_ln117_31_reg_22819[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(3),
      I1 => \xor_ln117_31_reg_22819_reg[7]_0\(5),
      I2 => or_ln127_10_fu_3386_p3(5),
      I3 => or_ln127_8_fu_3380_p3(4),
      I4 => or_ln127_8_fu_3380_p3(5),
      I5 => x_assign_13_reg_22764(5),
      O => q3_reg_17(5)
    );
\xor_ln117_31_reg_22819[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \xor_ln117_31_reg_22819_reg[7]_0\(6),
      I2 => or_ln127_10_fu_3386_p3(6),
      I3 => or_ln127_8_fu_3380_p3(5),
      I4 => or_ln127_8_fu_3380_p3(6),
      I5 => x_assign_13_reg_22764(6),
      O => q3_reg_17(6)
    );
\xor_ln117_31_reg_22819[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \xor_ln117_31_reg_22819_reg[7]_0\(7),
      I2 => or_ln127_10_fu_3386_p3(7),
      I3 => or_ln127_8_fu_3380_p3(6),
      I4 => x_assign_15_reg_22690(3),
      I5 => x_assign_13_reg_22764(7),
      O => q3_reg_17(7)
    );
\xor_ln117_44_reg_22908[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_44_reg_22908_reg[3]\(0),
      I1 => DOBDO(6),
      I2 => \^q3_reg_0\(7),
      I3 => \^q3_reg_1\(5),
      I4 => \xor_ln117_44_reg_22908_reg[7]\(0),
      I5 => \^q3_reg_0\(6),
      O => q3_reg_13(0)
    );
\xor_ln117_44_reg_22908[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_44_reg_22908_reg[7]\(1),
      I1 => \^q3_reg_0\(7),
      I2 => \xor_ln117_44_reg_22908_reg[3]\(1),
      I3 => DOBDO(7),
      I4 => \^q3_reg_0\(0),
      I5 => \^q3_reg_1\(0),
      O => q3_reg_13(1)
    );
\xor_ln117_44_reg_22908[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_5\,
      I1 => \^q3_reg_11\,
      I2 => \xor_ln117_44_reg_22908_reg[3]\(2),
      I3 => \xor_ln117_45_reg_22914_reg[2]_0\,
      I4 => \xor_ln117_44_reg_22908_reg[7]\(2),
      I5 => \^q3_reg_14\(0),
      O => q3_reg_13(2)
    );
\xor_ln117_44_reg_22908[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_44_reg_22908_reg[3]\(3),
      I1 => \xor_ln117_45_reg_22914_reg[3]\,
      I2 => \xor_ln117_44_reg_22908_reg[7]\(3),
      I3 => \^q3_reg_10\(0),
      I4 => \^q3_reg_6\,
      I5 => \^q3_reg_15\,
      O => q3_reg_13(3)
    );
\xor_ln117_44_reg_22908[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_44_reg_22908_reg[5]\(3),
      I1 => \xor_ln117_44_reg_22908_reg[5]_0\(0),
      I2 => \^q3_reg_7\,
      I3 => \^q3_reg_8\,
      I4 => \^q3_reg_14\(2),
      I5 => \xor_ln117_44_reg_22908_reg[7]\(4),
      O => q3_reg_13(4)
    );
\xor_ln117_44_reg_22908[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_7\,
      I1 => \xor_ln117_44_reg_22908_reg[7]\(5),
      I2 => \xor_ln117_44_reg_22908_reg[5]\(4),
      I3 => \xor_ln117_44_reg_22908_reg[5]_0\(1),
      I4 => \^q3_reg_0\(4),
      I5 => \^q3_reg_1\(2),
      O => q3_reg_13(5)
    );
\xor_ln117_44_reg_22908[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_44_reg_22908_reg[5]\(0),
      I1 => DOBDO(4),
      I2 => \^q3_reg_0\(5),
      I3 => \^q3_reg_1\(3),
      I4 => \xor_ln117_44_reg_22908_reg[7]\(6),
      I5 => \^q3_reg_0\(4),
      O => q3_reg_13(6)
    );
\xor_ln117_44_reg_22908[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \^q3_reg_0\(6),
      I2 => \^q3_reg_0\(5),
      I3 => \xor_ln117_44_reg_22908_reg[7]\(7),
      I4 => \xor_ln117_44_reg_22908_reg[5]\(1),
      I5 => DOBDO(5),
      O => q3_reg_13(7)
    );
\xor_ln117_45_reg_22914[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_45_reg_22914_reg[3]_0\(0),
      I1 => clefia_s1_q4(2),
      I2 => \xor_ln117_45_reg_22914_reg[2]\,
      I3 => \^q3_reg_0\(6),
      I4 => \^q3_reg_0\(0),
      I5 => \xor_ln117_45_reg_22914_reg[2]_0\,
      O => q3_reg_4(0)
    );
\xor_ln117_45_reg_22914[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_45_reg_22914_reg[3]\,
      I1 => \^q3_reg_0\(6),
      I2 => \^q3_reg_5\,
      I3 => clefia_s1_q4(3),
      I4 => \xor_ln117_45_reg_22914_reg[3]_0\(1),
      I5 => \xor_ln117_45_reg_22914_reg[3]_1\,
      O => q3_reg_4(1)
    );
\xor_ln117_46_reg_22920[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(5),
      I1 => \^q3_reg_0\(7),
      I2 => \xor_ln117_44_reg_22908_reg[5]\(0),
      I3 => DOBDO(0),
      I4 => \^q3_reg_1\(4),
      I5 => \xor_ln117_46_reg_22920_reg[7]_0\(0),
      O => \xor_ln117_22_reg_22835_reg[7]\(0)
    );
\xor_ln117_46_reg_22920[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \xor_ln117_44_reg_22908_reg[5]\(1),
      I2 => \^q3_reg_1\(5),
      I3 => \xor_ln117_46_reg_22920_reg[7]_0\(1),
      I4 => \^q3_reg_0\(0),
      I5 => \^q3_reg_1\(0),
      O => \xor_ln117_22_reg_22835_reg[7]\(1)
    );
\xor_ln117_46_reg_22920[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_11\,
      I1 => \^q3_reg_5\,
      I2 => \xor_ln117_44_reg_22908_reg[5]\(2),
      I3 => DOBDO(2),
      I4 => \xor_ln117_46_reg_22920_reg[7]_0\(2),
      I5 => \^q3_reg_12\,
      O => \xor_ln117_22_reg_22835_reg[7]\(2)
    );
\xor_ln117_46_reg_22920[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[3]\,
      I1 => DOBDO(3),
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(3),
      I3 => \^q3_reg_9\,
      I4 => \^q3_reg_10\(0),
      I5 => \^q3_reg_6\,
      O => \xor_ln117_22_reg_22835_reg[7]\(3)
    );
\xor_ln117_46_reg_22920[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \^q3_reg_1\(1),
      I2 => \^q3_reg_1\(5),
      O => \^q3_reg_9\
    );
\xor_ln117_46_reg_22920[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^q3_reg_1\(4),
      I1 => \^q3_reg_6\,
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(4),
      I3 => \xor_ln117_46_reg_22920_reg[4]\,
      I4 => \^q3_reg_7\,
      I5 => \^q3_reg_8\,
      O => \xor_ln117_22_reg_22835_reg[7]\(4)
    );
\xor_ln117_46_reg_22920[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[5]\,
      I1 => \xor_ln117_44_reg_22908_reg[3]\(3),
      I2 => \xor_ln117_46_reg_22920_reg[7]_0\(5),
      I3 => \^q3_reg_8\,
      I4 => \^q3_reg_0\(4),
      I5 => \^q3_reg_1\(2),
      O => \xor_ln117_22_reg_22835_reg[7]\(5)
    );
\xor_ln117_46_reg_22920[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \xor_ln117_44_reg_22908_reg[5]\(3),
      I2 => \^q3_reg_0\(5),
      I3 => \^q3_reg_1\(3),
      I4 => \^q3_reg_1\(2),
      I5 => \xor_ln117_46_reg_22920_reg[7]_0\(6),
      O => \xor_ln117_22_reg_22835_reg[7]\(6)
    );
\xor_ln117_46_reg_22920[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_46_reg_22920_reg[7]_0\(7),
      I1 => \^q3_reg_1\(3),
      I2 => \^q3_reg_0\(6),
      I3 => \^q3_reg_1\(4),
      I4 => \xor_ln117_44_reg_22908_reg[5]\(4),
      I5 => DOBDO(7),
      O => \xor_ln117_22_reg_22835_reg[7]\(7)
    );
\xor_ln117_60_reg_23058[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_29_reg_22807_reg[7]\(3),
      I1 => \xor_ln117_60_reg_23058_reg[3]\(0),
      I2 => \xor_ln117_60_reg_23058_reg[3]_0\(0),
      I3 => \xor_ln117_60_reg_23058_reg[3]_1\(0),
      I4 => \xor_ln117_60_reg_23058_reg[3]_2\(0),
      I5 => \xor_ln117_60_reg_23058_reg[3]_3\(0),
      O => \^reg_1820_reg[3]\
    );
\xor_ln117_61_reg_23026[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => \^q2_reg_0\(1),
      I2 => \^q2_reg_0\(7),
      O => \^q2_reg_2\
    );
\xor_ln117_61_reg_23026[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q2_reg_0\(6),
      I1 => \^q2_reg_0\(2),
      I2 => \^q2_reg_0\(7),
      O => q2_reg_7
    );
\xor_ln117_63_reg_23032[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q3_reg_0\(6),
      I1 => \^q3_reg_0\(7),
      I2 => \^q3_reg_0\(1),
      O => \^q3_reg_15\
    );
\xor_ln117_75_reg_23220[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_20_reg_23112(0),
      I1 => or_ln127_22_reg_23130(1),
      I2 => \xor_ln117_157_reg_24171_reg[7]_0\(7),
      I3 => \xor_ln117_75_reg_23220_reg[7]\(0),
      I4 => x_assign_28_reg_23088(5),
      I5 => or_ln127_20_reg_23112(2),
      O => \^or_ln127_20_reg_23112_reg[1]\
    );
\xor_ln117_76_reg_23225[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_11_reg_22653_reg[4]\,
      I1 => \xor_ln117_277_reg_25696_reg[7]\(4),
      I2 => x_assign_49_reg_23142(4),
      I3 => or_ln127_33_fu_6234_p3(4),
      I4 => \xor_ln117_76_reg_23225_reg[4]\(2),
      I5 => \xor_ln117_76_reg_23225_reg[4]_0\(2),
      O => \^reg_1854_reg[4]\(0)
    );
\xor_ln117_76_reg_23225[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_76_reg_23225_reg[4]_1\(0),
      I1 => \xor_ln117_204_reg_24672_reg[7]_0\(4),
      I2 => or_ln127_22_reg_23130(6),
      I3 => or_ln127_20_reg_23112(1),
      I4 => or_ln127_21_reg_23124(2),
      I5 => or_ln127_22_reg_23130(4),
      O => \^xor_ln117_11_reg_22653_reg[4]\
    );
\xor_ln117_77_reg_23230[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_77_reg_23230_reg[1]\(0),
      I1 => \xor_ln117_156_reg_24166_reg[7]_0\(1),
      I2 => x_assign_28_reg_23088(7),
      I3 => or_ln127_20_reg_23112(0),
      I4 => x_assign_28_reg_23088(1),
      I5 => x_assign_33_reg_23118(1),
      O => \^xor_ln117_14_reg_22679_reg[1]\
    );
\xor_ln117_78_reg_23235[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_15_reg_22711_reg[0]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(0),
      I2 => or_ln127_34_fu_6240_p3(0),
      I3 => x_assign_51_reg_23174(3),
      I4 => or_ln127_33_fu_6234_p3(0),
      I5 => x_assign_49_reg_23142(0),
      O => \^reg_1883_reg[6]\(0)
    );
\xor_ln117_78_reg_23235[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_78_reg_23235_reg[7]_0\(0),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(0),
      I2 => x_assign_28_reg_23088(0),
      I3 => x_assign_33_reg_23118(0),
      I4 => x_assign_33_reg_23118(4),
      I5 => or_ln127_22_reg_23130(0),
      O => \^xor_ln117_15_reg_22711_reg[0]\
    );
\xor_ln117_78_reg_23235[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_15_reg_22711_reg[1]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(1),
      I2 => or_ln127_33_fu_6234_p3(0),
      I3 => or_ln127_34_fu_6240_p3(1),
      I4 => x_assign_51_reg_23174(0),
      I5 => x_assign_49_reg_23142(1),
      O => \^reg_1883_reg[6]\(1)
    );
\xor_ln117_78_reg_23235[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_78_reg_23235_reg[7]_0\(1),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(1),
      I2 => x_assign_28_reg_23088(1),
      I3 => x_assign_33_reg_23118(1),
      I4 => x_assign_33_reg_23118(5),
      I5 => or_ln127_22_reg_23130(1),
      O => \^xor_ln117_15_reg_22711_reg[1]\
    );
\xor_ln117_78_reg_23235[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_33_reg_23118(2),
      I1 => x_assign_28_reg_23088(2),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I3 => \xor_ln117_78_reg_23235_reg[7]_0\(2),
      I4 => or_ln127_21_reg_23124(0),
      I5 => or_ln127_22_reg_23130(2),
      O => \^x_assign_33_reg_23118_reg[2]\
    );
\xor_ln117_78_reg_23235[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_33_reg_23118(3),
      I1 => x_assign_28_reg_23088(3),
      I2 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I3 => \xor_ln117_78_reg_23235_reg[7]_0\(3),
      I4 => or_ln127_21_reg_23124(1),
      I5 => or_ln127_22_reg_23130(3),
      O => \^x_assign_33_reg_23118_reg[3]\
    );
\xor_ln117_78_reg_23235[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_28_reg_23088_reg[4]\,
      I1 => or_ln127_33_fu_6234_p3(3),
      I2 => or_ln127_34_fu_6240_p3(4),
      I3 => x_assign_49_reg_23142(4),
      I4 => or_ln127_33_fu_6234_p3(4),
      I5 => \xor_ln117_268_reg_25424_reg[7]\(4),
      O => \^reg_1883_reg[6]\(2)
    );
\xor_ln117_78_reg_23235[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_28_reg_23088(4),
      I1 => or_ln127_21_reg_23124(4),
      I2 => or_ln127_21_reg_23124(2),
      I3 => or_ln127_22_reg_23130(4),
      I4 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I5 => \xor_ln117_78_reg_23235_reg[7]_0\(4),
      O => \^x_assign_28_reg_23088_reg[4]\
    );
\xor_ln117_78_reg_23235[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_15_reg_22711_reg[5]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(5),
      I2 => or_ln127_33_fu_6234_p3(4),
      I3 => or_ln127_34_fu_6240_p3(5),
      I4 => or_ln127_33_fu_6234_p3(5),
      I5 => x_assign_49_reg_23142(5),
      O => \^reg_1883_reg[6]\(3)
    );
\xor_ln117_78_reg_23235[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_78_reg_23235_reg[7]_0\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_21_reg_23124(5),
      I3 => x_assign_28_reg_23088(5),
      I4 => or_ln127_21_reg_23124(3),
      I5 => or_ln127_22_reg_23130(5),
      O => \^xor_ln117_15_reg_22711_reg[5]\
    );
\xor_ln117_78_reg_23235[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_15_reg_22711_reg[6]\,
      I1 => \xor_ln117_268_reg_25424_reg[7]\(6),
      I2 => or_ln127_33_fu_6234_p3(5),
      I3 => or_ln127_34_fu_6240_p3(6),
      I4 => or_ln127_33_fu_6234_p3(6),
      I5 => x_assign_49_reg_23142(6),
      O => \^reg_1883_reg[6]\(4)
    );
\xor_ln117_78_reg_23235[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_78_reg_23235_reg[7]_0\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => x_assign_28_reg_23088(6),
      I3 => x_assign_33_reg_23118(4),
      I4 => or_ln127_21_reg_23124(4),
      I5 => or_ln127_22_reg_23130(6),
      O => \^xor_ln117_15_reg_22711_reg[6]\
    );
\xor_ln117_78_reg_23235[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_78_reg_23235_reg[7]_0\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_28_reg_23088(7),
      I3 => x_assign_33_reg_23118(5),
      I4 => or_ln127_21_reg_23124(5),
      I5 => or_ln127_22_reg_23130(7),
      O => \^xor_ln117_15_reg_22711_reg[7]\
    );
\xor_ln117_91_reg_23408[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[3]\(0),
      I1 => \xor_ln117_92_reg_23413_reg[3]_0\(0),
      I2 => x_assign_40_reg_23260(6),
      I3 => or_ln127_28_fu_7184_p3(0),
      I4 => \xor_ln117_91_reg_23408_reg[7]_0\(0),
      I5 => \xor_ln117_277_reg_25696_reg[7]\(0),
      O => \^x_assign_43_reg_23282_reg[0]\
    );
\xor_ln117_91_reg_23408[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[3]\(1),
      I1 => \xor_ln117_92_reg_23413_reg[3]_0\(1),
      I2 => x_assign_40_reg_23260(7),
      I3 => or_ln127_28_fu_7184_p3(1),
      I4 => \xor_ln117_91_reg_23408_reg[7]_0\(1),
      I5 => \xor_ln117_277_reg_25696_reg[7]\(1),
      O => \^x_assign_43_reg_23282_reg[1]\
    );
\xor_ln117_91_reg_23408[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_91_reg_23408_reg[5]_0\(0),
      I1 => or_ln127_28_fu_7184_p3(2),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(2),
      I3 => \xor_ln117_91_reg_23408_reg[7]_0\(2),
      I4 => \xor_ln117_92_reg_23413_reg[3]_0\(2),
      I5 => \xor_ln117_92_reg_23413_reg[3]\(2),
      O => \^trunc_ln127_70_reg_23266_reg[1]\
    );
\xor_ln117_91_reg_23408[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_91_reg_23408_reg[5]_0\(1),
      I1 => or_ln127_28_fu_7184_p3(3),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(3),
      I3 => \xor_ln117_91_reg_23408_reg[7]_0\(3),
      I4 => \xor_ln117_92_reg_23413_reg[3]_0\(3),
      I5 => \xor_ln117_92_reg_23413_reg[3]\(3),
      O => \^trunc_ln127_70_reg_23266_reg[2]\
    );
\xor_ln117_91_reg_23408[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_91_reg_23408_reg[7]_0\(4),
      I1 => \xor_ln117_277_reg_25696_reg[7]\(4),
      I2 => or_ln127_30_fu_7196_p3(6),
      I3 => or_ln127_28_fu_7184_p3(6),
      I4 => or_ln127_28_fu_7184_p3(4),
      I5 => \xor_ln117_91_reg_23408_reg[5]_0\(2),
      O => \^xor_ln117_28_reg_22801_reg[4]\
    );
\xor_ln117_91_reg_23408[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(7),
      I1 => or_ln127_30_fu_7196_p3(7),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(5),
      I3 => \xor_ln117_91_reg_23408_reg[7]_0\(5),
      I4 => or_ln127_28_fu_7184_p3(5),
      I5 => \xor_ln117_91_reg_23408_reg[5]_0\(3),
      O => \^trunc_ln127_74_reg_23288_reg[6]\
    );
\xor_ln117_91_reg_23408[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(0),
      I1 => or_ln127_30_fu_7196_p3(0),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(6),
      I3 => \xor_ln117_91_reg_23408_reg[7]_0\(6),
      I4 => x_assign_40_reg_23260(4),
      I5 => or_ln127_28_fu_7184_p3(6),
      O => \^tmp_149_reg_23293_reg[0]\
    );
\xor_ln117_91_reg_23408[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(1),
      I1 => or_ln127_30_fu_7196_p3(1),
      I2 => \xor_ln117_277_reg_25696_reg[7]\(7),
      I3 => \xor_ln117_91_reg_23408_reg[7]_0\(7),
      I4 => x_assign_40_reg_23260(5),
      I5 => or_ln127_28_fu_7184_p3(7),
      O => \^trunc_ln127_74_reg_23288_reg[0]\
    );
\xor_ln117_92_reg_23413[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[3]\(1),
      I1 => \xor_ln117_92_reg_23413_reg[3]_0\(1),
      I2 => x_assign_45_reg_23298(5),
      I3 => or_ln127_30_fu_7196_p3(1),
      I4 => \xor_ln117_92_reg_23413_reg[6]_0\(0),
      I5 => \xor_ln117_204_reg_24672_reg[7]_0\(1),
      O => \^x_assign_43_reg_23282_reg[1]_0\
    );
\xor_ln117_92_reg_23413[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[3]\(2),
      I1 => \xor_ln117_92_reg_23413_reg[3]_0\(2),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(2),
      I3 => \xor_ln117_92_reg_23413_reg[6]_0\(1),
      I4 => or_ln127_30_fu_7196_p3(2),
      I5 => or_ln127_29_fu_7190_p3(0),
      O => \^x_assign_43_reg_23282_reg[2]\
    );
\xor_ln117_92_reg_23413[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_92_reg_23413_reg[3]\(3),
      I1 => \xor_ln117_92_reg_23413_reg[3]_0\(3),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(3),
      I3 => \xor_ln117_92_reg_23413_reg[6]_0\(2),
      I4 => or_ln127_30_fu_7196_p3(3),
      I5 => or_ln127_29_fu_7190_p3(1),
      O => \^x_assign_43_reg_23282_reg[3]\
    );
\xor_ln117_92_reg_23413[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(6),
      I1 => or_ln127_30_fu_7196_p3(6),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(4),
      I3 => \xor_ln117_92_reg_23413_reg[6]_0\(3),
      I4 => or_ln127_30_fu_7196_p3(4),
      I5 => or_ln127_29_fu_7190_p3(2),
      O => \^trunc_ln127_74_reg_23288_reg[5]\
    );
\xor_ln117_92_reg_23413[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(0),
      I1 => or_ln127_30_fu_7196_p3(0),
      I2 => \xor_ln117_204_reg_24672_reg[7]_0\(6),
      I3 => \xor_ln117_92_reg_23413_reg[6]_0\(4),
      I4 => or_ln127_30_fu_7196_p3(6),
      I5 => or_ln127_29_fu_7190_p3(4),
      O => \^tmp_149_reg_23293_reg[0]_0\
    );
\xor_ln117_93_reg_23418[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_28_fu_7184_p3(4),
      I1 => \xor_ln117_91_reg_23408_reg[5]_0\(2),
      I2 => or_ln127_29_fu_7190_p3(4),
      I3 => x_assign_40_reg_23260(4),
      I4 => \xor_ln117_93_reg_23418_reg[4]\(0),
      I5 => \xor_ln117_268_reg_25424_reg[7]\(4),
      O => \^trunc_ln127_74_reg_23288_reg[3]\
    );
\xor_ln117_94_reg_23423[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(0),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(0),
      I2 => x_assign_45_reg_23298(0),
      I3 => x_assign_40_reg_23260(0),
      I4 => x_assign_45_reg_23298(4),
      I5 => or_ln127_30_fu_7196_p3(0),
      O => \^xor_ln117_31_reg_22819_reg[0]\
    );
\xor_ln117_94_reg_23423[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(1),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(1),
      I2 => x_assign_45_reg_23298(1),
      I3 => x_assign_40_reg_23260(1),
      I4 => x_assign_45_reg_23298(5),
      I5 => or_ln127_30_fu_7196_p3(1),
      O => \^xor_ln117_31_reg_22819_reg[1]\
    );
\xor_ln117_94_reg_23423[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[2]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(2),
      I2 => or_ln127_42_fu_7372_p3(2),
      I3 => or_ln127_41_fu_7366_p3(1),
      I4 => x_assign_63_reg_23362(1),
      I5 => x_assign_61_reg_23330(2),
      O => \^reg_1896_reg[7]_1\(0)
    );
\xor_ln117_94_reg_23423[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(2),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(2),
      I2 => x_assign_45_reg_23298(2),
      I3 => x_assign_40_reg_23260(2),
      I4 => or_ln127_30_fu_7196_p3(2),
      I5 => or_ln127_29_fu_7190_p3(0),
      O => \^xor_ln117_31_reg_22819_reg[2]\
    );
\xor_ln117_94_reg_23423[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[3]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(3),
      I2 => or_ln127_42_fu_7372_p3(3),
      I3 => or_ln127_41_fu_7366_p3(2),
      I4 => x_assign_63_reg_23362(2),
      I5 => x_assign_61_reg_23330(3),
      O => \^reg_1896_reg[7]_1\(1)
    );
\xor_ln117_94_reg_23423[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(3),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(3),
      I2 => x_assign_45_reg_23298(3),
      I3 => x_assign_40_reg_23260(3),
      I4 => or_ln127_30_fu_7196_p3(3),
      I5 => or_ln127_29_fu_7190_p3(1),
      O => \^xor_ln117_31_reg_22819_reg[3]\
    );
\xor_ln117_94_reg_23423[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(4),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(4),
      I2 => or_ln127_29_fu_7190_p3(4),
      I3 => x_assign_40_reg_23260(4),
      I4 => or_ln127_30_fu_7196_p3(4),
      I5 => or_ln127_29_fu_7190_p3(2),
      O => \^xor_ln117_31_reg_22819_reg[4]\
    );
\xor_ln117_94_reg_23423[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[5]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(5),
      I2 => or_ln127_41_fu_7366_p3(4),
      I3 => or_ln127_42_fu_7372_p3(5),
      I4 => or_ln127_41_fu_7366_p3(5),
      I5 => x_assign_61_reg_23330(5),
      O => \^reg_1896_reg[7]_1\(2)
    );
\xor_ln117_94_reg_23423[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(5),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(5),
      I2 => or_ln127_29_fu_7190_p3(5),
      I3 => x_assign_40_reg_23260(5),
      I4 => or_ln127_30_fu_7196_p3(5),
      I5 => or_ln127_29_fu_7190_p3(3),
      O => \^xor_ln117_31_reg_22819_reg[5]\
    );
\xor_ln117_94_reg_23423[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[6]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(6),
      I2 => or_ln127_41_fu_7366_p3(5),
      I3 => or_ln127_42_fu_7372_p3(6),
      I4 => or_ln127_41_fu_7366_p3(6),
      I5 => x_assign_61_reg_23330(6),
      O => \^reg_1896_reg[7]_1\(3)
    );
\xor_ln117_94_reg_23423[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(6),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(6),
      I2 => x_assign_40_reg_23260(6),
      I3 => x_assign_45_reg_23298(4),
      I4 => or_ln127_30_fu_7196_p3(6),
      I5 => or_ln127_29_fu_7190_p3(4),
      O => \^xor_ln117_31_reg_22819_reg[6]\
    );
\xor_ln117_94_reg_23423[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^xor_ln117_31_reg_22819_reg[7]\,
      I1 => \xor_ln117_142_reg_23987_reg[7]_0\(7),
      I2 => or_ln127_41_fu_7366_p3(6),
      I3 => or_ln127_42_fu_7372_p3(7),
      I4 => x_assign_63_reg_23362(3),
      I5 => x_assign_61_reg_23330(7),
      O => \^reg_1896_reg[7]_1\(4)
    );
\xor_ln117_94_reg_23423[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_94_reg_23423_reg[7]\(7),
      I1 => \xor_ln117_30_reg_22813_reg[7]\(7),
      I2 => x_assign_40_reg_23260(7),
      I3 => x_assign_45_reg_23298(5),
      I4 => or_ln127_30_fu_7196_p3(7),
      I5 => or_ln127_29_fu_7190_p3(5),
      O => \^xor_ln117_31_reg_22819_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln127_9_reg_22743_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_3_reg_22564_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_9_reg_22533_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln127_7_reg_22446_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \or_ln127_1_reg_22785_reg[7]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clefia_s1_ce4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    int_pt_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    \q1_reg[14]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[25]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    \q0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    x_assign_7_reg_22632 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_3_reg_22564 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_5_reg_22626_reg[0]\ : in STD_LOGIC;
    x_assign_5_reg_22595 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_9_reg_22533 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_23_reg_22882_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_5_reg_22626_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_23_reg_22882_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_21_reg_22795_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_2_reg_22409 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_6_reg_22471 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_s_reg_22440 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln_fu_2868_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_1_reg_22497 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_14_reg_22679_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_0 : in STD_LOGIC;
    q4_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_2 : in STD_LOGIC;
    q4_reg_3 : in STD_LOGIC;
    q3_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q3_reg_0 : in STD_LOGIC;
    q4_reg_4 : in STD_LOGIC;
    q4_reg_i_13_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_5 : in STD_LOGIC;
    q4_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[31]_1\ : in STD_LOGIC;
    q3_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q3_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_5 : in STD_LOGIC;
    \xor_ln117_5_reg_22626_reg[1]\ : in STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[2]\ : in STD_LOGIC;
    \xor_ln117_21_reg_22795_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_21_reg_22795_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_20_reg_22753_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_20_reg_22753_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_5_reg_22626_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_5_reg_22626_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_14_reg_22679_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_14_reg_22679_reg[3]\ : in STD_LOGIC;
    \xor_ln117_11_reg_22653_reg[4]\ : in STD_LOGIC;
    \xor_ln117_14_reg_22679_reg[5]\ : in STD_LOGIC;
    q3_reg_6 : in STD_LOGIC;
    \xor_ln117_5_reg_22626_reg[6]\ : in STD_LOGIC;
    q3_reg_7 : in STD_LOGIC;
    \xor_ln117_5_reg_22626_reg[7]_0\ : in STD_LOGIC;
    q3_reg_8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    int_pt_read : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[15]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clefia_s1_ce4\ : STD_LOGIC;
  signal \^int_pt_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_be1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal int_pt_ce1 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_2_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_0_i_3__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_0_i_6__0_n_0\ : STD_LOGIC;
  signal \mem_reg_0_3_0_0_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_in0_out__0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q0[31]_i_2_n_0\ : STD_LOGIC;
  signal \q0[31]_i_3_n_0\ : STD_LOGIC;
  signal q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q10__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q3_reg_i_105_n_0 : STD_LOGIC;
  signal q3_reg_i_106_n_0 : STD_LOGIC;
  signal q3_reg_i_107_n_0 : STD_LOGIC;
  signal \q3_reg_i_19__0_n_0\ : STD_LOGIC;
  signal q3_reg_i_52_n_0 : STD_LOGIC;
  signal q3_reg_i_53_n_0 : STD_LOGIC;
  signal q3_reg_i_55_n_0 : STD_LOGIC;
  signal q3_reg_i_57_n_0 : STD_LOGIC;
  signal q3_reg_i_58_n_0 : STD_LOGIC;
  signal q3_reg_i_59_n_0 : STD_LOGIC;
  signal q3_reg_i_60_n_0 : STD_LOGIC;
  signal q3_reg_i_61_n_0 : STD_LOGIC;
  signal q4_reg_i_13_n_0 : STD_LOGIC;
  signal q4_reg_i_14_n_0 : STD_LOGIC;
  signal q4_reg_i_15_n_0 : STD_LOGIC;
  signal q4_reg_i_16_n_0 : STD_LOGIC;
  signal q4_reg_i_17_n_0 : STD_LOGIC;
  signal q4_reg_i_18_n_0 : STD_LOGIC;
  signal q4_reg_i_19_n_0 : STD_LOGIC;
  signal q4_reg_i_20_n_0 : STD_LOGIC;
  signal q4_reg_i_21_n_0 : STD_LOGIC;
  signal q4_reg_i_22_n_0 : STD_LOGIC;
  signal q4_reg_i_23_n_0 : STD_LOGIC;
  signal q4_reg_i_24_n_0 : STD_LOGIC;
  signal q4_reg_i_25_n_0 : STD_LOGIC;
  signal q4_reg_i_28_n_0 : STD_LOGIC;
  signal q4_reg_i_29_n_0 : STD_LOGIC;
  signal q4_reg_i_30_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_0 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_0_i_4__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_0_i_5__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_0_i_6__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mem_reg_0_3_0_0_i_7__0\ : label is "soft_lutpair142";
  attribute RTL_RAM_BITS of mem_reg_0_3_10_10 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_10_10 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_10_10 : label is 3;
  attribute ram_offset of mem_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_3_11_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_11_11 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_11_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_3_12_12 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_12 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_12 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_3_13_13 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_13_13 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_13_13 : label is 3;
  attribute ram_offset of mem_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_3_14_14 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_14_14 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_14_14 : label is 3;
  attribute ram_offset of mem_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_3_15_15 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_15_15 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_15_15 : label is 3;
  attribute ram_offset of mem_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_3_16_16 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_16_16 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_16_16 : label is 3;
  attribute ram_offset of mem_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_3_17_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_17_17 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_17_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_3_18_18 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_18 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_18 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_3_19_19 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_19_19 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_19_19 : label is 3;
  attribute ram_offset of mem_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_3_1_1 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_1_1 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_1_1 : label is 3;
  attribute ram_offset of mem_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_3_20_20 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_20_20 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_20_20 : label is 3;
  attribute ram_offset of mem_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_3_21_21 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_21_21 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_21_21 : label is 3;
  attribute ram_offset of mem_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_3_22_22 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_22_22 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_22_22 : label is 3;
  attribute ram_offset of mem_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_3_23_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_23_23 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_23_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_3_24_24 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_24 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_24 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_3_25_25 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_25_25 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_25_25 : label is 3;
  attribute ram_offset of mem_reg_0_3_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_3_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_3_26_26 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_26_26 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_26_26 : label is 3;
  attribute ram_offset of mem_reg_0_3_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_3_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_3_27_27 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_27_27 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_27_27 : label is 3;
  attribute ram_offset of mem_reg_0_3_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_3_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_3_28_28 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_28_28 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_28_28 : label is 3;
  attribute ram_offset of mem_reg_0_3_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_3_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_3_29_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_29_29 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_29_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_3_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_3_2_2 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_2_2 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_2_2 : label is 3;
  attribute ram_offset of mem_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_3_30_30 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_30 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_30 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_3_31_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_31_31 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_31_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_3_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_3_3_3 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_3_3 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_3_3 : label is 3;
  attribute ram_offset of mem_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_3_4_4 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_4_4 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_4_4 : label is 3;
  attribute ram_offset of mem_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_3_5_5 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_5_5 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_5_5 : label is 3;
  attribute ram_offset of mem_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_3_6_6 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_6 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_6 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_3_7_7 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_7_7 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_7_7 : label is 3;
  attribute ram_offset of mem_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_3_8_8 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_8_8 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_8_8 : label is 3;
  attribute ram_offset of mem_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_3_9_9 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_9_9 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_9_9 : label is 3;
  attribute ram_offset of mem_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_3_9_9 : label is 9;
  attribute SOFT_HLUTNM of \pt_load_reg_22379[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q0[31]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair145";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[15]\ <= \^ap_cs_fsm_reg[15]\;
  \ap_CS_fsm_reg[1]\(0) <= \^ap_cs_fsm_reg[1]\(0);
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  ap_enable_reg_pp0_iter0_reg_reg(0) <= \^ap_enable_reg_pp0_iter0_reg_reg\(0);
  clefia_s1_ce4 <= \^clefia_s1_ce4\;
  int_pt_address1(1 downto 0) <= \^int_pt_address1\(1 downto 0);
mem_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00(0),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(0),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_WVALID,
      I4 => \q1_reg[0]_0\,
      I5 => ar_hs,
      O => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[15]\,
      I1 => q3_reg(13),
      I2 => q3_reg(12),
      I3 => q3_reg(10),
      I4 => q3_reg(11),
      I5 => \^ap_cs_fsm_reg[8]\,
      O => mem_reg_0_3_0_0_i_2_n_0
    );
\mem_reg_0_3_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => q3_reg(7),
      I1 => q3_reg(6),
      I2 => q3_reg(5),
      I3 => q3_reg(4),
      I4 => \mem_reg_0_3_0_0_i_6__0_n_0\,
      I5 => \mem_reg_0_3_0_0_i_7__0_n_0\,
      O => \mem_reg_0_3_0_0_i_3__0_n_0\
    );
\mem_reg_0_3_0_0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => q3_reg(15),
      I1 => q3_reg(14),
      O => \^ap_cs_fsm_reg[15]\
    );
mem_reg_0_3_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => \q0_reg[31]_2\(0),
      O => \^int_pt_address1\(0)
    );
\mem_reg_0_3_0_0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q3_reg(8),
      I1 => q3_reg(9),
      O => \^ap_cs_fsm_reg[8]\
    );
mem_reg_0_3_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => \q0_reg[31]_2\(1),
      O => \^int_pt_address1\(1)
    );
\mem_reg_0_3_0_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => q3_reg(9),
      I1 => q3_reg(8),
      I2 => q3_reg(11),
      I3 => q3_reg(10),
      O => \mem_reg_0_3_0_0_i_6__0_n_0\
    );
\mem_reg_0_3_0_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => q3_reg(12),
      I1 => q3_reg(13),
      I2 => q3_reg(14),
      I3 => q3_reg(15),
      O => \mem_reg_0_3_0_0_i_7__0_n_0\
    );
mem_reg_0_3_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00(10),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(10),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00(11),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(11),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00(12),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(12),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00(13),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(13),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00(14),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(14),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00(15),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(15),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00(16),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(16),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_WVALID,
      I4 => \q1_reg[0]_0\,
      I5 => ar_hs,
      O => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00(17),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(17),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00(18),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(18),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00(19),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(19),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00(1),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(1),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00(20),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(20),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00(21),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(21),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00(22),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(22),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00(23),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(23),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(16)
    );
mem_reg_0_3_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(24),
      DPO => q00(24),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(24),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
mem_reg_0_3_24_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_WVALID,
      I4 => \q1_reg[0]_0\,
      I5 => ar_hs,
      O => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_24_24_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \q1_reg[0]_0\,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(3),
      O => int_pt_be1(3)
    );
mem_reg_0_3_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(25),
      DPO => q00(25),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(25),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_3_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(26),
      DPO => q00(26),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(26),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_3_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(27),
      DPO => q00(27),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(27),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_3_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(28),
      DPO => q00(28),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(28),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_3_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(29),
      DPO => q00(29),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(29),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_3_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00(2),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(2),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(30),
      DPO => q00(30),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(30),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_3_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(31),
      DPO => q00(31),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(31),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(24)
    );
mem_reg_0_3_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => int_pt_be1(3),
      I1 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_3_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00(3),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(3),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00(4),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(4),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00(5),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(5),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00(6),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(6),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00(7),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(7),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(0)
    );
mem_reg_0_3_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00(8),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(8),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_control_WVALID,
      I4 => \q1_reg[0]_0\,
      I5 => ar_hs,
      O => \p_0_in0_out__0\(8)
    );
mem_reg_0_3_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00(9),
      DPRA0 => mem_reg_0_3_0_0_i_2_n_0,
      DPRA1 => \mem_reg_0_3_0_0_i_3__0_n_0\,
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => \q10__0\(9),
      WCLK => ap_clk,
      WE => \p_0_in0_out__0\(8)
    );
\pt_load_9_reg_22518[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => q3_reg(0),
      I2 => ap_start,
      I3 => q3_reg(6),
      O => \^ap_enable_reg_pp0_iter0_reg_reg\(0)
    );
\pt_load_reg_22379[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q3_reg(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q3_reg(0),
      I3 => ap_start,
      O => \^ap_cs_fsm_reg[1]\(0)
    );
\q0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^clefia_s1_ce4\,
      I1 => \^ap_enable_reg_pp0_iter0_reg_reg\(0),
      I2 => \^ap_cs_fsm_reg[1]\(0),
      I3 => \q0[31]_i_2_n_0\,
      I4 => \q0[31]_i_3_n_0\,
      I5 => \q0_reg[31]_1\,
      O => \^e\(0)
    );
\q0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACACACAC0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_start,
      I2 => q3_reg(0),
      I3 => q3_reg(3),
      I4 => q3_reg(10),
      I5 => q3_reg(9),
      O => \q0[31]_i_2_n_0\
    );
\q0[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => q3_reg(8),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q3_reg(0),
      I3 => ap_start,
      O => \q0[31]_i_3_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(0),
      Q => \q0_reg[31]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(10),
      Q => \q0_reg[31]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(11),
      Q => \q0_reg[31]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(12),
      Q => \q0_reg[31]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(13),
      Q => \q0_reg[31]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(14),
      Q => \q0_reg[31]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(15),
      Q => \q0_reg[31]_0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(16),
      Q => \q0_reg[31]_0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(17),
      Q => \q0_reg[31]_0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(18),
      Q => \q0_reg[31]_0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(19),
      Q => \q0_reg[31]_0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(1),
      Q => \q0_reg[31]_0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(20),
      Q => \q0_reg[31]_0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(21),
      Q => \q0_reg[31]_0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(22),
      Q => \q0_reg[31]_0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(23),
      Q => \q0_reg[31]_0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(24),
      Q => \q0_reg[31]_0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(25),
      Q => \q0_reg[31]_0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(26),
      Q => \q0_reg[31]_0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(27),
      Q => \q0_reg[31]_0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(28),
      Q => \q0_reg[31]_0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(29),
      Q => \q0_reg[31]_0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(2),
      Q => \q0_reg[31]_0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(30),
      Q => \q0_reg[31]_0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(31),
      Q => \q0_reg[31]_0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(3),
      Q => \q0_reg[31]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(4),
      Q => \q0_reg[31]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(5),
      Q => \q0_reg[31]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(6),
      Q => \q0_reg[31]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(7),
      Q => \q0_reg[31]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(8),
      Q => \q0_reg[31]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => q00(9),
      Q => \q0_reg[31]_0\(9),
      R => '0'
    );
\q1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(1),
      I2 => rstate(0),
      I3 => \q1_reg[0]_0\,
      I4 => s_axi_control_WVALID,
      O => int_pt_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => \q10__0\(9),
      Q => q1(9),
      R => '0'
    );
q3_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747447477447"
    )
        port map (
      I0 => q3_reg_4(4),
      I1 => q3_reg(11),
      I2 => \xor_ln117_11_reg_22653_reg[4]\,
      I3 => q3_reg(4),
      I4 => q3_reg(5),
      I5 => q3_reg(7),
      O => q3_reg_i_105_n_0
    );
q3_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B8B8B8B8BB8"
    )
        port map (
      I0 => q3_reg_4(3),
      I1 => q3_reg(11),
      I2 => \xor_ln117_14_reg_22679_reg[3]\,
      I3 => q3_reg(7),
      I4 => q3_reg(4),
      I5 => q3_reg(5),
      O => q3_reg_i_106_n_0
    );
q3_reg_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF10"
    )
        port map (
      I0 => q3_reg(7),
      I1 => q3_reg(5),
      I2 => q3_reg(4),
      I3 => \xor_ln117_11_reg_22653_reg[2]\,
      I4 => q3_reg(11),
      O => q3_reg_i_107_n_0
    );
q3_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F5B1"
    )
        port map (
      I0 => q3_reg(15),
      I1 => q3_reg(14),
      I2 => q3_reg_2(7),
      I3 => q3_reg_1(7),
      I4 => q3_reg_i_52_n_0,
      O => ADDRBWRADDR(7)
    );
q3_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAF3AAF3AAF3"
    )
        port map (
      I0 => q3_reg_2(6),
      I1 => q3_reg_i_53_n_0,
      I2 => q3_reg_7,
      I3 => q3_reg(15),
      I4 => q3_reg_1(6),
      I5 => q3_reg(14),
      O => ADDRBWRADDR(6)
    );
q3_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777477747774444"
    )
        port map (
      I0 => q3_reg_2(5),
      I1 => q3_reg(15),
      I2 => q3_reg_1(5),
      I3 => q3_reg(14),
      I4 => q3_reg_i_55_n_0,
      I5 => q3_reg_6,
      O => ADDRBWRADDR(5)
    );
q3_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => q3_reg_2(4),
      I1 => q3_reg(15),
      I2 => q3_reg_i_57_n_0,
      O => ADDRBWRADDR(4)
    );
q3_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q3_reg_2(3),
      I1 => q3_reg(15),
      I2 => q3_reg_i_58_n_0,
      O => ADDRBWRADDR(3)
    );
q3_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004777"
    )
        port map (
      I0 => q3_reg_2(2),
      I1 => q3_reg(15),
      I2 => q3_reg_1(2),
      I3 => q3_reg(14),
      I4 => q3_reg_i_59_n_0,
      O => ADDRBWRADDR(2)
    );
q3_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F303535"
    )
        port map (
      I0 => q3_reg_i_60_n_0,
      I1 => q3_reg_2(1),
      I2 => q3_reg(15),
      I3 => q3_reg_1(1),
      I4 => q3_reg(14),
      O => ADDRBWRADDR(1)
    );
q3_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A3F3A30"
    )
        port map (
      I0 => q3_reg_1(0),
      I1 => q3_reg_2(0),
      I2 => q3_reg(15),
      I3 => q3_reg(14),
      I4 => q3_reg_i_61_n_0,
      O => ADDRBWRADDR(0)
    );
\q3_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => q3_reg(7),
      I1 => q3_reg(5),
      I2 => q3_reg(4),
      I3 => q3_reg(11),
      I4 => q3_reg(14),
      O => \q3_reg_i_19__0_n_0\
    );
q3_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FD00"
    )
        port map (
      I0 => \q3_reg_i_19__0_n_0\,
      I1 => q3_reg(15),
      I2 => q3_reg(13),
      I3 => q3_reg_0,
      I4 => q3_reg(2),
      O => \^clefia_s1_ce4\
    );
q3_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEFEFEA"
    )
        port map (
      I0 => q3_reg(13),
      I1 => q3_reg_4(7),
      I2 => q3_reg(11),
      I3 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I4 => q3_reg(7),
      I5 => q3_reg_8,
      O => q3_reg_i_52_n_0
    );
q3_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA600A6"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[6]\,
      I1 => q3_reg(5),
      I2 => q3_reg(7),
      I3 => q3_reg(11),
      I4 => q3_reg_4(6),
      I5 => q3_reg(13),
      O => q3_reg_i_53_n_0
    );
q3_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE100E1"
    )
        port map (
      I0 => q3_reg(5),
      I1 => q3_reg(7),
      I2 => \xor_ln117_14_reg_22679_reg[5]\,
      I3 => q3_reg(11),
      I4 => q3_reg_4(5),
      I5 => q3_reg(13),
      O => q3_reg_i_55_n_0
    );
q3_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2023202020232323"
    )
        port map (
      I0 => q3_reg_1(4),
      I1 => q3_reg(15),
      I2 => q3_reg(14),
      I3 => q3_reg_3(4),
      I4 => q3_reg(13),
      I5 => q3_reg_i_105_n_0,
      O => q3_reg_i_57_n_0
    );
q3_reg_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => q3_reg_3(3),
      I1 => q3_reg(13),
      I2 => q3_reg_i_106_n_0,
      I3 => q3_reg_1(3),
      I4 => q3_reg(14),
      O => q3_reg_i_58_n_0
    );
q3_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF400F4"
    )
        port map (
      I0 => q3_reg_4(2),
      I1 => q3_reg(11),
      I2 => q3_reg_i_107_n_0,
      I3 => q3_reg(13),
      I4 => q3_reg_3(2),
      I5 => \^ap_cs_fsm_reg[15]\,
      O => q3_reg_i_59_n_0
    );
q3_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB8BB88BB8"
    )
        port map (
      I0 => q3_reg_3(1),
      I1 => q3_reg(13),
      I2 => \xor_ln117_5_reg_22626_reg[1]\,
      I3 => q3_reg_5,
      I4 => q3_reg_4(1),
      I5 => q3_reg(11),
      O => q3_reg_i_60_n_0
    );
q3_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => q3_reg_3(0),
      I1 => q3_reg(13),
      I2 => q3_reg_4(0),
      I3 => q3_reg(11),
      I4 => \xor_ln117_5_reg_22626_reg[0]\,
      I5 => q3_reg_5,
      O => q3_reg_i_61_n_0
    );
q4_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFF8F8"
    )
        port map (
      I0 => \q0_reg[31]_1\,
      I1 => q4_reg_6(7),
      I2 => q4_reg_i_23_n_0,
      I3 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I4 => q4_reg_3,
      I5 => q4_reg_2,
      O => q4_reg_i_13_n_0
    );
q4_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEFFFFEFEE"
    )
        port map (
      I0 => q4_reg_i_24_n_0,
      I1 => q4_reg_2,
      I2 => q4_reg_6(6),
      I3 => \q0_reg[31]_1\,
      I4 => q4_reg_3,
      I5 => \xor_ln117_5_reg_22626_reg[6]\,
      O => q4_reg_i_14_n_0
    );
q4_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0F0D0D0F0F0"
    )
        port map (
      I0 => q3_reg(10),
      I1 => q4_reg_i_13_0(5),
      I2 => q4_reg_i_25_n_0,
      I3 => q4_reg_6(5),
      I4 => q3_reg_0,
      I5 => q3_reg(12),
      O => q4_reg_i_15_n_0
    );
q4_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008AAA"
    )
        port map (
      I0 => q4_reg_3,
      I1 => q3_reg(6),
      I2 => q3_reg_0,
      I3 => q3_reg(3),
      I4 => \xor_ln117_11_reg_22653_reg[4]\,
      O => q4_reg_i_16_n_0
    );
q4_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000444F444F"
    )
        port map (
      I0 => q4_reg_4,
      I1 => q4_reg_i_13_0(4),
      I2 => \xor_ln117_11_reg_22653_reg[4]\,
      I3 => q4_reg_5,
      I4 => q4_reg_6(4),
      I5 => \q0_reg[31]_1\,
      O => q4_reg_i_17_n_0
    );
q4_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F2F0FFF0F2F0"
    )
        port map (
      I0 => q3_reg(10),
      I1 => q4_reg_i_13_0(3),
      I2 => q4_reg_i_28_n_0,
      I3 => q3_reg_0,
      I4 => q3_reg(12),
      I5 => q4_reg_6(3),
      O => q4_reg_i_18_n_0
    );
q4_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0D0F000F0D0F0"
    )
        port map (
      I0 => q3_reg(10),
      I1 => q4_reg_i_13_0(2),
      I2 => q4_reg_i_29_n_0,
      I3 => q3_reg_0,
      I4 => q3_reg(12),
      I5 => q4_reg_6(2),
      O => q4_reg_i_19_n_0
    );
q4_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8888888"
    )
        port map (
      I0 => q4_reg_1(7),
      I1 => q4_reg_0,
      I2 => q4_reg(7),
      I3 => q3_reg(15),
      I4 => q3_reg_0,
      I5 => q4_reg_i_13_n_0,
      O => ADDRARDADDR(7)
    );
q4_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEFFFFEFEE"
    )
        port map (
      I0 => q4_reg_i_30_n_0,
      I1 => q4_reg_2,
      I2 => q4_reg_6(1),
      I3 => \q0_reg[31]_1\,
      I4 => q4_reg_3,
      I5 => \xor_ln117_5_reg_22626_reg[1]\,
      O => q4_reg_i_20_n_0
    );
q4_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20008AAA"
    )
        port map (
      I0 => q4_reg_3,
      I1 => q3_reg(6),
      I2 => q3_reg_0,
      I3 => q3_reg(3),
      I4 => \xor_ln117_5_reg_22626_reg[0]\,
      O => q4_reg_i_21_n_0
    );
q4_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000011F111F1"
    )
        port map (
      I0 => q4_reg_4,
      I1 => q4_reg_i_13_0(0),
      I2 => \xor_ln117_5_reg_22626_reg[0]\,
      I3 => q4_reg_5,
      I4 => q4_reg_6(0),
      I5 => \q0_reg[31]_1\,
      O => q4_reg_i_22_n_0
    );
q4_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050400040004000"
    )
        port map (
      I0 => q3_reg(12),
      I1 => q4_reg_i_13_0(7),
      I2 => q3_reg_0,
      I3 => q3_reg(10),
      I4 => q3_reg(8),
      I5 => \xor_ln117_5_reg_22626_reg[7]_0\,
      O => q4_reg_i_23_n_0
    );
q4_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055004000"
    )
        port map (
      I0 => q3_reg(12),
      I1 => \xor_ln117_5_reg_22626_reg[6]\,
      I2 => q3_reg(8),
      I3 => q3_reg_0,
      I4 => q3_reg(10),
      I5 => q4_reg_i_13_0(6),
      O => q4_reg_i_24_n_0
    );
q4_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF02FD00FF"
    )
        port map (
      I0 => q3_reg(3),
      I1 => q3_reg(6),
      I2 => q3_reg(8),
      I3 => \xor_ln117_14_reg_22679_reg[5]\,
      I4 => q3_reg_0,
      I5 => q3_reg(10),
      O => q4_reg_i_25_n_0
    );
q4_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400540011FF01FF"
    )
        port map (
      I0 => q3_reg(10),
      I1 => q3_reg(8),
      I2 => q3_reg(3),
      I3 => q3_reg_0,
      I4 => q3_reg(6),
      I5 => \xor_ln117_14_reg_22679_reg[3]\,
      O => q4_reg_i_28_n_0
    );
q4_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00AB54FF00"
    )
        port map (
      I0 => q3_reg(8),
      I1 => q3_reg(6),
      I2 => q3_reg(3),
      I3 => \xor_ln117_11_reg_22653_reg[2]\,
      I4 => q3_reg_0,
      I5 => q3_reg(10),
      O => q4_reg_i_29_n_0
    );
q4_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8A8A8A8A8A"
    )
        port map (
      I0 => q4_reg_i_14_n_0,
      I1 => q4_reg_1(6),
      I2 => q4_reg_0,
      I3 => q4_reg(6),
      I4 => q3_reg(15),
      I5 => q3_reg_0,
      O => ADDRARDADDR(6)
    );
q4_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F80800000000"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[1]\,
      I1 => q3_reg(8),
      I2 => q3_reg(10),
      I3 => q4_reg_i_13_0(1),
      I4 => q3_reg(12),
      I5 => q3_reg_0,
      O => q4_reg_i_30_n_0
    );
q4_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => q4_reg_1(5),
      I1 => q4_reg_0,
      I2 => q4_reg(5),
      I3 => q3_reg_0,
      I4 => q3_reg(15),
      I5 => q4_reg_i_15_n_0,
      O => ADDRARDADDR(5)
    );
q4_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000EEEEEEEE"
    )
        port map (
      I0 => q4_reg_i_16_n_0,
      I1 => q4_reg_i_17_n_0,
      I2 => q4_reg_1(4),
      I3 => q4_reg_0,
      I4 => q4_reg(4),
      I5 => q4_reg_2,
      O => ADDRARDADDR(4)
    );
q4_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744444447777777"
    )
        port map (
      I0 => q4_reg_1(3),
      I1 => q4_reg_0,
      I2 => q4_reg(3),
      I3 => q3_reg_0,
      I4 => q3_reg(15),
      I5 => q4_reg_i_18_n_0,
      O => ADDRARDADDR(3)
    );
q4_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => q4_reg_1(2),
      I1 => q4_reg_0,
      I2 => q4_reg(2),
      I3 => q3_reg_0,
      I4 => q3_reg(15),
      I5 => q4_reg_i_19_n_0,
      O => ADDRARDADDR(2)
    );
q4_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808A8A8A8A8A8A8A"
    )
        port map (
      I0 => q4_reg_i_20_n_0,
      I1 => q4_reg_1(1),
      I2 => q4_reg_0,
      I3 => q4_reg(1),
      I4 => q3_reg(15),
      I5 => q3_reg_0,
      O => ADDRARDADDR(1)
    );
q4_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0FFF0EEEEEEEE"
    )
        port map (
      I0 => q4_reg_i_21_n_0,
      I1 => q4_reg_i_22_n_0,
      I2 => q4_reg(0),
      I3 => q4_reg_0,
      I4 => q4_reg_1(0),
      I5 => q4_reg_2,
      O => ADDRARDADDR(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata_reg[0]\,
      I1 => ar_hs,
      I2 => q1(0),
      I3 => int_pt_read,
      I4 => \rdata_reg[31]\(0),
      O => \q1_reg[9]_0\(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(10),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(10),
      O => \q1_reg[10]_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(11),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(11),
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(12),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(12),
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(13),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(13),
      O => \q1_reg[13]_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(14),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(14),
      O => \q1_reg[14]_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(15),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(15),
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(16),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(16),
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(17),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(17),
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(18),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(18),
      O => \q1_reg[18]_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(19),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(19),
      O => \q1_reg[19]_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[1]\,
      I1 => \rdata_reg[1]_0\,
      I2 => ar_hs,
      I3 => q1(1),
      I4 => int_pt_read,
      I5 => \rdata_reg[31]\(1),
      O => \q1_reg[9]_0\(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(20),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(20),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(21),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(21),
      O => \q1_reg[21]_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(22),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(22),
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(23),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(23),
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(24),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(24),
      O => \q1_reg[24]_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(25),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(25),
      O => \q1_reg[25]_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(26),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(26),
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(27),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(27),
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(28),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(28),
      O => \q1_reg[28]_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(29),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(29),
      O => \q1_reg[29]_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[2]\,
      I1 => \rdata_reg[1]_0\,
      I2 => ar_hs,
      I3 => q1(2),
      I4 => int_pt_read,
      I5 => \rdata_reg[31]\(2),
      O => \q1_reg[9]_0\(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(30),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(30),
      O => \q1_reg[30]_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(31),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(31),
      O => \q1_reg[31]_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[3]\,
      I1 => \rdata_reg[1]_0\,
      I2 => ar_hs,
      I3 => q1(3),
      I4 => int_pt_read,
      I5 => \rdata_reg[31]\(3),
      O => \q1_reg[9]_0\(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(4),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(4),
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(5),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(5),
      O => \q1_reg[5]_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(6),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(6),
      O => \q1_reg[6]_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[1]_0\,
      I2 => ar_hs,
      I3 => q1(7),
      I4 => int_pt_read,
      I5 => \rdata_reg[31]\(7),
      O => \q1_reg[9]_0\(4)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(8),
      I1 => int_pt_read,
      I2 => \rdata_reg[31]\(8),
      O => \q1_reg[8]_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \rdata_reg[9]\,
      I1 => \rdata_reg[1]_0\,
      I2 => ar_hs,
      I3 => q1(9),
      I4 => int_pt_read,
      I5 => \rdata_reg[31]\(9),
      O => \q1_reg[9]_0\(5)
    );
\xor_ln117_11_reg_22653[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_2_reg_22409(0),
      I1 => x_assign_6_reg_22471(0),
      I2 => \xor_ln117_5_reg_22626_reg[0]\,
      I3 => \xor_ln117_11_reg_22653_reg[7]\(0),
      I4 => \xor_ln117_11_reg_22653_reg[7]_0\(0),
      I5 => \xor_ln117_11_reg_22653_reg[7]_1\(0),
      O => \x_assign_6_reg_22471_reg[7]_0\(0)
    );
\xor_ln117_11_reg_22653[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_2_reg_22409(1),
      I1 => x_assign_6_reg_22471(1),
      I2 => \xor_ln117_11_reg_22653_reg[7]_0\(1),
      I3 => \xor_ln117_5_reg_22626_reg[1]\,
      I4 => \xor_ln117_11_reg_22653_reg[7]_1\(1),
      I5 => \xor_ln117_11_reg_22653_reg[7]\(1),
      O => \x_assign_6_reg_22471_reg[7]_0\(1)
    );
\xor_ln117_11_reg_22653[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_2_reg_22409(2),
      I1 => x_assign_6_reg_22471(2),
      I2 => \xor_ln117_11_reg_22653_reg[7]_0\(2),
      I3 => \xor_ln117_11_reg_22653_reg[2]\,
      I4 => \xor_ln117_11_reg_22653_reg[7]_1\(2),
      I5 => \xor_ln117_11_reg_22653_reg[7]\(2),
      O => \x_assign_6_reg_22471_reg[7]_0\(2)
    );
\xor_ln117_11_reg_22653[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_2_reg_22409(3),
      I1 => x_assign_6_reg_22471(3),
      I2 => \xor_ln117_11_reg_22653_reg[7]_0\(3),
      I3 => \xor_ln117_14_reg_22679_reg[3]\,
      I4 => \xor_ln117_11_reg_22653_reg[7]_1\(3),
      I5 => \xor_ln117_11_reg_22653_reg[7]\(3),
      O => \x_assign_6_reg_22471_reg[7]_0\(3)
    );
\xor_ln117_11_reg_22653[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_2_reg_22409(4),
      I1 => x_assign_6_reg_22471(4),
      I2 => \xor_ln117_11_reg_22653_reg[4]\,
      I3 => \xor_ln117_11_reg_22653_reg[7]\(4),
      I4 => \xor_ln117_11_reg_22653_reg[7]_0\(4),
      I5 => \xor_ln117_11_reg_22653_reg[7]_1\(4),
      O => \x_assign_6_reg_22471_reg[7]_0\(4)
    );
\xor_ln117_11_reg_22653[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[5]\,
      I1 => \xor_ln117_11_reg_22653_reg[7]_0\(5),
      I2 => \xor_ln117_11_reg_22653_reg[7]_1\(5),
      I3 => \xor_ln117_11_reg_22653_reg[7]\(5),
      I4 => x_assign_6_reg_22471(5),
      I5 => x_assign_2_reg_22409(5),
      O => \x_assign_6_reg_22471_reg[7]_0\(5)
    );
\xor_ln117_11_reg_22653[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(6),
      I1 => x_assign_2_reg_22409(6),
      I2 => \xor_ln117_11_reg_22653_reg[7]_0\(6),
      I3 => \xor_ln117_5_reg_22626_reg[6]\,
      I4 => \xor_ln117_11_reg_22653_reg[7]_1\(6),
      I5 => \xor_ln117_11_reg_22653_reg[7]\(6),
      O => \x_assign_6_reg_22471_reg[7]_0\(6)
    );
\xor_ln117_11_reg_22653[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(7),
      I1 => x_assign_2_reg_22409(7),
      I2 => \xor_ln117_11_reg_22653_reg[7]_0\(7),
      I3 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I4 => \xor_ln117_11_reg_22653_reg[7]_1\(7),
      I5 => \xor_ln117_11_reg_22653_reg[7]\(7),
      O => \x_assign_6_reg_22471_reg[7]_0\(7)
    );
\xor_ln117_14_reg_22679[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_s_reg_22440(3),
      I1 => x_assign_2_reg_22409(7),
      I2 => or_ln_fu_2868_p3(0),
      I3 => x_assign_1_reg_22497(0),
      I4 => \xor_ln117_14_reg_22679_reg[7]\(0),
      I5 => \xor_ln117_5_reg_22626_reg[0]\,
      O => \trunc_ln127_7_reg_22446_reg[6]\(0)
    );
\xor_ln117_14_reg_22679[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_22440(0),
      I1 => x_assign_1_reg_22497(1),
      I2 => \xor_ln117_14_reg_22679_reg[7]\(1),
      I3 => \xor_ln117_5_reg_22626_reg[1]\,
      I4 => x_assign_2_reg_22409(0),
      I5 => or_ln_fu_2868_p3(0),
      O => \trunc_ln127_7_reg_22446_reg[6]\(1)
    );
\xor_ln117_14_reg_22679[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_1_reg_22497(2),
      I1 => \xor_ln117_14_reg_22679_reg[7]\(2),
      I2 => or_ln_fu_2868_p3(1),
      I3 => \xor_ln117_14_reg_22679_reg[4]\(0),
      I4 => \xor_ln117_11_reg_22653_reg[2]\,
      I5 => x_assign_s_reg_22440(1),
      O => \trunc_ln127_7_reg_22446_reg[6]\(2)
    );
\xor_ln117_14_reg_22679[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_1_reg_22497(3),
      I1 => \xor_ln117_14_reg_22679_reg[7]\(3),
      I2 => or_ln_fu_2868_p3(2),
      I3 => \xor_ln117_14_reg_22679_reg[4]\(1),
      I4 => \xor_ln117_14_reg_22679_reg[3]\,
      I5 => x_assign_s_reg_22440(2),
      O => \trunc_ln127_7_reg_22446_reg[6]\(3)
    );
\xor_ln117_14_reg_22679[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln_fu_2868_p3(4),
      I1 => \xor_ln117_11_reg_22653_reg[4]\,
      I2 => or_ln_fu_2868_p3(3),
      I3 => \xor_ln117_14_reg_22679_reg[4]\(2),
      I4 => \xor_ln117_14_reg_22679_reg[7]\(4),
      I5 => x_assign_1_reg_22497(4),
      O => \trunc_ln127_7_reg_22446_reg[6]\(4)
    );
\xor_ln117_14_reg_22679[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[5]\,
      I1 => \xor_ln117_14_reg_22679_reg[7]\(5),
      I2 => x_assign_2_reg_22409(4),
      I3 => or_ln_fu_2868_p3(4),
      I4 => or_ln_fu_2868_p3(5),
      I5 => x_assign_1_reg_22497(5),
      O => \trunc_ln127_7_reg_22446_reg[6]\(5)
    );
\xor_ln117_14_reg_22679[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[6]\,
      I1 => \xor_ln117_14_reg_22679_reg[7]\(6),
      I2 => x_assign_2_reg_22409(5),
      I3 => or_ln_fu_2868_p3(5),
      I4 => or_ln_fu_2868_p3(6),
      I5 => x_assign_1_reg_22497(6),
      O => \trunc_ln127_7_reg_22446_reg[6]\(6)
    );
\xor_ln117_14_reg_22679[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln_fu_2868_p3(6),
      I1 => x_assign_2_reg_22409(6),
      I2 => x_assign_1_reg_22497(7),
      I3 => x_assign_s_reg_22440(3),
      I4 => \xor_ln117_14_reg_22679_reg[7]\(7),
      I5 => \xor_ln117_5_reg_22626_reg[7]_0\,
      O => \trunc_ln127_7_reg_22446_reg[6]\(7)
    );
\xor_ln117_15_reg_22711[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_2_reg_22409(0),
      I1 => x_assign_6_reg_22471(0),
      I2 => \xor_ln117_15_reg_22711_reg[7]\(0),
      I3 => \xor_ln117_5_reg_22626_reg[0]\,
      I4 => \xor_ln117_15_reg_22711_reg[7]_0\(0),
      I5 => \xor_ln117_15_reg_22711_reg[7]_1\(0),
      O => \x_assign_6_reg_22471_reg[7]\(0)
    );
\xor_ln117_15_reg_22711[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[1]\,
      I1 => \xor_ln117_15_reg_22711_reg[7]\(1),
      I2 => \xor_ln117_15_reg_22711_reg[7]_0\(1),
      I3 => \xor_ln117_15_reg_22711_reg[7]_1\(1),
      I4 => x_assign_6_reg_22471(1),
      I5 => x_assign_2_reg_22409(1),
      O => \x_assign_6_reg_22471_reg[7]\(1)
    );
\xor_ln117_15_reg_22711[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_2_reg_22409(2),
      I1 => x_assign_6_reg_22471(2),
      I2 => \xor_ln117_15_reg_22711_reg[7]\(2),
      I3 => \xor_ln117_11_reg_22653_reg[2]\,
      I4 => \xor_ln117_15_reg_22711_reg[7]_0\(2),
      I5 => \xor_ln117_15_reg_22711_reg[7]_1\(2),
      O => \x_assign_6_reg_22471_reg[7]\(2)
    );
\xor_ln117_15_reg_22711[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[3]\,
      I1 => \xor_ln117_15_reg_22711_reg[7]\(3),
      I2 => \xor_ln117_15_reg_22711_reg[7]_0\(3),
      I3 => \xor_ln117_15_reg_22711_reg[7]_1\(3),
      I4 => x_assign_6_reg_22471(3),
      I5 => x_assign_2_reg_22409(3),
      O => \x_assign_6_reg_22471_reg[7]\(3)
    );
\xor_ln117_15_reg_22711[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_2_reg_22409(4),
      I1 => x_assign_6_reg_22471(4),
      I2 => \xor_ln117_15_reg_22711_reg[7]\(4),
      I3 => \xor_ln117_11_reg_22653_reg[4]\,
      I4 => \xor_ln117_15_reg_22711_reg[7]_0\(4),
      I5 => \xor_ln117_15_reg_22711_reg[7]_1\(4),
      O => \x_assign_6_reg_22471_reg[7]\(4)
    );
\xor_ln117_15_reg_22711[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_2_reg_22409(5),
      I1 => x_assign_6_reg_22471(5),
      I2 => \xor_ln117_15_reg_22711_reg[7]\(5),
      I3 => \xor_ln117_14_reg_22679_reg[5]\,
      I4 => \xor_ln117_15_reg_22711_reg[7]_0\(5),
      I5 => \xor_ln117_15_reg_22711_reg[7]_1\(5),
      O => \x_assign_6_reg_22471_reg[7]\(5)
    );
\xor_ln117_15_reg_22711[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(6),
      I1 => x_assign_2_reg_22409(6),
      I2 => \xor_ln117_15_reg_22711_reg[7]_0\(6),
      I3 => \xor_ln117_15_reg_22711_reg[7]_1\(6),
      I4 => \xor_ln117_15_reg_22711_reg[7]\(6),
      I5 => \xor_ln117_5_reg_22626_reg[6]\,
      O => \x_assign_6_reg_22471_reg[7]\(6)
    );
\xor_ln117_15_reg_22711[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(7),
      I1 => x_assign_2_reg_22409(7),
      I2 => \xor_ln117_15_reg_22711_reg[7]_0\(7),
      I3 => \xor_ln117_15_reg_22711_reg[7]_1\(7),
      I4 => \xor_ln117_15_reg_22711_reg[7]\(7),
      I5 => \xor_ln117_5_reg_22626_reg[7]_0\,
      O => \x_assign_6_reg_22471_reg[7]\(7)
    );
\xor_ln117_20_reg_22753[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_7_reg_22632(4),
      I1 => x_assign_3_reg_22564(6),
      I2 => Q(0),
      I3 => \xor_ln117_5_reg_22626_reg[0]\,
      I4 => x_assign_7_reg_22632(0),
      I5 => x_assign_5_reg_22595(0),
      O => D(0)
    );
\xor_ln117_20_reg_22753[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_7_reg_22632(5),
      I1 => x_assign_3_reg_22564(7),
      I2 => Q(1),
      I3 => \xor_ln117_5_reg_22626_reg[1]\,
      I4 => x_assign_7_reg_22632(1),
      I5 => x_assign_5_reg_22595(1),
      O => D(1)
    );
\xor_ln117_20_reg_22753[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_5_reg_22595(2),
      I1 => x_assign_7_reg_22632(2),
      I2 => Q(2),
      I3 => \xor_ln117_11_reg_22653_reg[2]\,
      I4 => \xor_ln117_20_reg_22753_reg[7]\(0),
      I5 => \xor_ln117_20_reg_22753_reg[5]\(0),
      O => D(2)
    );
\xor_ln117_20_reg_22753[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[3]\,
      I1 => Q(3),
      I2 => \xor_ln117_20_reg_22753_reg[7]\(1),
      I3 => \xor_ln117_20_reg_22753_reg[5]\(1),
      I4 => x_assign_7_reg_22632(3),
      I5 => x_assign_5_reg_22595(3),
      O => D(3)
    );
\xor_ln117_20_reg_22753[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_11_reg_22653_reg[4]\,
      I1 => Q(4),
      I2 => \xor_ln117_20_reg_22753_reg[7]\(2),
      I3 => \xor_ln117_20_reg_22753_reg[5]\(2),
      I4 => x_assign_5_reg_22595(4),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(4),
      O => D(4)
    );
\xor_ln117_20_reg_22753[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[5]\,
      I1 => Q(5),
      I2 => \xor_ln117_20_reg_22753_reg[7]\(3),
      I3 => \xor_ln117_20_reg_22753_reg[5]\(3),
      I4 => x_assign_5_reg_22595(5),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(5),
      O => D(5)
    );
\xor_ln117_20_reg_22753[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[6]\,
      I1 => Q(6),
      I2 => x_assign_3_reg_22564(4),
      I3 => x_assign_7_reg_22632(4),
      I4 => x_assign_5_reg_22595(6),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(4),
      O => D(6)
    );
\xor_ln117_20_reg_22753[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I1 => Q(7),
      I2 => x_assign_3_reg_22564(5),
      I3 => x_assign_7_reg_22632(5),
      I4 => x_assign_5_reg_22595(7),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(5),
      O => D(7)
    );
\xor_ln117_21_reg_22795[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_9_reg_22533(6),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(0),
      I2 => x_assign_7_reg_22632(0),
      I3 => x_assign_5_reg_22595(0),
      I4 => \xor_ln117_5_reg_22626_reg[0]\,
      I5 => x_assign_5_reg_22595(6),
      O => \x_assign_9_reg_22533_reg[5]\(0)
    );
\xor_ln117_21_reg_22795[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_9_reg_22533(7),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(1),
      I2 => x_assign_7_reg_22632(1),
      I3 => x_assign_5_reg_22595(1),
      I4 => \xor_ln117_5_reg_22626_reg[1]\,
      I5 => x_assign_5_reg_22595(7),
      O => \x_assign_9_reg_22533_reg[5]\(1)
    );
\xor_ln117_21_reg_22795[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_21_reg_22795_reg[5]\(0),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(2),
      I2 => \xor_ln117_11_reg_22653_reg[2]\,
      I3 => \xor_ln117_21_reg_22795_reg[5]_0\(0),
      I4 => x_assign_7_reg_22632(2),
      I5 => x_assign_5_reg_22595(2),
      O => \x_assign_9_reg_22533_reg[5]\(2)
    );
\xor_ln117_21_reg_22795[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_21_reg_22795_reg[5]\(1),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(3),
      I2 => \xor_ln117_14_reg_22679_reg[3]\,
      I3 => \xor_ln117_21_reg_22795_reg[5]_0\(1),
      I4 => x_assign_7_reg_22632(3),
      I5 => x_assign_5_reg_22595(3),
      O => \x_assign_9_reg_22533_reg[5]\(3)
    );
\xor_ln117_21_reg_22795[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_21_reg_22795_reg[5]\(2),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(4),
      I2 => \xor_ln117_11_reg_22653_reg[4]\,
      I3 => x_assign_5_reg_22595(4),
      I4 => \xor_ln117_21_reg_22795_reg[5]_0\(2),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(4),
      O => \x_assign_9_reg_22533_reg[5]\(4)
    );
\xor_ln117_21_reg_22795[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_21_reg_22795_reg[5]\(3),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(5),
      I2 => \xor_ln117_14_reg_22679_reg[5]\,
      I3 => x_assign_5_reg_22595(5),
      I4 => \xor_ln117_21_reg_22795_reg[5]_0\(3),
      I5 => \xor_ln117_20_reg_22753_reg[7]\(5),
      O => \x_assign_9_reg_22533_reg[5]\(5)
    );
\xor_ln117_21_reg_22795[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_9_reg_22533(4),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(6),
      I2 => \xor_ln117_5_reg_22626_reg[6]\,
      I3 => x_assign_5_reg_22595(6),
      I4 => x_assign_7_reg_22632(4),
      I5 => x_assign_5_reg_22595(4),
      O => \x_assign_9_reg_22533_reg[5]\(6)
    );
\xor_ln117_21_reg_22795[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_9_reg_22533(5),
      I1 => \xor_ln117_21_reg_22795_reg[7]\(7),
      I2 => x_assign_5_reg_22595(5),
      I3 => x_assign_5_reg_22595(7),
      I4 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I5 => x_assign_7_reg_22632(5),
      O => \x_assign_9_reg_22533_reg[5]\(7)
    );
\xor_ln117_22_reg_22835[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_22_reg_22835_reg[7]\(0),
      I1 => \xor_ln117_22_reg_22835_reg[7]_0\(0),
      I2 => x_assign_9_reg_22533(0),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(0),
      I4 => \xor_ln117_5_reg_22626_reg[0]\,
      I5 => x_assign_3_reg_22564(0),
      O => \or_ln127_9_reg_22743_reg[7]\(0)
    );
\xor_ln117_22_reg_22835[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_3_reg_22564(1),
      I1 => \xor_ln117_5_reg_22626_reg[1]\,
      I2 => x_assign_9_reg_22533(1),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(1),
      I4 => \xor_ln117_22_reg_22835_reg[7]_0\(1),
      I5 => \xor_ln117_22_reg_22835_reg[7]\(1),
      O => \or_ln127_9_reg_22743_reg[7]\(1)
    );
\xor_ln117_22_reg_22835[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_3_reg_22564(2),
      I1 => \xor_ln117_11_reg_22653_reg[2]\,
      I2 => x_assign_9_reg_22533(2),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(2),
      I4 => \xor_ln117_22_reg_22835_reg[7]_0\(2),
      I5 => \xor_ln117_22_reg_22835_reg[7]\(2),
      O => \or_ln127_9_reg_22743_reg[7]\(2)
    );
\xor_ln117_22_reg_22835[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_3_reg_22564(3),
      I1 => \xor_ln117_14_reg_22679_reg[3]\,
      I2 => x_assign_9_reg_22533(3),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(3),
      I4 => \xor_ln117_22_reg_22835_reg[7]_0\(3),
      I5 => \xor_ln117_22_reg_22835_reg[7]\(3),
      O => \or_ln127_9_reg_22743_reg[7]\(3)
    );
\xor_ln117_22_reg_22835[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_22_reg_22835_reg[7]\(4),
      I1 => \xor_ln117_22_reg_22835_reg[7]_0\(4),
      I2 => x_assign_9_reg_22533(4),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(4),
      I4 => \xor_ln117_11_reg_22653_reg[4]\,
      I5 => x_assign_3_reg_22564(4),
      O => \or_ln127_9_reg_22743_reg[7]\(4)
    );
\xor_ln117_22_reg_22835[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_14_reg_22679_reg[5]\,
      I1 => x_assign_3_reg_22564(5),
      I2 => x_assign_9_reg_22533(5),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(5),
      I4 => \xor_ln117_22_reg_22835_reg[7]_0\(5),
      I5 => \xor_ln117_22_reg_22835_reg[7]\(5),
      O => \or_ln127_9_reg_22743_reg[7]\(5)
    );
\xor_ln117_22_reg_22835[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_3_reg_22564(6),
      I1 => \xor_ln117_5_reg_22626_reg[6]\,
      I2 => x_assign_9_reg_22533(6),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(6),
      I4 => \xor_ln117_22_reg_22835_reg[7]_0\(6),
      I5 => \xor_ln117_22_reg_22835_reg[7]\(6),
      O => \or_ln127_9_reg_22743_reg[7]\(6)
    );
\xor_ln117_22_reg_22835[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_22_reg_22835_reg[7]\(7),
      I1 => \xor_ln117_22_reg_22835_reg[7]_0\(7),
      I2 => x_assign_9_reg_22533(7),
      I3 => \xor_ln117_22_reg_22835_reg[7]_1\(7),
      I4 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I5 => x_assign_3_reg_22564(7),
      O => \or_ln127_9_reg_22743_reg[7]\(7)
    );
\xor_ln117_23_reg_22882[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(0),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(0),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(0),
      I3 => x_assign_9_reg_22533(0),
      I4 => \xor_ln117_5_reg_22626_reg[0]\,
      I5 => x_assign_3_reg_22564(0),
      O => \x_assign_3_reg_22564_reg[7]\(0)
    );
\xor_ln117_23_reg_22882[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(1),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(1),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(1),
      I3 => x_assign_9_reg_22533(1),
      I4 => \xor_ln117_5_reg_22626_reg[1]\,
      I5 => x_assign_3_reg_22564(1),
      O => \x_assign_3_reg_22564_reg[7]\(1)
    );
\xor_ln117_23_reg_22882[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(2),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(2),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(2),
      I3 => x_assign_9_reg_22533(2),
      I4 => \xor_ln117_11_reg_22653_reg[2]\,
      I5 => x_assign_3_reg_22564(2),
      O => \x_assign_3_reg_22564_reg[7]\(2)
    );
\xor_ln117_23_reg_22882[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(3),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(3),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(3),
      I3 => x_assign_9_reg_22533(3),
      I4 => \xor_ln117_14_reg_22679_reg[3]\,
      I5 => x_assign_3_reg_22564(3),
      O => \x_assign_3_reg_22564_reg[7]\(3)
    );
\xor_ln117_23_reg_22882[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(4),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(4),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(4),
      I3 => x_assign_9_reg_22533(4),
      I4 => \xor_ln117_11_reg_22653_reg[4]\,
      I5 => x_assign_3_reg_22564(4),
      O => \x_assign_3_reg_22564_reg[7]\(4)
    );
\xor_ln117_23_reg_22882[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(5),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(5),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(5),
      I3 => x_assign_9_reg_22533(5),
      I4 => x_assign_3_reg_22564(5),
      I5 => \xor_ln117_14_reg_22679_reg[5]\,
      O => \x_assign_3_reg_22564_reg[7]\(5)
    );
\xor_ln117_23_reg_22882[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(6),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(6),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(6),
      I3 => x_assign_9_reg_22533(6),
      I4 => \xor_ln117_5_reg_22626_reg[6]\,
      I5 => x_assign_3_reg_22564(6),
      O => \x_assign_3_reg_22564_reg[7]\(6)
    );
\xor_ln117_23_reg_22882[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_3_reg_22564(7),
      I1 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I2 => x_assign_9_reg_22533(7),
      I3 => \xor_ln117_23_reg_22882_reg[7]_0\(7),
      I4 => \xor_ln117_5_reg_22626_reg[7]\(7),
      I5 => \xor_ln117_23_reg_22882_reg[7]\(7),
      O => \x_assign_3_reg_22564_reg[7]\(7)
    );
\xor_ln117_47_reg_22926[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \xor_ln117_23_reg_22882_reg[7]\(7),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(7),
      I2 => \xor_ln117_23_reg_22882_reg[7]_0\(7),
      I3 => x_assign_9_reg_22533(7),
      I4 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I5 => x_assign_3_reg_22564(7),
      O => \or_ln127_1_reg_22785_reg[7]\
    );
\xor_ln117_5_reg_22626[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(7),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(0),
      I2 => \xor_ln117_5_reg_22626_reg[0]\,
      I3 => x_assign_1_reg_22497(7),
      I4 => or_ln_fu_2868_p3(0),
      I5 => x_assign_1_reg_22497(0),
      O => \x_assign_6_reg_22471_reg[6]\(0)
    );
\xor_ln117_5_reg_22626[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(0),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(1),
      I2 => \xor_ln117_5_reg_22626_reg[1]\,
      I3 => x_assign_1_reg_22497(0),
      I4 => x_assign_1_reg_22497(1),
      I5 => x_assign_s_reg_22440(0),
      O => \x_assign_6_reg_22471_reg[6]\(1)
    );
\xor_ln117_5_reg_22626[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \xor_ln117_5_reg_22626_reg[4]\(0),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(2),
      I2 => x_assign_1_reg_22497(2),
      I3 => \xor_ln117_5_reg_22626_reg[4]_0\(0),
      I4 => \xor_ln117_11_reg_22653_reg[2]\,
      I5 => x_assign_s_reg_22440(1),
      O => \x_assign_6_reg_22471_reg[6]\(2)
    );
\xor_ln117_5_reg_22626[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_s_reg_22440(2),
      I1 => \xor_ln117_14_reg_22679_reg[3]\,
      I2 => x_assign_1_reg_22497(3),
      I3 => \xor_ln117_5_reg_22626_reg[4]_0\(1),
      I4 => \xor_ln117_5_reg_22626_reg[7]\(3),
      I5 => \xor_ln117_5_reg_22626_reg[4]\(1),
      O => \x_assign_6_reg_22471_reg[6]\(3)
    );
\xor_ln117_5_reg_22626[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln_fu_2868_p3(4),
      I1 => \xor_ln117_11_reg_22653_reg[4]\,
      I2 => x_assign_1_reg_22497(4),
      I3 => \xor_ln117_5_reg_22626_reg[4]_0\(2),
      I4 => \xor_ln117_5_reg_22626_reg[7]\(4),
      I5 => \xor_ln117_5_reg_22626_reg[4]\(2),
      O => \x_assign_6_reg_22471_reg[6]\(4)
    );
\xor_ln117_5_reg_22626[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_1_reg_22497(4),
      I1 => \xor_ln117_14_reg_22679_reg[5]\,
      I2 => \xor_ln117_5_reg_22626_reg[7]\(5),
      I3 => x_assign_6_reg_22471(4),
      I4 => or_ln_fu_2868_p3(5),
      I5 => x_assign_1_reg_22497(5),
      O => \x_assign_6_reg_22471_reg[6]\(5)
    );
\xor_ln117_5_reg_22626[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(5),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(6),
      I2 => \xor_ln117_5_reg_22626_reg[6]\,
      I3 => x_assign_1_reg_22497(5),
      I4 => or_ln_fu_2868_p3(6),
      I5 => x_assign_1_reg_22497(6),
      O => \x_assign_6_reg_22471_reg[6]\(6)
    );
\xor_ln117_5_reg_22626[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_6_reg_22471(6),
      I1 => \xor_ln117_5_reg_22626_reg[7]\(7),
      I2 => \xor_ln117_5_reg_22626_reg[7]_0\,
      I3 => x_assign_1_reg_22497(6),
      I4 => x_assign_1_reg_22497(7),
      I5 => x_assign_s_reg_22440(3),
      O => \x_assign_6_reg_22471_reg[6]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0\ is
  port (
    ap_done : out STD_LOGIC;
    \reg_1901_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \reg_1901_reg[5]\ : out STD_LOGIC;
    \reg_1901_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \xor_ln117_203_reg_24667_reg[7]\ : out STD_LOGIC;
    \xor_ln117_203_reg_24667_reg[5]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[0]\ : out STD_LOGIC;
    ar_hs : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_0_3_0_0_i_15_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_1_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_8_8_i_1_0 : in STD_LOGIC;
    mem_reg_0_3_0_0_i_15_1 : in STD_LOGIC;
    mem_reg_0_3_31_31_i_5_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_5_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_1_1_i_1_0 : in STD_LOGIC;
    mem_reg_0_3_2_2_i_1_0 : in STD_LOGIC;
    mem_reg_0_3_3_3_i_1_0 : in STD_LOGIC;
    mem_reg_0_3_4_4_i_1_0 : in STD_LOGIC;
    mem_reg_0_3_6_6_i_1_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    mem_reg_0_3_0_0_i_13_0 : in STD_LOGIC;
    mem_reg_0_3_7_7_i_3_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_198_reg_25643 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_199_reg_25649 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_131_fu_21579_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_132_fu_21585_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_0_3_31_31_i_5_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_194_reg_25362 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_192_reg_25340 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_127_fu_19815_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_128_fu_19821_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q3_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q3_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_174_reg_25287 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_175_reg_25293 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_115_fu_19639_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_116_fu_19645_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_pt_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0\ : entity is "clefia_enc_control_s_axi_ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0\ is
  signal \^ap_cs_fsm_reg[15]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal \^ar_hs\ : STD_LOGIC;
  signal ct_ce0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_16_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_17_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_18_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_19_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_0_0_i_1__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_23_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_24_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_25_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_26_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_27_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_28_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_29_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_30_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_31_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_32_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_33_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_34_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_35_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_36_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_37_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_38_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_39_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_40_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_0_0_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_1_1_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_1_n_0 : STD_LOGIC;
  signal \mem_reg_0_3_24_24_i_3__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_24_24_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_25_25_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_26_26_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_27_27_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_28_28_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_29_29_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_29_29_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_29_29_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_14_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_2_2_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_30_30_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_31_31_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_3_3_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_4_4_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_5_5_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_13_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_6_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_6_6_i_9_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_1_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_5_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_7_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_8_n_0 : STD_LOGIC;
  signal mem_reg_0_3_7_7_i_9_n_0 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^reg_1901_reg[0]\ : STD_LOGIC;
  signal \^reg_1901_reg[5]\ : STD_LOGIC;
  signal \^reg_1901_reg[7]\ : STD_LOGIC;
  signal \^x_assign_174_reg_25287_reg[0]\ : STD_LOGIC;
  signal \^xor_ln117_203_reg_24667_reg[5]\ : STD_LOGIC;
  signal \^xor_ln117_203_reg_24667_reg[7]\ : STD_LOGIC;
  signal NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_0 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_0 : label is 0;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_11 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_16 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_17 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_18 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_19 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_21 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_22 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_23 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_30 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_31 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_32 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_34 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_35 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_37 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_38 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_40 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_41 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of mem_reg_0_3_0_0_i_9 : label is "soft_lutpair133";
  attribute RTL_RAM_BITS of mem_reg_0_3_10_10 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_10_10 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_10_10 : label is 3;
  attribute ram_offset of mem_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_3_11_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_11_11 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_11_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_3_12_12 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_12 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_12 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_3_13_13 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_13_13 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_13_13 : label is 3;
  attribute ram_offset of mem_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_3_14_14 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_14_14 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_14_14 : label is 3;
  attribute ram_offset of mem_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_3_15_15 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_15_15 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_15_15 : label is 3;
  attribute ram_offset of mem_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_3_16_16 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_16_16 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_16_16 : label is 3;
  attribute ram_offset of mem_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_3_17_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_17_17 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_17_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_3_18_18 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_18 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_18 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_3_19_19 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_19_19 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_19_19 : label is 3;
  attribute ram_offset of mem_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_3_1_1 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_1_1 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_1_1 : label is 3;
  attribute ram_offset of mem_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_3_1_1 : label is 1;
  attribute SOFT_HLUTNM of mem_reg_0_3_1_1_i_11 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of mem_reg_0_3_1_1_i_12 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of mem_reg_0_3_1_1_i_4 : label is "soft_lutpair134";
  attribute RTL_RAM_BITS of mem_reg_0_3_20_20 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_20_20 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_20_20 : label is 3;
  attribute ram_offset of mem_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_3_21_21 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_21_21 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_21_21 : label is 3;
  attribute ram_offset of mem_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_3_22_22 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_22_22 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_22_22 : label is 3;
  attribute ram_offset of mem_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_3_23_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_23_23 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_23_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_3_24_24 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_24 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_24 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_24 : label is 24;
  attribute SOFT_HLUTNM of mem_reg_0_3_24_24_i_7 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of mem_reg_0_3_24_24_i_8 : label is "soft_lutpair137";
  attribute RTL_RAM_BITS of mem_reg_0_3_25_25 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_25_25 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_25_25 : label is 3;
  attribute ram_offset of mem_reg_0_3_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_3_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_3_26_26 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_26_26 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_26_26 : label is 3;
  attribute ram_offset of mem_reg_0_3_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_3_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_3_27_27 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_27_27 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_27_27 : label is 3;
  attribute ram_offset of mem_reg_0_3_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_3_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_3_28_28 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_28_28 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_28_28 : label is 3;
  attribute ram_offset of mem_reg_0_3_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_3_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_3_29_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_29_29 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_29_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_3_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_3_2_2 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_2_2 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_2_2 : label is 3;
  attribute ram_offset of mem_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_3_2_2 : label is 2;
  attribute SOFT_HLUTNM of mem_reg_0_3_2_2_i_14 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of mem_reg_0_3_2_2_i_4 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of mem_reg_0_3_2_2_i_6 : label is "soft_lutpair138";
  attribute RTL_RAM_BITS of mem_reg_0_3_30_30 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_30 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_30 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_3_31_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_31_31 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_31_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_3_31_31 : label is 31;
  attribute SOFT_HLUTNM of mem_reg_0_3_31_31_i_2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of mem_reg_0_3_31_31_i_6 : label is "soft_lutpair134";
  attribute RTL_RAM_BITS of mem_reg_0_3_3_3 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_3_3 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_3_3 : label is 3;
  attribute ram_offset of mem_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_3_3_3 : label is 3;
  attribute SOFT_HLUTNM of mem_reg_0_3_3_3_i_12 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of mem_reg_0_3_3_3_i_4 : label is "soft_lutpair136";
  attribute RTL_RAM_BITS of mem_reg_0_3_4_4 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_4_4 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_4_4 : label is 3;
  attribute ram_offset of mem_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_3_4_4 : label is 4;
  attribute SOFT_HLUTNM of mem_reg_0_3_4_4_i_12 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of mem_reg_0_3_4_4_i_4 : label is "soft_lutpair137";
  attribute RTL_RAM_BITS of mem_reg_0_3_5_5 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_5_5 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_5_5 : label is 3;
  attribute ram_offset of mem_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_3_5_5 : label is 5;
  attribute SOFT_HLUTNM of mem_reg_0_3_5_5_i_11 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of mem_reg_0_3_5_5_i_12 : label is "soft_lutpair124";
  attribute RTL_RAM_BITS of mem_reg_0_3_6_6 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_6 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_6 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_6 : label is 6;
  attribute SOFT_HLUTNM of mem_reg_0_3_6_6_i_6 : label is "soft_lutpair126";
  attribute RTL_RAM_BITS of mem_reg_0_3_7_7 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_7_7 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_7_7 : label is 3;
  attribute ram_offset of mem_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_3_7_7 : label is 7;
  attribute SOFT_HLUTNM of mem_reg_0_3_7_7_i_4 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of mem_reg_0_3_7_7_i_5 : label is "soft_lutpair139";
  attribute RTL_RAM_BITS of mem_reg_0_3_8_8 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_8_8 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_8_8 : label is 3;
  attribute ram_offset of mem_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_3_9_9 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_9_9 : label is "int_ct/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_9_9 : label is 3;
  attribute ram_offset of mem_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_3_9_9 : label is 9;
  attribute SOFT_HLUTNM of \reg_1870[7]_i_3\ : label is "soft_lutpair127";
begin
  \ap_CS_fsm_reg[15]\ <= \^ap_cs_fsm_reg[15]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  ap_done <= \^ap_done\;
  ap_enable_reg_pp0_iter3_reg <= \^ap_enable_reg_pp0_iter3_reg\;
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
  ar_hs <= \^ar_hs\;
  \reg_1901_reg[0]\ <= \^reg_1901_reg[0]\;
  \reg_1901_reg[5]\ <= \^reg_1901_reg[5]\;
  \reg_1901_reg[7]\ <= \^reg_1901_reg[7]\;
  \x_assign_174_reg_25287_reg[0]\ <= \^x_assign_174_reg_25287_reg[0]\;
  \xor_ln117_203_reg_24667_reg[5]\ <= \^xor_ln117_203_reg_24667_reg[5]\;
  \xor_ln117_203_reg_24667_reg[7]\ <= \^xor_ln117_203_reg_24667_reg[7]\;
mem_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \mem_reg_0_3_0_0_i_1__0_n_0\,
      DPO => q10(0),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_0_0_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_2(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(6),
      I3 => mem_reg_0_3_0_0_i_25_n_0,
      O => mem_reg_0_3_0_0_i_10_n_0
    );
mem_reg_0_3_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55570000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(7),
      I2 => mem_reg_0_3_0_0_i_15_0(9),
      I3 => mem_reg_0_3_0_0_i_15_0(8),
      I4 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_0_0_i_11_n_0
    );
mem_reg_0_3_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_26_n_0,
      I1 => mem_reg_0_3_0_0_i_16_n_0,
      I2 => mem_reg_0_3_0_0_i_27_n_0,
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => ap_enable_reg_pp0_iter3,
      I5 => \q1_reg[7]_0\(0),
      O => mem_reg_0_3_0_0_i_12_n_0
    );
mem_reg_0_3_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA8FFA8FFA8A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(12),
      I2 => mem_reg_0_3_0_0_i_15_0(13),
      I3 => mem_reg_0_3_0_0_i_28_n_0,
      I4 => mem_reg_0_3_0_0_i_18_n_0,
      I5 => mem_reg_0_3_0_0_i_29_n_0,
      O => mem_reg_0_3_0_0_i_13_n_0
    );
mem_reg_0_3_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEFEFEE"
    )
        port map (
      I0 => \^ap_done\,
      I1 => mem_reg_0_3_0_0_i_30_n_0,
      I2 => mem_reg_0_3_0_0_i_31_n_0,
      I3 => mem_reg_0_3_0_0_i_32_n_0,
      I4 => mem_reg_0_3_0_0_i_33_n_0,
      I5 => mem_reg_0_3_0_0_i_34_n_0,
      O => mem_reg_0_3_0_0_i_14_n_0
    );
mem_reg_0_3_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_8_8_i_1_0,
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => mem_reg_0_3_0_0_i_35_n_0,
      I3 => mem_reg_0_3_0_0_i_36_n_0,
      I4 => mem_reg_0_3_0_0_i_37_n_0,
      I5 => mem_reg_0_3_0_0_i_17_n_0,
      O => ct_ce0
    );
mem_reg_0_3_0_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(10),
      I1 => mem_reg_0_3_0_0_i_15_0(11),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(12),
      I4 => mem_reg_0_3_0_0_i_15_0(13),
      O => mem_reg_0_3_0_0_i_16_n_0
    );
mem_reg_0_3_0_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F1F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(8),
      I1 => mem_reg_0_3_0_0_i_15_0(9),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(7),
      I4 => mem_reg_0_3_0_0_i_15_0(6),
      O => mem_reg_0_3_0_0_i_17_n_0
    );
mem_reg_0_3_0_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(5),
      I2 => mem_reg_0_3_0_0_i_15_0(4),
      O => mem_reg_0_3_0_0_i_18_n_0
    );
mem_reg_0_3_0_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => mem_reg_0_3_0_0_i_15_0(2),
      O => mem_reg_0_3_0_0_i_19_n_0
    );
\mem_reg_0_3_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0D0000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_7_n_0,
      I1 => mem_reg_0_3_0_0_i_8_n_0,
      I2 => mem_reg_0_3_0_0_i_9_n_0,
      I3 => mem_reg_0_3_0_0_i_10_n_0,
      I4 => mem_reg_0_3_0_0_i_11_n_0,
      I5 => mem_reg_0_3_0_0_i_12_n_0,
      O => \mem_reg_0_3_0_0_i_1__0_n_0\
    );
mem_reg_0_3_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_13_n_0,
      I1 => mem_reg_0_3_0_0_i_14_n_0,
      I2 => ct_ce0,
      O => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^x_assign_174_reg_25287_reg[0]\,
      I1 => q1_reg_i_30(0),
      I2 => or_ln127_128_fu_19821_p3(0),
      I3 => x_assign_192_reg_25340(0),
      I4 => or_ln127_127_fu_19815_p3(0),
      I5 => x_assign_194_reg_25362(3),
      O => \^reg_1901_reg[0]\
    );
mem_reg_0_3_0_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(15),
      I1 => mem_reg_0_3_0_0_i_15_1,
      O => \^ap_cs_fsm_reg[15]\
    );
mem_reg_0_3_0_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(0),
      O => \^ap_enable_reg_pp0_iter3_reg\
    );
mem_reg_0_3_0_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(1),
      O => mem_reg_0_3_0_0_i_23_n_0
    );
mem_reg_0_3_0_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_2(0),
      I1 => Q(0),
      I2 => x_assign_199_reg_25649(0),
      I3 => x_assign_198_reg_25643(0),
      I4 => or_ln127_131_fu_21579_p3(0),
      I5 => x_assign_199_reg_25649(4),
      O => mem_reg_0_3_0_0_i_24_n_0
    );
mem_reg_0_3_0_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0008800"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_3(0),
      I1 => mem_reg_0_3_0_0_i_15_0(4),
      I2 => mem_reg_0_3_31_31_i_3_4(0),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      O => mem_reg_0_3_0_0_i_25_n_0
    );
mem_reg_0_3_0_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDDDDDD0DD"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_1_1(0),
      I1 => mem_reg_0_3_1_1_i_12_n_0,
      I2 => mem_reg_0_3_0_0_i_38_n_0,
      I3 => mem_reg_0_3_7_7_i_3_0(0),
      I4 => mem_reg_0_3_0_0_i_32_n_0,
      I5 => mem_reg_0_3_7_7_i_3_1(0),
      O => mem_reg_0_3_0_0_i_26_n_0
    );
mem_reg_0_3_0_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_1_0(0),
      I1 => mem_reg_0_3_0_0_i_34_n_0,
      I2 => mem_reg_0_3_7_7_i_3_3(0),
      I3 => mem_reg_0_3_0_0_i_30_n_0,
      I4 => mem_reg_0_3_7_7_i_3_2(0),
      I5 => mem_reg_0_3_0_0_i_35_n_0,
      O => mem_reg_0_3_0_0_i_27_n_0
    );
mem_reg_0_3_0_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(6),
      I1 => mem_reg_0_3_0_0_i_15_0(7),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(8),
      I4 => mem_reg_0_3_0_0_i_15_0(9),
      I5 => mem_reg_0_3_0_0_i_35_n_0,
      O => mem_reg_0_3_0_0_i_28_n_0
    );
mem_reg_0_3_0_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11100000FFFF0000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(2),
      I1 => mem_reg_0_3_0_0_i_15_0(3),
      I2 => mem_reg_0_3_0_0_i_15_0(0),
      I3 => mem_reg_0_3_0_0_i_15_0(1),
      I4 => ap_enable_reg_pp0_iter3,
      I5 => mem_reg_0_3_0_0_i_13_0,
      O => mem_reg_0_3_0_0_i_29_n_0
    );
mem_reg_0_3_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(6),
      I1 => mem_reg_0_3_0_0_i_15_0(7),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(9),
      I4 => mem_reg_0_3_0_0_i_15_0(8),
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_0_0_i_3_n_0
    );
mem_reg_0_3_0_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(11),
      O => mem_reg_0_3_0_0_i_30_n_0
    );
mem_reg_0_3_0_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      O => mem_reg_0_3_0_0_i_31_n_0
    );
mem_reg_0_3_0_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(9),
      O => mem_reg_0_3_0_0_i_32_n_0
    );
mem_reg_0_3_0_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7740777773407373"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(8),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(7),
      I3 => mem_reg_0_3_0_0_i_39_n_0,
      I4 => mem_reg_0_3_0_0_i_40_n_0,
      I5 => \^ap_cs_fsm_reg[6]\,
      O => mem_reg_0_3_0_0_i_33_n_0
    );
mem_reg_0_3_0_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_0_0_i_34_n_0
    );
mem_reg_0_3_0_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(11),
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      I2 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_0_0_i_35_n_0
    );
mem_reg_0_3_0_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_1,
      I1 => mem_reg_0_3_0_0_i_15_0(14),
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_0_0_i_15_0(3),
      O => mem_reg_0_3_0_0_i_36_n_0
    );
mem_reg_0_3_0_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(1),
      I1 => mem_reg_0_3_0_0_i_15_0(12),
      I2 => mem_reg_0_3_0_0_i_15_0(13),
      I3 => mem_reg_0_3_0_0_i_15_0(4),
      I4 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_0_0_i_37_n_0
    );
mem_reg_0_3_0_0_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(8),
      O => mem_reg_0_3_0_0_i_38_n_0
    );
mem_reg_0_3_0_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5050501F000000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(2),
      I1 => mem_reg_0_3_0_0_i_15_0(0),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_1,
      I4 => mem_reg_0_3_0_0_i_15_0(15),
      I5 => mem_reg_0_3_0_0_i_15_0(1),
      O => mem_reg_0_3_0_0_i_39_n_0
    );
mem_reg_0_3_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_17_n_0,
      I1 => mem_reg_0_3_0_0_i_18_n_0,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(3),
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_0_0_i_4_n_0
    );
mem_reg_0_3_0_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(3),
      I1 => mem_reg_0_3_0_0_i_15_0(5),
      I2 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_0_0_i_40_n_0
    );
mem_reg_0_3_0_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(6),
      I1 => mem_reg_0_3_0_0_i_15_0(5),
      I2 => mem_reg_0_3_0_0_i_15_0(4),
      O => \^ap_cs_fsm_reg[6]\
    );
mem_reg_0_3_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555DF55D5FFDFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_19_n_0,
      I1 => \^reg_1901_reg[0]\,
      I2 => \^ap_cs_fsm_reg[15]\,
      I3 => \^ap_enable_reg_pp0_iter3_reg\,
      I4 => mem_reg_0_3_31_31_i_3_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(0),
      O => mem_reg_0_3_0_0_i_7_n_0
    );
mem_reg_0_3_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2020000F202"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(0),
      I1 => mem_reg_0_3_0_0_i_23_n_0,
      I2 => mem_reg_0_3_8_8_i_1_0,
      I3 => mem_reg_0_3_0_0_i_24_n_0,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I5 => mem_reg_0_3_31_31_i_5_1(0),
      O => mem_reg_0_3_0_0_i_8_n_0
    );
mem_reg_0_3_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(6),
      I1 => mem_reg_0_3_0_0_i_15_0(4),
      I2 => mem_reg_0_3_0_0_i_15_0(5),
      I3 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_0_0_i_9_n_0
    );
mem_reg_0_3_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_2_2_i_1_n_0,
      DPO => q10(10),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_10_10_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_3_3_i_1_n_0,
      DPO => q10(11),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_11_11_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_4_4_i_1_n_0,
      DPO => q10(12),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_12_12_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_5_5_i_1_n_0,
      DPO => q10(13),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_13_13_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_6_6_i_1_n_0,
      DPO => q10(14),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_14_14_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_7_7_i_1_n_0,
      DPO => q10(15),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_15_15_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \mem_reg_0_3_0_0_i_1__0_n_0\,
      DPO => q10(16),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_16_16_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_16_16_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => mem_reg_0_3_0_0_i_13_n_0,
      I2 => ct_ce0,
      O => p_0_in0_out(16)
    );
mem_reg_0_3_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_1_1_i_1_n_0,
      DPO => q10(17),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_17_17_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_2_2_i_1_n_0,
      DPO => q10(18),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_18_18_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_3_3_i_1_n_0,
      DPO => q10(19),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_19_19_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_1_1_i_1_n_0,
      DPO => q10(1),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_1_1_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_1_1_i_2_n_0,
      I1 => mem_reg_0_3_1_1_i_3_n_0,
      I2 => mem_reg_0_3_1_1_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_1_1_i_5_n_0,
      I5 => mem_reg_0_3_1_1_i_6_n_0,
      O => mem_reg_0_3_1_1_i_1_n_0
    );
mem_reg_0_3_1_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(1),
      I1 => mem_reg_0_3_0_0_i_15_1,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(1),
      O => mem_reg_0_3_1_1_i_10_n_0
    );
mem_reg_0_3_1_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2C00000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(5),
      I2 => mem_reg_0_3_31_31_i_3_4(1),
      I3 => mem_reg_0_3_31_31_i_3_3(1),
      I4 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_1_1_i_11_n_0
    );
mem_reg_0_3_1_1_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(9),
      I1 => mem_reg_0_3_0_0_i_15_0(8),
      I2 => mem_reg_0_3_0_0_i_15_0(7),
      I3 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_1_1_i_12_n_0
    );
mem_reg_0_3_1_1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(8),
      I1 => mem_reg_0_3_7_7_i_3_0(1),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(9),
      I4 => mem_reg_0_3_7_7_i_3_1(1),
      O => mem_reg_0_3_1_1_i_13_n_0
    );
mem_reg_0_3_1_1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F5F5F3FFF"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_2(1),
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_7_7_i_3_3(1),
      I4 => mem_reg_0_3_0_0_i_15_0(11),
      I5 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_1_1_i_14_n_0
    );
mem_reg_0_3_1_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_1_1_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_1_1_i_8_n_0,
      O => mem_reg_0_3_1_1_i_2_n_0
    );
mem_reg_0_3_1_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FF70000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => mem_reg_0_3_1_1_i_1_0,
      I3 => mem_reg_0_3_1_1_i_9_n_0,
      I4 => mem_reg_0_3_0_0_i_19_n_0,
      I5 => mem_reg_0_3_1_1_i_10_n_0,
      O => mem_reg_0_3_1_1_i_3_n_0
    );
mem_reg_0_3_1_1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_2(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(6),
      I3 => mem_reg_0_3_1_1_i_11_n_0,
      O => mem_reg_0_3_1_1_i_4_n_0
    );
mem_reg_0_3_1_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \q1_reg[7]_0\(1),
      I2 => mem_reg_0_3_31_31_i_1_1(1),
      I3 => mem_reg_0_3_1_1_i_12_n_0,
      I4 => mem_reg_0_3_1_1_i_13_n_0,
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_1_1_i_5_n_0
    );
mem_reg_0_3_1_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033F7"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_31_31_i_1_0(1),
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => mem_reg_0_3_1_1_i_14_n_0,
      O => mem_reg_0_3_1_1_i_6_n_0
    );
mem_reg_0_3_1_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFC0FFCAFFCFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(1),
      I1 => mem_reg_0_3_31_31_i_5_1(1),
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_0_0_i_15_0(2),
      O => mem_reg_0_3_1_1_i_7_n_0
    );
mem_reg_0_3_1_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_2(1),
      I1 => Q(1),
      I2 => x_assign_199_reg_25649(1),
      I3 => x_assign_198_reg_25643(1),
      I4 => or_ln127_131_fu_21579_p3(1),
      I5 => x_assign_199_reg_25649(5),
      O => mem_reg_0_3_1_1_i_8_n_0
    );
mem_reg_0_3_1_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => q1_reg_i_30(1),
      I1 => or_ln127_127_fu_19815_p3(1),
      I2 => or_ln127_128_fu_19821_p3(0),
      I3 => x_assign_194_reg_25362(0),
      I4 => x_assign_192_reg_25340(1),
      O => mem_reg_0_3_1_1_i_9_n_0
    );
mem_reg_0_3_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_4_4_i_1_n_0,
      DPO => q10(20),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_20_20_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_5_5_i_1_n_0,
      DPO => q10(21),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_21_21_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_6_6_i_1_n_0,
      DPO => q10(22),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_22_22_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_7_7_i_1_n_0,
      DPO => q10(23),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_23_23_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_24_24_i_1_n_0,
      DPO => q10(24),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_24_24_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_24_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808088808880"
    )
        port map (
      I0 => \mem_reg_0_3_24_24_i_3__0_n_0\,
      I1 => mem_reg_0_3_0_0_i_13_n_0,
      I2 => mem_reg_0_3_0_0_i_12_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_0_0_i_10_n_0,
      I5 => mem_reg_0_3_24_24_i_4_n_0,
      O => mem_reg_0_3_24_24_i_1_n_0
    );
mem_reg_0_3_24_24_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => mem_reg_0_3_0_0_i_13_n_0,
      I2 => ct_ce0,
      O => p_0_in0_out(24)
    );
\mem_reg_0_3_24_24_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF550400000000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_34_n_0,
      I1 => mem_reg_0_3_24_24_i_5_n_0,
      I2 => mem_reg_0_3_0_0_i_31_n_0,
      I3 => mem_reg_0_3_0_0_i_30_n_0,
      I4 => \^ap_done\,
      I5 => ct_ce0,
      O => \mem_reg_0_3_24_24_i_3__0_n_0\
    );
mem_reg_0_3_24_24_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABBBBBBBAB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_0_0_i_8_n_0,
      I2 => mem_reg_0_3_0_0_i_19_n_0,
      I3 => \^reg_1901_reg[0]\,
      I4 => mem_reg_0_3_7_7_i_5_n_0,
      I5 => mem_reg_0_3_24_24_i_6_n_0,
      O => mem_reg_0_3_24_24_i_4_n_0
    );
mem_reg_0_3_24_24_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEAAAAAAAA"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_32_n_0,
      I1 => mem_reg_0_3_24_24_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_40_n_0,
      I3 => mem_reg_0_3_0_0_i_39_n_0,
      I4 => mem_reg_0_3_24_24_i_8_n_0,
      I5 => mem_reg_0_3_0_0_i_38_n_0,
      O => mem_reg_0_3_24_24_i_5_n_0
    );
mem_reg_0_3_24_24_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(0),
      O => mem_reg_0_3_24_24_i_6_n_0
    );
mem_reg_0_3_24_24_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(5),
      I2 => mem_reg_0_3_0_0_i_15_0(6),
      I3 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_24_24_i_7_n_0
    );
mem_reg_0_3_24_24_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(7),
      O => mem_reg_0_3_24_24_i_8_n_0
    );
mem_reg_0_3_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_25_25_i_1_n_0,
      DPO => q10(25),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_25_25_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_1_1_i_1_n_0,
      O => mem_reg_0_3_25_25_i_1_n_0
    );
mem_reg_0_3_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_26_26_i_1_n_0,
      DPO => q10(26),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_26_26_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_2_2_i_1_n_0,
      O => mem_reg_0_3_26_26_i_1_n_0
    );
mem_reg_0_3_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_27_27_i_1_n_0,
      DPO => q10(27),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_27_27_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_3_3_i_1_n_0,
      O => mem_reg_0_3_27_27_i_1_n_0
    );
mem_reg_0_3_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_28_28_i_1_n_0,
      DPO => q10(28),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_28_28_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_4_4_i_1_n_0,
      O => mem_reg_0_3_28_28_i_1_n_0
    );
mem_reg_0_3_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_29_29_i_1_n_0,
      DPO => q10(29),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_29_29_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_29_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080808000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_5_5_i_5_n_0,
      I4 => mem_reg_0_3_0_0_i_11_n_0,
      I5 => mem_reg_0_3_29_29_i_2_n_0,
      O => mem_reg_0_3_29_29_i_1_n_0
    );
mem_reg_0_3_29_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFFBF"
    )
        port map (
      I0 => mem_reg_0_3_5_5_i_2_n_0,
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => \^ap_cs_fsm_reg[15]\,
      I3 => \^reg_1901_reg[5]\,
      I4 => mem_reg_0_3_29_29_i_3_n_0,
      I5 => mem_reg_0_3_5_5_i_4_n_0,
      O => mem_reg_0_3_29_29_i_2_n_0
    );
mem_reg_0_3_29_29_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2222222FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_1(5),
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => mem_reg_0_3_0_0_i_15_1,
      I4 => mem_reg_0_3_31_31_i_3_0(5),
      I5 => mem_reg_0_3_0_0_i_19_n_0,
      O => mem_reg_0_3_29_29_i_3_n_0
    );
mem_reg_0_3_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_2_2_i_1_n_0,
      DPO => q10(2),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_2_2_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_2_2_i_2_n_0,
      I1 => mem_reg_0_3_2_2_i_3_n_0,
      I2 => mem_reg_0_3_2_2_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_2_2_i_5_n_0,
      I5 => mem_reg_0_3_2_2_i_6_n_0,
      O => mem_reg_0_3_2_2_i_1_n_0
    );
mem_reg_0_3_2_2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(2),
      I1 => mem_reg_0_3_0_0_i_15_1,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(2),
      O => mem_reg_0_3_2_2_i_10_n_0
    );
mem_reg_0_3_2_2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030200000002000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_31_31_i_3_3(2),
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_31_31_i_3_4(2),
      O => mem_reg_0_3_2_2_i_11_n_0
    );
mem_reg_0_3_2_2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(8),
      I1 => mem_reg_0_3_7_7_i_3_0(2),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(9),
      I4 => mem_reg_0_3_7_7_i_3_1(2),
      O => mem_reg_0_3_2_2_i_12_n_0
    );
mem_reg_0_3_2_2_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F0F1F5F1F5F1F5F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => mem_reg_0_3_7_7_i_3_2(2),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(11),
      I4 => mem_reg_0_3_7_7_i_3_3(2),
      I5 => mem_reg_0_3_0_0_i_15_0(10),
      O => mem_reg_0_3_2_2_i_13_n_0
    );
mem_reg_0_3_2_2_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F5F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(13),
      I1 => mem_reg_0_3_31_31_i_1_0(2),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_2_2_i_14_n_0
    );
mem_reg_0_3_2_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_2_2_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_2_2_i_8_n_0,
      O => mem_reg_0_3_2_2_i_2_n_0
    );
mem_reg_0_3_2_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FF70000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => mem_reg_0_3_2_2_i_1_0,
      I3 => mem_reg_0_3_2_2_i_9_n_0,
      I4 => mem_reg_0_3_0_0_i_19_n_0,
      I5 => mem_reg_0_3_2_2_i_10_n_0,
      O => mem_reg_0_3_2_2_i_3_n_0
    );
mem_reg_0_3_2_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => mem_reg_0_3_31_31_i_3_2(2),
      I3 => mem_reg_0_3_2_2_i_11_n_0,
      O => mem_reg_0_3_2_2_i_4_n_0
    );
mem_reg_0_3_2_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF200F200"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_1_1(2),
      I1 => mem_reg_0_3_1_1_i_12_n_0,
      I2 => mem_reg_0_3_2_2_i_12_n_0,
      I3 => mem_reg_0_3_0_0_i_16_n_0,
      I4 => mem_reg_0_3_2_2_i_13_n_0,
      I5 => mem_reg_0_3_2_2_i_14_n_0,
      O => mem_reg_0_3_2_2_i_5_n_0
    );
mem_reg_0_3_2_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \q1_reg[7]_0\(2),
      I1 => mem_reg_0_3_0_0_i_15_0(13),
      I2 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_2_2_i_6_n_0
    );
mem_reg_0_3_2_2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFFCFFF02FF03FF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(2),
      I1 => mem_reg_0_3_0_0_i_15_0(3),
      I2 => mem_reg_0_3_0_0_i_15_0(2),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_31_31_i_5_1(2),
      O => mem_reg_0_3_2_2_i_7_n_0
    );
mem_reg_0_3_2_2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_198_reg_25643(2),
      I1 => x_assign_199_reg_25649(2),
      I2 => Q(2),
      I3 => mem_reg_0_3_31_31_i_5_2(2),
      I4 => or_ln127_132_fu_21585_p3(0),
      I5 => or_ln127_131_fu_21579_p3(2),
      O => mem_reg_0_3_2_2_i_8_n_0
    );
mem_reg_0_3_2_2_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(1),
      I1 => or_ln127_127_fu_19815_p3(2),
      I2 => x_assign_194_reg_25362(1),
      I3 => x_assign_192_reg_25340(2),
      I4 => q1_reg_i_30(2),
      O => mem_reg_0_3_2_2_i_9_n_0
    );
mem_reg_0_3_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_30_30_i_1_n_0,
      DPO => q10(30),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_30_30_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_14_n_0,
      I1 => ct_ce0,
      I2 => mem_reg_0_3_0_0_i_13_n_0,
      I3 => mem_reg_0_3_6_6_i_1_n_0,
      O => mem_reg_0_3_30_30_i_1_n_0
    );
mem_reg_0_3_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_31_31_i_1_n_0,
      DPO => q10(31),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_31_31_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_31_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880888000"
    )
        port map (
      I0 => \mem_reg_0_3_24_24_i_3__0_n_0\,
      I1 => mem_reg_0_3_0_0_i_13_n_0,
      I2 => \q1_reg[7]_0\(7),
      I3 => \^ap_done\,
      I4 => mem_reg_0_3_7_7_i_3_n_0,
      I5 => mem_reg_0_3_31_31_i_3_n_0,
      O => mem_reg_0_3_31_31_i_1_n_0
    );
mem_reg_0_3_31_31_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(13),
      O => \^ap_done\
    );
mem_reg_0_3_31_31_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8A8AA"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_11_n_0,
      I1 => mem_reg_0_3_31_31_i_4_n_0,
      I2 => mem_reg_0_3_7_7_i_7_n_0,
      I3 => \^reg_1901_reg[7]\,
      I4 => mem_reg_0_3_7_7_i_5_n_0,
      I5 => mem_reg_0_3_31_31_i_5_n_0,
      O => mem_reg_0_3_31_31_i_3_n_0
    );
mem_reg_0_3_31_31_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8080000A808"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_18_n_0,
      I1 => mem_reg_0_3_31_31_i_3_3(7),
      I2 => mem_reg_0_3_0_0_i_15_0(5),
      I3 => mem_reg_0_3_31_31_i_3_4(7),
      I4 => mem_reg_0_3_31_31_i_6_n_0,
      I5 => mem_reg_0_3_31_31_i_3_2(7),
      O => mem_reg_0_3_31_31_i_4_n_0
    );
mem_reg_0_3_31_31_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_7_7_i_12_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_7_7_i_11_n_0,
      O => mem_reg_0_3_31_31_i_5_n_0
    );
mem_reg_0_3_31_31_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      O => mem_reg_0_3_31_31_i_6_n_0
    );
mem_reg_0_3_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_3_3_i_1_n_0,
      DPO => q10(3),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_3_3_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_3_3_i_2_n_0,
      I1 => mem_reg_0_3_3_3_i_3_n_0,
      I2 => mem_reg_0_3_3_3_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_3_3_i_5_n_0,
      I5 => mem_reg_0_3_3_3_i_6_n_0,
      O => mem_reg_0_3_3_3_i_1_n_0
    );
mem_reg_0_3_3_3_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(3),
      I1 => mem_reg_0_3_0_0_i_15_1,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(3),
      O => mem_reg_0_3_3_3_i_10_n_0
    );
mem_reg_0_3_3_3_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000202030000000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_31_31_i_3_4(3),
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_31_31_i_3_3(3),
      O => mem_reg_0_3_3_3_i_11_n_0
    );
mem_reg_0_3_3_3_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_1(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(9),
      I3 => mem_reg_0_3_7_7_i_3_0(3),
      I4 => mem_reg_0_3_0_0_i_15_0(8),
      O => mem_reg_0_3_3_3_i_12_n_0
    );
mem_reg_0_3_3_3_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F5F5F3FFF"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_2(3),
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_7_7_i_3_3(3),
      I4 => mem_reg_0_3_0_0_i_15_0(11),
      I5 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_3_3_i_13_n_0
    );
mem_reg_0_3_3_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_3_3_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_3_3_i_8_n_0,
      O => mem_reg_0_3_3_3_i_2_n_0
    );
mem_reg_0_3_3_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FF70000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => mem_reg_0_3_3_3_i_1_0,
      I3 => mem_reg_0_3_3_3_i_9_n_0,
      I4 => mem_reg_0_3_0_0_i_19_n_0,
      I5 => mem_reg_0_3_3_3_i_10_n_0,
      O => mem_reg_0_3_3_3_i_3_n_0
    );
mem_reg_0_3_3_3_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => mem_reg_0_3_31_31_i_3_2(3),
      I3 => mem_reg_0_3_3_3_i_11_n_0,
      O => mem_reg_0_3_3_3_i_4_n_0
    );
mem_reg_0_3_3_3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \q1_reg[7]_0\(3),
      I2 => mem_reg_0_3_31_31_i_1_1(3),
      I3 => mem_reg_0_3_1_1_i_12_n_0,
      I4 => mem_reg_0_3_3_3_i_12_n_0,
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_3_3_i_5_n_0
    );
mem_reg_0_3_3_3_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033F7"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_31_31_i_1_0(3),
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => mem_reg_0_3_3_3_i_13_n_0,
      O => mem_reg_0_3_3_3_i_6_n_0
    );
mem_reg_0_3_3_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFC0FFCAFFCFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(3),
      I1 => mem_reg_0_3_31_31_i_5_1(3),
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_0_0_i_15_0(2),
      O => mem_reg_0_3_3_3_i_7_n_0
    );
mem_reg_0_3_3_3_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_198_reg_25643(3),
      I1 => x_assign_199_reg_25649(3),
      I2 => Q(3),
      I3 => mem_reg_0_3_31_31_i_5_2(3),
      I4 => or_ln127_132_fu_21585_p3(1),
      I5 => or_ln127_131_fu_21579_p3(3),
      O => mem_reg_0_3_3_3_i_8_n_0
    );
mem_reg_0_3_3_3_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(2),
      I1 => or_ln127_127_fu_19815_p3(3),
      I2 => x_assign_194_reg_25362(2),
      I3 => x_assign_192_reg_25340(3),
      I4 => q1_reg_i_30(3),
      O => mem_reg_0_3_3_3_i_9_n_0
    );
mem_reg_0_3_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_4_4_i_1_n_0,
      DPO => q10(4),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_4_4_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_4_4_i_2_n_0,
      I1 => mem_reg_0_3_4_4_i_3_n_0,
      I2 => mem_reg_0_3_4_4_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_4_4_i_5_n_0,
      I5 => mem_reg_0_3_4_4_i_6_n_0,
      O => mem_reg_0_3_4_4_i_1_n_0
    );
mem_reg_0_3_4_4_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(4),
      I1 => mem_reg_0_3_0_0_i_15_1,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(4),
      O => mem_reg_0_3_4_4_i_10_n_0
    );
mem_reg_0_3_4_4_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000202030000000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_31_31_i_3_4(4),
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_31_31_i_3_3(4),
      O => mem_reg_0_3_4_4_i_11_n_0
    );
mem_reg_0_3_4_4_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_1(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(9),
      I3 => mem_reg_0_3_7_7_i_3_0(4),
      I4 => mem_reg_0_3_0_0_i_15_0(8),
      O => mem_reg_0_3_4_4_i_12_n_0
    );
mem_reg_0_3_4_4_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F5F5F3FFF"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_2(4),
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_7_7_i_3_3(4),
      I4 => mem_reg_0_3_0_0_i_15_0(11),
      I5 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_4_4_i_13_n_0
    );
mem_reg_0_3_4_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_4_4_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_4_4_i_8_n_0,
      O => mem_reg_0_3_4_4_i_2_n_0
    );
mem_reg_0_3_4_4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FF70000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => mem_reg_0_3_4_4_i_1_0,
      I3 => mem_reg_0_3_4_4_i_9_n_0,
      I4 => mem_reg_0_3_0_0_i_19_n_0,
      I5 => mem_reg_0_3_4_4_i_10_n_0,
      O => mem_reg_0_3_4_4_i_3_n_0
    );
mem_reg_0_3_4_4_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => mem_reg_0_3_31_31_i_3_2(4),
      I3 => mem_reg_0_3_4_4_i_11_n_0,
      O => mem_reg_0_3_4_4_i_4_n_0
    );
mem_reg_0_3_4_4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \q1_reg[7]_0\(4),
      I2 => mem_reg_0_3_31_31_i_1_1(4),
      I3 => mem_reg_0_3_1_1_i_12_n_0,
      I4 => mem_reg_0_3_4_4_i_12_n_0,
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_4_4_i_5_n_0
    );
mem_reg_0_3_4_4_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033F7"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_31_31_i_1_0(4),
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => mem_reg_0_3_4_4_i_13_n_0,
      O => mem_reg_0_3_4_4_i_6_n_0
    );
mem_reg_0_3_4_4_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFC0FFCAFFCFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(4),
      I1 => mem_reg_0_3_31_31_i_5_1(4),
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_0_0_i_15_0(2),
      O => mem_reg_0_3_4_4_i_7_n_0
    );
mem_reg_0_3_4_4_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_2(4),
      I1 => Q(4),
      I2 => x_assign_198_reg_25643(4),
      I3 => or_ln127_132_fu_21585_p3(4),
      I4 => or_ln127_132_fu_21585_p3(2),
      I5 => or_ln127_131_fu_21579_p3(4),
      O => mem_reg_0_3_4_4_i_8_n_0
    );
mem_reg_0_3_4_4_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(3),
      I1 => or_ln127_127_fu_19815_p3(4),
      I2 => x_assign_192_reg_25340(4),
      I3 => or_ln127_128_fu_19821_p3(4),
      I4 => q1_reg_i_30(4),
      O => mem_reg_0_3_4_4_i_9_n_0
    );
mem_reg_0_3_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_5_5_i_1_n_0,
      DPO => q10(5),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_5_5_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_5_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_5_5_i_2_n_0,
      I1 => mem_reg_0_3_5_5_i_3_n_0,
      I2 => mem_reg_0_3_5_5_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_5_5_i_5_n_0,
      O => mem_reg_0_3_5_5_i_1_n_0
    );
mem_reg_0_3_5_5_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F2FFF2F"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_1_1(5),
      I1 => mem_reg_0_3_1_1_i_12_n_0,
      I2 => mem_reg_0_3_5_5_i_11_n_0,
      I3 => mem_reg_0_3_7_7_i_3_0(5),
      I4 => mem_reg_0_3_5_5_i_12_n_0,
      I5 => mem_reg_0_3_5_5_i_13_n_0,
      O => mem_reg_0_3_5_5_i_10_n_0
    );
mem_reg_0_3_5_5_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F1F1F1F"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(10),
      I1 => mem_reg_0_3_0_0_i_15_0(11),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(9),
      I4 => mem_reg_0_3_7_7_i_3_1(5),
      O => mem_reg_0_3_5_5_i_11_n_0
    );
mem_reg_0_3_5_5_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(9),
      I1 => mem_reg_0_3_0_0_i_15_0(8),
      I2 => ap_enable_reg_pp0_iter3,
      O => mem_reg_0_3_5_5_i_12_n_0
    );
mem_reg_0_3_5_5_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00BA00EE00FE00"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => mem_reg_0_3_0_0_i_15_0(11),
      I2 => mem_reg_0_3_0_0_i_15_0(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_7_7_i_3_3(5),
      I5 => mem_reg_0_3_7_7_i_3_2(5),
      O => mem_reg_0_3_5_5_i_13_n_0
    );
mem_reg_0_3_5_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_5_5_i_6_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_5_5_i_7_n_0,
      O => mem_reg_0_3_5_5_i_2_n_0
    );
mem_reg_0_3_5_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880C0000880CCCCC"
    )
        port map (
      I0 => \^reg_1901_reg[5]\,
      I1 => mem_reg_0_3_0_0_i_19_n_0,
      I2 => mem_reg_0_3_31_31_i_3_0(5),
      I3 => \^ap_cs_fsm_reg[15]\,
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      I5 => mem_reg_0_3_31_31_i_3_1(5),
      O => mem_reg_0_3_5_5_i_3_n_0
    );
mem_reg_0_3_5_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => mem_reg_0_3_31_31_i_3_2(5),
      I3 => mem_reg_0_3_5_5_i_9_n_0,
      O => mem_reg_0_3_5_5_i_4_n_0
    );
mem_reg_0_3_5_5_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8CBF80BF80BF80"
    )
        port map (
      I0 => \q1_reg[7]_0\(5),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(13),
      I3 => mem_reg_0_3_5_5_i_10_n_0,
      I4 => mem_reg_0_3_0_0_i_15_0(12),
      I5 => mem_reg_0_3_31_31_i_1_0(5),
      O => mem_reg_0_3_5_5_i_5_n_0
    );
mem_reg_0_3_5_5_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FFC0FFCAFFCFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(5),
      I1 => mem_reg_0_3_31_31_i_5_1(5),
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_0_0_i_15_0(2),
      O => mem_reg_0_3_5_5_i_6_n_0
    );
mem_reg_0_3_5_5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_2(5),
      I1 => Q(5),
      I2 => x_assign_198_reg_25643(5),
      I3 => or_ln127_132_fu_21585_p3(5),
      I4 => or_ln127_132_fu_21585_p3(3),
      I5 => or_ln127_131_fu_21579_p3(5),
      O => mem_reg_0_3_5_5_i_7_n_0
    );
mem_reg_0_3_5_5_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_203_reg_24667_reg[5]\,
      I1 => q1_reg_i_30(5),
      I2 => or_ln127_128_fu_19821_p3(5),
      I3 => x_assign_192_reg_25340(5),
      I4 => or_ln127_127_fu_19815_p3(5),
      I5 => or_ln127_128_fu_19821_p3(4),
      O => \^reg_1901_reg[5]\
    );
mem_reg_0_3_5_5_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000202030000000"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(4),
      I1 => mem_reg_0_3_0_0_i_15_0(6),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_31_31_i_3_4(5),
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_31_31_i_3_3(5),
      O => mem_reg_0_3_5_5_i_9_n_0
    );
mem_reg_0_3_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_6_6_i_1_n_0,
      DPO => q10(6),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_6_6_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => mem_reg_0_3_6_6_i_2_n_0,
      I1 => mem_reg_0_3_6_6_i_3_n_0,
      I2 => mem_reg_0_3_6_6_i_4_n_0,
      I3 => mem_reg_0_3_0_0_i_11_n_0,
      I4 => mem_reg_0_3_6_6_i_5_n_0,
      I5 => mem_reg_0_3_6_6_i_6_n_0,
      O => mem_reg_0_3_6_6_i_1_n_0
    );
mem_reg_0_3_6_6_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_0(6),
      I1 => mem_reg_0_3_0_0_i_15_1,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(0),
      I5 => mem_reg_0_3_31_31_i_3_1(6),
      O => mem_reg_0_3_6_6_i_10_n_0
    );
mem_reg_0_3_6_6_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0A000"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_4(6),
      I1 => mem_reg_0_3_0_0_i_15_0(4),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(5),
      I4 => mem_reg_0_3_31_31_i_3_3(6),
      O => mem_reg_0_3_6_6_i_11_n_0
    );
mem_reg_0_3_6_6_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_1(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(9),
      I3 => mem_reg_0_3_7_7_i_3_0(6),
      I4 => mem_reg_0_3_0_0_i_15_0(8),
      O => mem_reg_0_3_6_6_i_12_n_0
    );
mem_reg_0_3_6_6_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F5F5F3FFF"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_2(6),
      I1 => mem_reg_0_3_0_0_i_15_0(10),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_7_7_i_3_3(6),
      I4 => mem_reg_0_3_0_0_i_15_0(11),
      I5 => mem_reg_0_3_0_0_i_15_0(12),
      O => mem_reg_0_3_6_6_i_13_n_0
    );
mem_reg_0_3_6_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABBBBBB"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_9_n_0,
      I1 => mem_reg_0_3_6_6_i_7_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(3),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_6_6_i_8_n_0,
      O => mem_reg_0_3_6_6_i_2_n_0
    );
mem_reg_0_3_6_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FF70000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg\,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => mem_reg_0_3_6_6_i_1_0,
      I3 => mem_reg_0_3_6_6_i_9_n_0,
      I4 => mem_reg_0_3_0_0_i_19_n_0,
      I5 => mem_reg_0_3_6_6_i_10_n_0,
      O => mem_reg_0_3_6_6_i_3_n_0
    );
mem_reg_0_3_6_6_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_2(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(6),
      I3 => mem_reg_0_3_6_6_i_11_n_0,
      O => mem_reg_0_3_6_6_i_4_n_0
    );
mem_reg_0_3_6_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F888888888"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \q1_reg[7]_0\(6),
      I2 => mem_reg_0_3_31_31_i_1_1(6),
      I3 => mem_reg_0_3_1_1_i_12_n_0,
      I4 => mem_reg_0_3_6_6_i_12_n_0,
      I5 => mem_reg_0_3_0_0_i_16_n_0,
      O => mem_reg_0_3_6_6_i_5_n_0
    );
mem_reg_0_3_6_6_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033F7"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_31_31_i_1_0(6),
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => mem_reg_0_3_6_6_i_13_n_0,
      O => mem_reg_0_3_6_6_i_6_n_0
    );
mem_reg_0_3_6_6_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FBF8F8F8FBFBF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_1(6),
      I1 => mem_reg_0_3_0_0_i_15_0(3),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_31_31_i_5_0(6),
      I4 => mem_reg_0_3_0_0_i_15_0(2),
      I5 => mem_reg_0_3_0_0_i_15_0(1),
      O => mem_reg_0_3_6_6_i_7_n_0
    );
mem_reg_0_3_6_6_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_198_reg_25643(6),
      I1 => x_assign_199_reg_25649(4),
      I2 => or_ln127_131_fu_21579_p3(6),
      I3 => or_ln127_132_fu_21585_p3(4),
      I4 => mem_reg_0_3_31_31_i_5_2(6),
      I5 => Q(6),
      O => mem_reg_0_3_6_6_i_8_n_0
    );
mem_reg_0_3_6_6_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(5),
      I1 => or_ln127_127_fu_19815_p3(6),
      I2 => x_assign_192_reg_25340(6),
      I3 => or_ln127_128_fu_19821_p3(6),
      I4 => q1_reg_i_30(6),
      O => mem_reg_0_3_6_6_i_9_n_0
    );
mem_reg_0_3_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_7_7_i_1_n_0,
      DPO => q10(7),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_7_7_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_2_n_0,
      I1 => mem_reg_0_3_0_0_i_11_n_0,
      I2 => mem_reg_0_3_7_7_i_3_n_0,
      I3 => mem_reg_0_3_0_0_i_15_0(13),
      I4 => ap_enable_reg_pp0_iter3,
      I5 => \q1_reg[7]_0\(7),
      O => mem_reg_0_3_7_7_i_1_n_0
    );
mem_reg_0_3_7_7_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404CCCCC4C4CCCCC"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_3_1(7),
      I1 => mem_reg_0_3_0_0_i_35_n_0,
      I2 => mem_reg_0_3_0_0_i_15_0(9),
      I3 => mem_reg_0_3_0_0_i_15_0(8),
      I4 => ap_enable_reg_pp0_iter3,
      I5 => mem_reg_0_3_7_7_i_3_0(7),
      O => mem_reg_0_3_7_7_i_10_n_0
    );
mem_reg_0_3_7_7_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_198_reg_25643(7),
      I1 => x_assign_199_reg_25649(5),
      I2 => or_ln127_131_fu_21579_p3(7),
      I3 => or_ln127_132_fu_21585_p3(5),
      I4 => mem_reg_0_3_31_31_i_5_2(7),
      I5 => Q(7),
      O => mem_reg_0_3_7_7_i_11_n_0
    );
mem_reg_0_3_7_7_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFFCFFF02FF03FF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_5_0(7),
      I1 => mem_reg_0_3_0_0_i_15_0(3),
      I2 => mem_reg_0_3_0_0_i_15_0(2),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_0_0_i_15_0(1),
      I5 => mem_reg_0_3_31_31_i_5_1(7),
      O => mem_reg_0_3_7_7_i_12_n_0
    );
mem_reg_0_3_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFAAFEAAFE"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_4_n_0,
      I1 => mem_reg_0_3_7_7_i_5_n_0,
      I2 => \^reg_1901_reg[7]\,
      I3 => mem_reg_0_3_7_7_i_7_n_0,
      I4 => mem_reg_0_3_7_7_i_8_n_0,
      I5 => mem_reg_0_3_0_0_i_9_n_0,
      O => mem_reg_0_3_7_7_i_2_n_0
    );
mem_reg_0_3_7_7_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF045504550455"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_9_n_0,
      I1 => mem_reg_0_3_31_31_i_1_1(7),
      I2 => mem_reg_0_3_1_1_i_12_n_0,
      I3 => mem_reg_0_3_7_7_i_10_n_0,
      I4 => mem_reg_0_3_0_0_i_34_n_0,
      I5 => mem_reg_0_3_31_31_i_1_0(7),
      O => mem_reg_0_3_7_7_i_3_n_0
    );
mem_reg_0_3_7_7_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBF"
    )
        port map (
      I0 => mem_reg_0_3_7_7_i_11_n_0,
      I1 => mem_reg_0_3_0_0_i_15_0(2),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => mem_reg_0_3_0_0_i_15_0(3),
      I4 => mem_reg_0_3_7_7_i_12_n_0,
      O => mem_reg_0_3_7_7_i_4_n_0
    );
mem_reg_0_3_7_7_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => mem_reg_0_3_0_0_i_15_0(15),
      O => mem_reg_0_3_7_7_i_5_n_0
    );
mem_reg_0_3_7_7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^xor_ln117_203_reg_24667_reg[7]\,
      I1 => q1_reg_i_30(7),
      I2 => x_assign_194_reg_25362(3),
      I3 => x_assign_192_reg_25340(7),
      I4 => or_ln127_127_fu_19815_p3(7),
      I5 => or_ln127_128_fu_19821_p3(6),
      O => \^reg_1901_reg[7]\
    );
mem_reg_0_3_7_7_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2222222FFFFFFFF"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_1(7),
      I1 => \^ap_enable_reg_pp0_iter3_reg\,
      I2 => mem_reg_0_3_0_0_i_15_0(15),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => mem_reg_0_3_31_31_i_3_0(7),
      I5 => mem_reg_0_3_0_0_i_19_n_0,
      O => mem_reg_0_3_7_7_i_7_n_0
    );
mem_reg_0_3_7_7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => mem_reg_0_3_31_31_i_3_2(7),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => mem_reg_0_3_0_0_i_15_0(6),
      I3 => mem_reg_0_3_31_31_i_3_4(7),
      I4 => mem_reg_0_3_0_0_i_15_0(5),
      I5 => mem_reg_0_3_31_31_i_3_3(7),
      O => mem_reg_0_3_7_7_i_8_n_0
    );
mem_reg_0_3_7_7_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00BA00EE00FE00"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_15_0(12),
      I1 => mem_reg_0_3_0_0_i_15_0(11),
      I2 => mem_reg_0_3_0_0_i_15_0(10),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => mem_reg_0_3_7_7_i_3_3(7),
      I5 => mem_reg_0_3_7_7_i_3_2(7),
      O => mem_reg_0_3_7_7_i_9_n_0
    );
mem_reg_0_3_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \mem_reg_0_3_0_0_i_1__0_n_0\,
      DPO => q10(8),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_8_8_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_8_8_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_3_0_0_i_13_n_0,
      I1 => mem_reg_0_3_0_0_i_14_n_0,
      I2 => ct_ce0,
      O => p_0_in0_out(8)
    );
mem_reg_0_3_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => mem_reg_0_3_0_0_i_3_n_0,
      A1 => mem_reg_0_3_0_0_i_4_n_0,
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => mem_reg_0_3_1_1_i_1_n_0,
      DPO => q10(9),
      DPRA0 => int_pt_address1(0),
      DPRA1 => int_pt_address1(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_mem_reg_0_3_9_9_SPO_UNCONNECTED,
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      O => \^ar_hs\
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(0),
      Q => \q1_reg[31]_0\(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(10),
      Q => \q1_reg[31]_0\(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(11),
      Q => \q1_reg[31]_0\(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(12),
      Q => \q1_reg[31]_0\(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(13),
      Q => \q1_reg[31]_0\(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(14),
      Q => \q1_reg[31]_0\(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(15),
      Q => \q1_reg[31]_0\(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(16),
      Q => \q1_reg[31]_0\(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(17),
      Q => \q1_reg[31]_0\(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(18),
      Q => \q1_reg[31]_0\(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(19),
      Q => \q1_reg[31]_0\(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(1),
      Q => \q1_reg[31]_0\(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(20),
      Q => \q1_reg[31]_0\(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(21),
      Q => \q1_reg[31]_0\(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(22),
      Q => \q1_reg[31]_0\(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(23),
      Q => \q1_reg[31]_0\(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(24),
      Q => \q1_reg[31]_0\(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(25),
      Q => \q1_reg[31]_0\(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(26),
      Q => \q1_reg[31]_0\(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(27),
      Q => \q1_reg[31]_0\(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(28),
      Q => \q1_reg[31]_0\(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(29),
      Q => \q1_reg[31]_0\(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(2),
      Q => \q1_reg[31]_0\(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(30),
      Q => \q1_reg[31]_0\(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(31),
      Q => \q1_reg[31]_0\(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(3),
      Q => \q1_reg[31]_0\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(4),
      Q => \q1_reg[31]_0\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(5),
      Q => \q1_reg[31]_0\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(6),
      Q => \q1_reg[31]_0\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(7),
      Q => \q1_reg[31]_0\(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(8),
      Q => \q1_reg[31]_0\(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => q10(9),
      Q => \q1_reg[31]_0\(9),
      R => '0'
    );
\q3_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg(2),
      I1 => q3_reg_0(2),
      I2 => x_assign_174_reg_25287(2),
      I3 => x_assign_175_reg_25293(2),
      I4 => or_ln127_115_fu_19639_p3(2),
      I5 => or_ln127_116_fu_19645_p3(1),
      O => \^xor_ln117_203_reg_24667_reg[7]\
    );
\q3_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => q3_reg(1),
      I1 => q3_reg_0(1),
      I2 => x_assign_174_reg_25287(1),
      I3 => or_ln127_116_fu_19645_p3(1),
      I4 => or_ln127_116_fu_19645_p3(0),
      I5 => or_ln127_115_fu_19639_p3(1),
      O => \^xor_ln117_203_reg_24667_reg[5]\
    );
\q3_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_174_reg_25287(0),
      I1 => x_assign_175_reg_25293(0),
      I2 => or_ln127_115_fu_19639_p3(0),
      I3 => x_assign_175_reg_25293(1),
      I4 => q3_reg(0),
      I5 => q3_reg_0(0),
      O => \^x_assign_174_reg_25287_reg[0]\
    );
\reg_1870[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => mem_reg_0_3_0_0_i_15_0(3),
      O => \^ap_enable_reg_pp0_iter3_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pt_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \or_ln127_9_reg_22743_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_3_reg_22564_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_9_reg_22533_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln127_7_reg_22446_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_6_reg_22471_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \or_ln127_1_reg_22785_reg[7]\ : out STD_LOGIC;
    \reg_1901_reg[7]\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    clefia_s1_ce4 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clefia_s0_ce4 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clefia_s1_ce3 : out STD_LOGIC;
    clefia_s0_ce2 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_enable_reg_pp0_iter1_reg_rep__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \reg_1901_reg[5]\ : out STD_LOGIC;
    \reg_1901_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \xor_ln117_203_reg_24667_reg[7]\ : out STD_LOGIC;
    \xor_ln117_203_reg_24667_reg[5]\ : out STD_LOGIC;
    \x_assign_174_reg_25287_reg[0]\ : out STD_LOGIC;
    int_ap_start_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_4 : out STD_LOGIC;
    int_ap_start_reg_5 : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    x_assign_7_reg_22632 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    x_assign_3_reg_22564 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_5_reg_22595 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_9_reg_22533 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_22_reg_22835_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_23_reg_22882_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_5_reg_22626_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_23_reg_22882_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_21_reg_22795_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_2_reg_22409 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_6_reg_22471 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_15_reg_22711_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_s_reg_22440 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    or_ln_fu_2868_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    x_assign_1_reg_22497 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_14_reg_22679_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln117_11_reg_22653_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_0 : in STD_LOGIC;
    q4_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q4_reg_i_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q4_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q3_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q3_reg_4 : in STD_LOGIC;
    \xor_ln117_21_reg_22795_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_21_reg_22795_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_20_reg_22753_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln117_20_reg_22753_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln117_5_reg_22626_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_5_reg_22626_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xor_ln117_14_reg_22679_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q3_reg_5 : in STD_LOGIC;
    q3_reg_6 : in STD_LOGIC;
    q3_reg_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \reg_1862_reg[0]\ : in STD_LOGIC;
    \reg_1862_reg[0]_0\ : in STD_LOGIC;
    \reg_1862_reg[0]_1\ : in STD_LOGIC;
    \reg_1820_reg[0]\ : in STD_LOGIC;
    \reg_1846_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    q3_reg_8 : in STD_LOGIC;
    q3_reg_9 : in STD_LOGIC;
    q3_reg_10 : in STD_LOGIC;
    q3_reg_11 : in STD_LOGIC;
    \reg_1839_reg[0]\ : in STD_LOGIC;
    \reg_1839_reg[0]_0\ : in STD_LOGIC;
    \reg_1832_reg[0]\ : in STD_LOGIC;
    \reg_1832_reg[0]_0\ : in STD_LOGIC;
    mem_reg_0_3_8_8_i_1 : in STD_LOGIC;
    mem_reg_0_3_31_31_i_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_5_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_1_1_i_1 : in STD_LOGIC;
    mem_reg_0_3_2_2_i_1 : in STD_LOGIC;
    mem_reg_0_3_3_3_i_1 : in STD_LOGIC;
    mem_reg_0_3_4_4_i_1 : in STD_LOGIC;
    mem_reg_0_3_6_6_i_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    mem_reg_0_3_7_7_i_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_31_31_i_3_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0_3_7_7_i_3_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_198_reg_25643 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_199_reg_25649 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    or_ln127_131_fu_21579_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_132_fu_21585_p3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mem_reg_0_3_31_31_i_5_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_i_30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    x_assign_194_reg_25362 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    x_assign_192_reg_25340 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_127_fu_19815_p3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln127_128_fu_19821_p3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    q3_reg_12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_174_reg_25287 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_assign_175_reg_25293 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_115_fu_19639_p3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    or_ln127_116_fu_19645_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \reg_1854_reg[7]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_ct_n_12 : STD_LOGIC;
  signal int_ct_n_13 : STD_LOGIC;
  signal int_ct_n_14 : STD_LOGIC;
  signal int_ct_n_15 : STD_LOGIC;
  signal int_ct_n_16 : STD_LOGIC;
  signal int_ct_n_17 : STD_LOGIC;
  signal int_ct_n_18 : STD_LOGIC;
  signal int_ct_n_19 : STD_LOGIC;
  signal int_ct_n_20 : STD_LOGIC;
  signal int_ct_n_21 : STD_LOGIC;
  signal int_ct_n_22 : STD_LOGIC;
  signal int_ct_n_23 : STD_LOGIC;
  signal int_ct_n_24 : STD_LOGIC;
  signal int_ct_n_25 : STD_LOGIC;
  signal int_ct_n_26 : STD_LOGIC;
  signal int_ct_n_27 : STD_LOGIC;
  signal int_ct_n_28 : STD_LOGIC;
  signal int_ct_n_29 : STD_LOGIC;
  signal int_ct_n_3 : STD_LOGIC;
  signal int_ct_n_30 : STD_LOGIC;
  signal int_ct_n_31 : STD_LOGIC;
  signal int_ct_n_32 : STD_LOGIC;
  signal int_ct_n_33 : STD_LOGIC;
  signal int_ct_n_34 : STD_LOGIC;
  signal int_ct_n_35 : STD_LOGIC;
  signal int_ct_n_36 : STD_LOGIC;
  signal int_ct_n_37 : STD_LOGIC;
  signal int_ct_n_38 : STD_LOGIC;
  signal int_ct_n_39 : STD_LOGIC;
  signal int_ct_n_40 : STD_LOGIC;
  signal int_ct_n_41 : STD_LOGIC;
  signal int_ct_n_42 : STD_LOGIC;
  signal int_ct_n_43 : STD_LOGIC;
  signal int_ct_read : STD_LOGIC;
  signal int_ct_read0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_2_n_0\ : STD_LOGIC;
  signal int_pt_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_n_100 : STD_LOGIC;
  signal int_pt_n_101 : STD_LOGIC;
  signal int_pt_n_102 : STD_LOGIC;
  signal int_pt_n_103 : STD_LOGIC;
  signal int_pt_n_104 : STD_LOGIC;
  signal int_pt_n_105 : STD_LOGIC;
  signal int_pt_n_106 : STD_LOGIC;
  signal int_pt_n_107 : STD_LOGIC;
  signal int_pt_n_108 : STD_LOGIC;
  signal int_pt_n_109 : STD_LOGIC;
  signal int_pt_n_110 : STD_LOGIC;
  signal int_pt_n_111 : STD_LOGIC;
  signal int_pt_n_112 : STD_LOGIC;
  signal int_pt_n_113 : STD_LOGIC;
  signal int_pt_n_114 : STD_LOGIC;
  signal int_pt_n_115 : STD_LOGIC;
  signal int_pt_n_116 : STD_LOGIC;
  signal int_pt_n_117 : STD_LOGIC;
  signal int_pt_n_118 : STD_LOGIC;
  signal int_pt_n_119 : STD_LOGIC;
  signal int_pt_n_120 : STD_LOGIC;
  signal int_pt_n_95 : STD_LOGIC;
  signal int_pt_n_96 : STD_LOGIC;
  signal int_pt_n_97 : STD_LOGIC;
  signal int_pt_n_98 : STD_LOGIC;
  signal int_pt_n_99 : STD_LOGIC;
  signal int_pt_read : STD_LOGIC;
  signal int_pt_read0 : STD_LOGIC;
  signal \int_pt_shift0[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_pt_shift0[1]_i_5_n_0\ : STD_LOGIC;
  signal \int_pt_shift0_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_pt_shift0_reg_n_0_[1]\ : STD_LOGIC;
  signal int_pt_write_i_1_n_0 : STD_LOGIC;
  signal int_pt_write_reg_n_0 : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal pt_ce0 : STD_LOGIC;
  signal \^pt_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q0[31]_i_4_n_0\ : STD_LOGIC;
  signal q4_reg_i_10_n_0 : STD_LOGIC;
  signal q4_reg_i_11_n_0 : STD_LOGIC;
  signal q4_reg_i_26_n_0 : STD_LOGIC;
  signal q4_reg_i_27_n_0 : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of int_ct_read_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_isr[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of int_pt_read_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_pt_shift0[1]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pt_load_10_reg_22549[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \pt_load_11_reg_22585[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pt_load_1_reg_22394[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \pt_load_2_reg_22425[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \pt_load_3_reg_22456[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \pt_load_8_reg_22487[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \q0[31]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of q4_reg_i_26 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of q4_reg_i_27 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reg_1854[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of s_axi_control_WREADY_INST_0 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair161";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  interrupt <= \^interrupt\;
  pt_q0(7 downto 0) <= \^pt_q0\(7 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF040F0404"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => q3_reg(0),
      I2 => \ap_CS_fsm[0]_i_2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => q3_reg(13),
      I5 => q3_reg(15),
      O => \ap_CS_fsm_reg[13]_0\(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => q3_reg_11,
      I2 => ap_start,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => q3_reg(13),
      I1 => \ap_CS_fsm_reg[14]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_start,
      I4 => q3_reg(0),
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ap_CS_fsm_reg[13]_0\(2)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => q3_reg(13),
      I2 => q3_reg(12),
      I3 => q3_reg(1),
      I4 => \ap_CS_fsm_reg[1]_0\,
      I5 => \ap_CS_fsm_reg[1]_1\,
      O => \ap_CS_fsm_reg[13]_0\(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \ap_CS_fsm_reg[14]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => q3_reg(15),
      I4 => ap_enable_reg_pp0_iter1,
      O => int_ap_start_reg_2
    );
ap_enable_reg_pp0_iter1_rep_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => q3_reg(15),
      I4 => ap_enable_reg_pp0_iter1,
      O => int_ap_start_reg_4
    );
\ap_enable_reg_pp0_iter1_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => q3_reg(15),
      I4 => ap_enable_reg_pp0_iter1,
      O => int_ap_start_reg_5
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => q3_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_start,
      I4 => ap_enable_reg_pp0_iter3,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \int_isr[1]_i_2_n_0\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0B8B0F0"
    )
        port map (
      I0 => p_0_in(7),
      I1 => q3_reg(15),
      I2 => ap_start,
      I3 => q3_reg(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => int_ap_start5_out,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => int_auto_restart_i_2_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => int_auto_restart_i_2_n_0,
      I3 => s_axi_control_WSTRB(0),
      I4 => p_0_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => p_20_in,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_0_in(7),
      R => \^ap_rst_n_inv\
    );
int_ct: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram__parameterized0\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[6]\ => int_ct_n_3,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      ap_enable_reg_pp0_iter3_reg_0 => ap_enable_reg_pp0_iter3_reg_0,
      ar_hs => ar_hs,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      mem_reg_0_3_0_0_i_13_0 => \^ap_cs_fsm_reg[8]\,
      mem_reg_0_3_0_0_i_15_0(15 downto 0) => q3_reg(15 downto 0),
      mem_reg_0_3_0_0_i_15_1 => q3_reg_11,
      mem_reg_0_3_1_1_i_1_0 => mem_reg_0_3_1_1_i_1,
      mem_reg_0_3_2_2_i_1_0 => mem_reg_0_3_2_2_i_1,
      mem_reg_0_3_31_31_i_1_0(7 downto 0) => mem_reg_0_3_31_31_i_1(7 downto 0),
      mem_reg_0_3_31_31_i_1_1(7 downto 0) => mem_reg_0_3_31_31_i_1_0(7 downto 0),
      mem_reg_0_3_31_31_i_3_0(7 downto 0) => mem_reg_0_3_31_31_i_3(7 downto 0),
      mem_reg_0_3_31_31_i_3_1(7 downto 0) => mem_reg_0_3_31_31_i_3_0(7 downto 0),
      mem_reg_0_3_31_31_i_3_2(7 downto 0) => mem_reg_0_3_31_31_i_3_1(7 downto 0),
      mem_reg_0_3_31_31_i_3_3(7 downto 0) => mem_reg_0_3_31_31_i_3_2(7 downto 0),
      mem_reg_0_3_31_31_i_3_4(7 downto 0) => mem_reg_0_3_31_31_i_3_3(7 downto 0),
      mem_reg_0_3_31_31_i_5_0(7 downto 0) => mem_reg_0_3_31_31_i_5(7 downto 0),
      mem_reg_0_3_31_31_i_5_1(7 downto 0) => mem_reg_0_3_31_31_i_5_0(7 downto 0),
      mem_reg_0_3_31_31_i_5_2(7 downto 0) => mem_reg_0_3_31_31_i_5_1(7 downto 0),
      mem_reg_0_3_3_3_i_1_0 => mem_reg_0_3_3_3_i_1,
      mem_reg_0_3_4_4_i_1_0 => mem_reg_0_3_4_4_i_1,
      mem_reg_0_3_6_6_i_1_0 => mem_reg_0_3_6_6_i_1,
      mem_reg_0_3_7_7_i_3_0(7 downto 0) => mem_reg_0_3_7_7_i_3(7 downto 0),
      mem_reg_0_3_7_7_i_3_1(7 downto 0) => mem_reg_0_3_7_7_i_3_0(7 downto 0),
      mem_reg_0_3_7_7_i_3_2(7 downto 0) => mem_reg_0_3_7_7_i_3_1(7 downto 0),
      mem_reg_0_3_7_7_i_3_3(7 downto 0) => mem_reg_0_3_7_7_i_3_2(7 downto 0),
      mem_reg_0_3_8_8_i_1_0 => mem_reg_0_3_8_8_i_1,
      or_ln127_115_fu_19639_p3(2 downto 0) => or_ln127_115_fu_19639_p3(2 downto 0),
      or_ln127_116_fu_19645_p3(1 downto 0) => or_ln127_116_fu_19645_p3(1 downto 0),
      or_ln127_127_fu_19815_p3(7 downto 0) => or_ln127_127_fu_19815_p3(7 downto 0),
      or_ln127_128_fu_19821_p3(6 downto 0) => or_ln127_128_fu_19821_p3(6 downto 0),
      or_ln127_131_fu_21579_p3(7 downto 0) => or_ln127_131_fu_21579_p3(7 downto 0),
      or_ln127_132_fu_21585_p3(5 downto 0) => or_ln127_132_fu_21585_p3(5 downto 0),
      \q1_reg[31]_0\(31) => int_ct_n_12,
      \q1_reg[31]_0\(30) => int_ct_n_13,
      \q1_reg[31]_0\(29) => int_ct_n_14,
      \q1_reg[31]_0\(28) => int_ct_n_15,
      \q1_reg[31]_0\(27) => int_ct_n_16,
      \q1_reg[31]_0\(26) => int_ct_n_17,
      \q1_reg[31]_0\(25) => int_ct_n_18,
      \q1_reg[31]_0\(24) => int_ct_n_19,
      \q1_reg[31]_0\(23) => int_ct_n_20,
      \q1_reg[31]_0\(22) => int_ct_n_21,
      \q1_reg[31]_0\(21) => int_ct_n_22,
      \q1_reg[31]_0\(20) => int_ct_n_23,
      \q1_reg[31]_0\(19) => int_ct_n_24,
      \q1_reg[31]_0\(18) => int_ct_n_25,
      \q1_reg[31]_0\(17) => int_ct_n_26,
      \q1_reg[31]_0\(16) => int_ct_n_27,
      \q1_reg[31]_0\(15) => int_ct_n_28,
      \q1_reg[31]_0\(14) => int_ct_n_29,
      \q1_reg[31]_0\(13) => int_ct_n_30,
      \q1_reg[31]_0\(12) => int_ct_n_31,
      \q1_reg[31]_0\(11) => int_ct_n_32,
      \q1_reg[31]_0\(10) => int_ct_n_33,
      \q1_reg[31]_0\(9) => int_ct_n_34,
      \q1_reg[31]_0\(8) => int_ct_n_35,
      \q1_reg[31]_0\(7) => int_ct_n_36,
      \q1_reg[31]_0\(6) => int_ct_n_37,
      \q1_reg[31]_0\(5) => int_ct_n_38,
      \q1_reg[31]_0\(4) => int_ct_n_39,
      \q1_reg[31]_0\(3) => int_ct_n_40,
      \q1_reg[31]_0\(2) => int_ct_n_41,
      \q1_reg[31]_0\(1) => int_ct_n_42,
      \q1_reg[31]_0\(0) => int_ct_n_43,
      \q1_reg[7]_0\(7 downto 0) => \q1_reg[7]\(7 downto 0),
      q1_reg_i_30(7 downto 0) => q1_reg_i_30(7 downto 0),
      q3_reg(2 downto 0) => q3_reg_12(2 downto 0),
      q3_reg_0(2) => \xor_ln117_15_reg_22711_reg[7]\(7),
      q3_reg_0(1) => \xor_ln117_15_reg_22711_reg[7]\(5),
      q3_reg_0(0) => \xor_ln117_15_reg_22711_reg[7]\(0),
      \reg_1901_reg[0]\ => \reg_1901_reg[0]\,
      \reg_1901_reg[5]\ => \reg_1901_reg[5]\,
      \reg_1901_reg[7]\ => \reg_1901_reg[7]\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      x_assign_174_reg_25287(2 downto 0) => x_assign_174_reg_25287(2 downto 0),
      \x_assign_174_reg_25287_reg[0]\ => \x_assign_174_reg_25287_reg[0]\,
      x_assign_175_reg_25293(2 downto 0) => x_assign_175_reg_25293(2 downto 0),
      x_assign_192_reg_25340(7 downto 0) => x_assign_192_reg_25340(7 downto 0),
      x_assign_194_reg_25362(3 downto 0) => x_assign_194_reg_25362(3 downto 0),
      x_assign_198_reg_25643(7 downto 0) => x_assign_198_reg_25643(7 downto 0),
      x_assign_199_reg_25649(5 downto 0) => x_assign_199_reg_25649(5 downto 0),
      \xor_ln117_203_reg_24667_reg[5]\ => \xor_ln117_203_reg_24667_reg[5]\,
      \xor_ln117_203_reg_24667_reg[7]\ => \xor_ln117_203_reg_24667_reg[7]\
    );
int_ct_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(5),
      I2 => rstate(0),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      O => int_ct_read0
    );
int_ct_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ct_read0,
      Q => int_ct_read,
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => int_auto_restart_i_2_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_20_in,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[0]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => data3(1),
      I1 => data3(0),
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => ap_done,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => s_axi_control_ARADDR(0),
      O => \int_isr[0]_i_2_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => \int_isr[1]_i_2_n_0\,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => q3_reg(0),
      I2 => ap_start,
      I3 => q3_reg(15),
      O => \int_isr[1]_i_2_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => data3(0),
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => data3(1),
      R => \^ap_rst_n_inv\
    );
int_pt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => pt_ce0,
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]\,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      \ap_CS_fsm_reg[8]\ => \^ap_cs_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg(0) => \^e\(0),
      ap_start => ap_start,
      ar_hs => ar_hs,
      clefia_s1_ce4 => clefia_s1_ce4,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      int_pt_read => int_pt_read,
      \or_ln127_1_reg_22785_reg[7]\ => \or_ln127_1_reg_22785_reg[7]\,
      \or_ln127_9_reg_22743_reg[7]\(7 downto 0) => \or_ln127_9_reg_22743_reg[7]\(7 downto 0),
      or_ln_fu_2868_p3(6 downto 0) => or_ln_fu_2868_p3(6 downto 0),
      \q0_reg[31]_0\(31 downto 0) => q0(31 downto 0),
      \q0_reg[31]_1\ => \q0[31]_i_4_n_0\,
      \q0_reg[31]_2\(1) => \waddr_reg_n_0_[3]\,
      \q0_reg[31]_2\(0) => \waddr_reg_n_0_[2]\,
      \q1_reg[0]_0\ => int_pt_write_reg_n_0,
      \q1_reg[10]_0\ => int_pt_n_99,
      \q1_reg[11]_0\ => int_pt_n_100,
      \q1_reg[12]_0\ => int_pt_n_101,
      \q1_reg[13]_0\ => int_pt_n_102,
      \q1_reg[14]_0\ => int_pt_n_103,
      \q1_reg[15]_0\ => int_pt_n_104,
      \q1_reg[16]_0\ => int_pt_n_105,
      \q1_reg[17]_0\ => int_pt_n_106,
      \q1_reg[18]_0\ => int_pt_n_107,
      \q1_reg[19]_0\ => int_pt_n_108,
      \q1_reg[20]_0\ => int_pt_n_109,
      \q1_reg[21]_0\ => int_pt_n_110,
      \q1_reg[22]_0\ => int_pt_n_111,
      \q1_reg[23]_0\ => int_pt_n_112,
      \q1_reg[24]_0\ => int_pt_n_113,
      \q1_reg[25]_0\ => int_pt_n_114,
      \q1_reg[26]_0\ => int_pt_n_115,
      \q1_reg[27]_0\ => int_pt_n_116,
      \q1_reg[28]_0\ => int_pt_n_117,
      \q1_reg[29]_0\ => int_pt_n_118,
      \q1_reg[30]_0\ => int_pt_n_119,
      \q1_reg[31]_0\ => int_pt_n_120,
      \q1_reg[4]_0\ => int_pt_n_95,
      \q1_reg[5]_0\ => int_pt_n_96,
      \q1_reg[6]_0\ => int_pt_n_97,
      \q1_reg[8]_0\ => int_pt_n_98,
      \q1_reg[9]_0\(5) => \p_0_in__0\(9),
      \q1_reg[9]_0\(4) => \p_0_in__0\(7),
      \q1_reg[9]_0\(3 downto 0) => \p_0_in__0\(3 downto 0),
      q3_reg(15 downto 0) => q3_reg(15 downto 0),
      q3_reg_0 => \^ap_enable_reg_pp0_iter0\,
      q3_reg_1(7 downto 0) => q3_reg_0(7 downto 0),
      q3_reg_2(7 downto 0) => q3_reg_1(7 downto 0),
      q3_reg_3(4 downto 0) => q3_reg_2(4 downto 0),
      q3_reg_4(7 downto 0) => q3_reg_3(7 downto 0),
      q3_reg_5 => q3_reg_4,
      q3_reg_6 => q3_reg_5,
      q3_reg_7 => q3_reg_6,
      q3_reg_8 => q3_reg_7,
      q4_reg(7 downto 0) => q4_reg(7 downto 0),
      q4_reg_0 => q4_reg_0,
      q4_reg_1(7 downto 0) => q4_reg_1(7 downto 0),
      q4_reg_2 => q4_reg_i_11_n_0,
      q4_reg_3 => q4_reg_i_10_n_0,
      q4_reg_4 => q4_reg_i_26_n_0,
      q4_reg_5 => q4_reg_i_27_n_0,
      q4_reg_6(7 downto 0) => q4_reg_2(7 downto 0),
      q4_reg_i_13_0(7 downto 0) => q4_reg_i_13(7 downto 0),
      \rdata_reg[0]\ => \rdata[0]_i_2_n_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_0\,
      \rdata_reg[1]_0\ => \rdata[9]_i_3_n_0\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_0\,
      \rdata_reg[31]\(31) => int_ct_n_12,
      \rdata_reg[31]\(30) => int_ct_n_13,
      \rdata_reg[31]\(29) => int_ct_n_14,
      \rdata_reg[31]\(28) => int_ct_n_15,
      \rdata_reg[31]\(27) => int_ct_n_16,
      \rdata_reg[31]\(26) => int_ct_n_17,
      \rdata_reg[31]\(25) => int_ct_n_18,
      \rdata_reg[31]\(24) => int_ct_n_19,
      \rdata_reg[31]\(23) => int_ct_n_20,
      \rdata_reg[31]\(22) => int_ct_n_21,
      \rdata_reg[31]\(21) => int_ct_n_22,
      \rdata_reg[31]\(20) => int_ct_n_23,
      \rdata_reg[31]\(19) => int_ct_n_24,
      \rdata_reg[31]\(18) => int_ct_n_25,
      \rdata_reg[31]\(17) => int_ct_n_26,
      \rdata_reg[31]\(16) => int_ct_n_27,
      \rdata_reg[31]\(15) => int_ct_n_28,
      \rdata_reg[31]\(14) => int_ct_n_29,
      \rdata_reg[31]\(13) => int_ct_n_30,
      \rdata_reg[31]\(12) => int_ct_n_31,
      \rdata_reg[31]\(11) => int_ct_n_32,
      \rdata_reg[31]\(10) => int_ct_n_33,
      \rdata_reg[31]\(9) => int_ct_n_34,
      \rdata_reg[31]\(8) => int_ct_n_35,
      \rdata_reg[31]\(7) => int_ct_n_36,
      \rdata_reg[31]\(6) => int_ct_n_37,
      \rdata_reg[31]\(5) => int_ct_n_38,
      \rdata_reg[31]\(4) => int_ct_n_39,
      \rdata_reg[31]\(3) => int_ct_n_40,
      \rdata_reg[31]\(2) => int_ct_n_41,
      \rdata_reg[31]\(1) => int_ct_n_42,
      \rdata_reg[31]\(0) => int_ct_n_43,
      \rdata_reg[3]\ => \rdata[3]_i_2_n_0\,
      \rdata_reg[7]\ => \rdata[7]_i_2_n_0\,
      \rdata_reg[9]\ => \rdata[9]_i_2_n_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      \trunc_ln127_7_reg_22446_reg[6]\(7 downto 0) => \trunc_ln127_7_reg_22446_reg[6]\(7 downto 0),
      wstate(1 downto 0) => wstate(1 downto 0),
      x_assign_1_reg_22497(7 downto 0) => x_assign_1_reg_22497(7 downto 0),
      x_assign_2_reg_22409(7 downto 0) => x_assign_2_reg_22409(7 downto 0),
      x_assign_3_reg_22564(7 downto 0) => x_assign_3_reg_22564(7 downto 0),
      \x_assign_3_reg_22564_reg[7]\(7 downto 0) => \x_assign_3_reg_22564_reg[7]\(7 downto 0),
      x_assign_5_reg_22595(7 downto 0) => x_assign_5_reg_22595(7 downto 0),
      x_assign_6_reg_22471(7 downto 0) => x_assign_6_reg_22471(7 downto 0),
      \x_assign_6_reg_22471_reg[6]\(7 downto 0) => \x_assign_6_reg_22471_reg[6]\(7 downto 0),
      \x_assign_6_reg_22471_reg[7]\(7 downto 0) => \x_assign_6_reg_22471_reg[7]\(7 downto 0),
      \x_assign_6_reg_22471_reg[7]_0\(7 downto 0) => \x_assign_6_reg_22471_reg[7]_0\(7 downto 0),
      x_assign_7_reg_22632(5 downto 0) => x_assign_7_reg_22632(5 downto 0),
      x_assign_9_reg_22533(7 downto 0) => x_assign_9_reg_22533(7 downto 0),
      \x_assign_9_reg_22533_reg[5]\(7 downto 0) => \x_assign_9_reg_22533_reg[5]\(7 downto 0),
      x_assign_s_reg_22440(3 downto 0) => x_assign_s_reg_22440(3 downto 0),
      \xor_ln117_11_reg_22653_reg[2]\ => \^pt_q0\(2),
      \xor_ln117_11_reg_22653_reg[4]\ => \^pt_q0\(4),
      \xor_ln117_11_reg_22653_reg[7]\(7 downto 0) => \xor_ln117_11_reg_22653_reg[7]\(7 downto 0),
      \xor_ln117_11_reg_22653_reg[7]_0\(7 downto 0) => \xor_ln117_11_reg_22653_reg[7]_0\(7 downto 0),
      \xor_ln117_11_reg_22653_reg[7]_1\(7 downto 0) => \xor_ln117_11_reg_22653_reg[7]_1\(7 downto 0),
      \xor_ln117_14_reg_22679_reg[3]\ => \^pt_q0\(3),
      \xor_ln117_14_reg_22679_reg[4]\(2 downto 0) => \xor_ln117_14_reg_22679_reg[4]\(2 downto 0),
      \xor_ln117_14_reg_22679_reg[5]\ => \^pt_q0\(5),
      \xor_ln117_14_reg_22679_reg[7]\(7 downto 0) => \xor_ln117_14_reg_22679_reg[7]\(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]\(7 downto 0) => \xor_ln117_15_reg_22711_reg[7]\(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]_0\(7 downto 0) => \xor_ln117_15_reg_22711_reg[7]_0\(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]_1\(7 downto 0) => \xor_ln117_15_reg_22711_reg[7]_1\(7 downto 0),
      \xor_ln117_20_reg_22753_reg[5]\(3 downto 0) => \xor_ln117_20_reg_22753_reg[5]\(3 downto 0),
      \xor_ln117_20_reg_22753_reg[7]\(5 downto 0) => \xor_ln117_20_reg_22753_reg[7]\(5 downto 0),
      \xor_ln117_21_reg_22795_reg[5]\(3 downto 0) => \xor_ln117_21_reg_22795_reg[5]\(3 downto 0),
      \xor_ln117_21_reg_22795_reg[5]_0\(3 downto 0) => \xor_ln117_21_reg_22795_reg[5]_0\(3 downto 0),
      \xor_ln117_21_reg_22795_reg[7]\(7 downto 0) => \xor_ln117_21_reg_22795_reg[7]\(7 downto 0),
      \xor_ln117_22_reg_22835_reg[7]\(7 downto 0) => \xor_ln117_22_reg_22835_reg[7]\(7 downto 0),
      \xor_ln117_22_reg_22835_reg[7]_0\(7 downto 0) => \xor_ln117_22_reg_22835_reg[7]_0\(7 downto 0),
      \xor_ln117_22_reg_22835_reg[7]_1\(7 downto 0) => \xor_ln117_22_reg_22835_reg[7]_1\(7 downto 0),
      \xor_ln117_23_reg_22882_reg[7]\(7 downto 0) => \xor_ln117_23_reg_22882_reg[7]\(7 downto 0),
      \xor_ln117_23_reg_22882_reg[7]_0\(7 downto 0) => \xor_ln117_23_reg_22882_reg[7]_0\(7 downto 0),
      \xor_ln117_5_reg_22626_reg[0]\ => \^pt_q0\(0),
      \xor_ln117_5_reg_22626_reg[1]\ => \^pt_q0\(1),
      \xor_ln117_5_reg_22626_reg[4]\(2 downto 0) => \xor_ln117_5_reg_22626_reg[4]\(2 downto 0),
      \xor_ln117_5_reg_22626_reg[4]_0\(2 downto 0) => \xor_ln117_5_reg_22626_reg[4]_0\(2 downto 0),
      \xor_ln117_5_reg_22626_reg[6]\ => \^pt_q0\(6),
      \xor_ln117_5_reg_22626_reg[7]\(7 downto 0) => \xor_ln117_5_reg_22626_reg[7]\(7 downto 0),
      \xor_ln117_5_reg_22626_reg[7]_0\ => \^pt_q0\(7)
    );
int_pt_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => s_axi_control_ARADDR(5),
      O => int_pt_read0
    );
int_pt_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_read0,
      Q => int_pt_read,
      R => \^ap_rst_n_inv\
    );
\int_pt_shift0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEFFFFAAFE0000"
    )
        port map (
      I0 => q3_reg(15),
      I1 => q3_reg(13),
      I2 => \int_pt_shift0[0]_i_2_n_0\,
      I3 => q3_reg(14),
      I4 => pt_ce0,
      I5 => \int_pt_shift0_reg_n_0_[0]\,
      O => \int_pt_shift0[0]_i_1_n_0\
    );
\int_pt_shift0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500005501"
    )
        port map (
      I0 => q3_reg(12),
      I1 => q3_reg(8),
      I2 => \int_pt_shift0[0]_i_3_n_0\,
      I3 => q3_reg(9),
      I4 => q3_reg(10),
      I5 => q3_reg(11),
      O => \int_pt_shift0[0]_i_2_n_0\
    );
\int_pt_shift0[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010155555555"
    )
        port map (
      I0 => q3_reg(7),
      I1 => q3_reg(5),
      I2 => q3_reg(3),
      I3 => q3_reg(2),
      I4 => q3_reg(1),
      I5 => int_ct_n_3,
      O => \int_pt_shift0[0]_i_3_n_0\
    );
\int_pt_shift0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEE0000"
    )
        port map (
      I0 => q3_reg(14),
      I1 => q3_reg(15),
      I2 => \int_pt_shift0[1]_i_2_n_0\,
      I3 => \int_pt_shift0[1]_i_3_n_0\,
      I4 => pt_ce0,
      I5 => \int_pt_shift0_reg_n_0_[1]\,
      O => \int_pt_shift0[1]_i_1_n_0\
    );
\int_pt_shift0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => q3_reg(12),
      I1 => q3_reg(13),
      I2 => q3_reg(10),
      I3 => q3_reg(11),
      I4 => q3_reg(8),
      I5 => q3_reg(9),
      O => \int_pt_shift0[1]_i_2_n_0\
    );
\int_pt_shift0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => q3_reg(6),
      I1 => q3_reg(7),
      I2 => q3_reg(10),
      I3 => q3_reg(11),
      I4 => \int_pt_shift0[1]_i_4_n_0\,
      I5 => \int_pt_shift0[1]_i_5_n_0\,
      O => \int_pt_shift0[1]_i_3_n_0\
    );
\int_pt_shift0[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q3_reg(4),
      I1 => q3_reg(5),
      O => \int_pt_shift0[1]_i_4_n_0\
    );
\int_pt_shift0[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => q3_reg(3),
      I1 => q3_reg(2),
      O => \int_pt_shift0[1]_i_5_n_0\
    );
\int_pt_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0[0]_i_1_n_0\,
      Q => \int_pt_shift0_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_pt_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0[1]_i_1_n_0\,
      Q => \int_pt_shift0_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
int_pt_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => aw_hs,
      I2 => s_axi_control_AWADDR(4),
      I3 => p_20_in,
      I4 => int_pt_write_reg_n_0,
      O => int_pt_write_i_1_n_0
    );
int_pt_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EF0000000000"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_20_in
    );
int_pt_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_write_i_1_n_0,
      Q => int_pt_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B08FFFF3B083B08"
    )
        port map (
      I0 => ap_idle,
      I1 => auto_restart_status_reg_n_0,
      I2 => p_0_in(2),
      I3 => ap_done,
      I4 => int_task_ap_done_i_2_n_0,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => \int_isr[0]_i_2_n_0\,
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => \^ap_rst_n_inv\
    );
\pt_load_10_reg_22549[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => q3_reg(0),
      I2 => ap_start,
      I3 => q3_reg(7),
      O => ap_enable_reg_pp0_iter0_reg_reg(0)
    );
\pt_load_11_reg_22585[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => q3_reg(8),
      O => int_ap_start_reg_1(0)
    );
\pt_load_1_reg_22394[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q3_reg(2),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q3_reg(0),
      I3 => ap_start,
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\pt_load_2_reg_22425[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => ap_start,
      I1 => q3_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => q3_reg(3),
      O => int_ap_start_reg_0(0)
    );
\pt_load_3_reg_22456[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(24),
      I1 => q0(8),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(16),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(0),
      O => \^pt_q0\(0)
    );
\pt_load_3_reg_22456[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(25),
      I1 => q0(9),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(17),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(1),
      O => \^pt_q0\(1)
    );
\pt_load_3_reg_22456[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(26),
      I1 => q0(10),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(18),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(2),
      O => \^pt_q0\(2)
    );
\pt_load_3_reg_22456[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(27),
      I1 => q0(11),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(19),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(3),
      O => \^pt_q0\(3)
    );
\pt_load_3_reg_22456[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(28),
      I1 => q0(12),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(20),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(4),
      O => \^pt_q0\(4)
    );
\pt_load_3_reg_22456[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(29),
      I1 => q0(13),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(21),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(5),
      O => \^pt_q0\(5)
    );
\pt_load_3_reg_22456[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(30),
      I1 => q0(14),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(22),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(6),
      O => \^pt_q0\(6)
    );
\pt_load_3_reg_22456[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => q3_reg(0),
      I2 => ap_start,
      I3 => q3_reg(4),
      O => ap_enable_reg_pp0_iter0_reg_reg_0(0)
    );
\pt_load_3_reg_22456[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => q0(31),
      I1 => q0(15),
      I2 => \int_pt_shift0_reg_n_0_[0]\,
      I3 => q0(23),
      I4 => \int_pt_shift0_reg_n_0_[1]\,
      I5 => q0(7),
      O => \^pt_q0\(7)
    );
\pt_load_8_reg_22487[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => q3_reg(5),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q3_reg(0),
      I3 => ap_start,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\q0[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => q3_reg(0),
      I2 => ap_start,
      I3 => q3_reg(12),
      O => \q0[31]_i_4_n_0\
    );
q1_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => q3_reg_11,
      I1 => q3_reg(0),
      I2 => q3_reg(15),
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => q3_reg_8,
      I5 => q3_reg_9,
      O => clefia_s0_ce2
    );
q3_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => q3_reg(15),
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => q3_reg_8,
      I3 => q3_reg_9,
      I4 => q3_reg_10,
      I5 => q3_reg(0),
      O => clefia_s1_ce3
    );
q4_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDDD"
    )
        port map (
      I0 => q4_reg_i_10_n_0,
      I1 => q4_reg_i_11_n_0,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => q3_reg(3),
      I4 => q3_reg(1),
      I5 => q3_reg(6),
      O => clefia_s0_ce4
    );
q4_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF1F111FFF"
    )
        port map (
      I0 => q3_reg(12),
      I1 => q3_reg(8),
      I2 => ap_start,
      I3 => q3_reg(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => q3_reg(10),
      O => q4_reg_i_10_n_0
    );
q4_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => q3_reg(15),
      I1 => ap_start,
      I2 => q3_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => q3_reg(2),
      O => q4_reg_i_11_n_0
    );
q4_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => q3_reg(10),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => q3_reg(0),
      I3 => ap_start,
      O => q4_reg_i_26_n_0
    );
q4_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => q3_reg(10),
      I1 => ap_start,
      I2 => q3_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => q3_reg(8),
      O => q4_reg_i_27_n_0
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \rdata[0]_i_3_n_0\,
      I1 => s_axi_control_ARADDR(1),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(5),
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => int_gie_reg_n_0,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => ap_start,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A8080000A808"
    )
        port map (
      I0 => \rdata[1]_i_3_n_0\,
      I1 => int_task_ap_done,
      I2 => s_axi_control_ARADDR(3),
      I3 => \int_ier_reg_n_0_[1]\,
      I4 => s_axi_control_ARADDR(2),
      I5 => data3(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(2),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(1),
      I2 => rstate(0),
      I3 => int_ct_read,
      I4 => int_pt_read,
      O => \rdata[31]_i_2_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => int_ap_ready,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(7),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^interrupt\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(0),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_99,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_100,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_101,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_102,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_103,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_104,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_105,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_106,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_107,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_108,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_109,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_110,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_111,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_112,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_113,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_114,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_115,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_116,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_117,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_118,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_119,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_120,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_95,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_96,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_97,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => int_pt_n_98,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_0\,
      D => \p_0_in__0\(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\reg_1816[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFE0EFE0A0A0"
    )
        port map (
      I0 => q3_reg_10,
      I1 => ap_start,
      I2 => q3_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => q3_reg(2),
      I5 => q3_reg(9),
      O => \ap_enable_reg_pp0_iter1_reg_rep__0\(0)
    );
\reg_1820[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0FEF0"
    )
        port map (
      I0 => q3_reg(3),
      I1 => q3_reg(15),
      I2 => \reg_1820_reg[0]\,
      I3 => \^ap_enable_reg_pp0_iter0\,
      I4 => q3_reg(12),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\reg_1825[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD5D5D5D5D5"
    )
        port map (
      I0 => \reg_1846_reg[0]\,
      I1 => q3_reg(2),
      I2 => \ap_CS_fsm_reg[14]\,
      I3 => q3_reg(4),
      I4 => q3_reg(11),
      I5 => \^ap_enable_reg_pp0_iter0\,
      O => \ap_CS_fsm_reg[2]_1\(0)
    );
\reg_1832[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFEAFFEAFF"
    )
        port map (
      I0 => \reg_1832_reg[0]\,
      I1 => q3_reg(3),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \reg_1832_reg[0]_0\,
      I4 => q3_reg(5),
      I5 => \^ap_enable_reg_pp0_iter0\,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\reg_1839[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5D5FFFF"
    )
        port map (
      I0 => \reg_1839_reg[0]\,
      I1 => q3_reg(5),
      I2 => q3_reg_11,
      I3 => q3_reg(13),
      I4 => \reg_1839_reg[0]_0\,
      I5 => \^e\(0),
      O => \ap_CS_fsm_reg[5]\(0)
    );
\reg_1846[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFD5FFD5FF"
    )
        port map (
      I0 => \reg_1846_reg[0]\,
      I1 => q3_reg(2),
      I2 => \ap_CS_fsm_reg[14]\,
      I3 => \reg_1862_reg[0]_1\,
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => q3_reg(7),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\reg_1854[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \reg_1854_reg[7]\,
      I1 => ap_start,
      I2 => q3_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => q3_reg(8),
      O => int_ap_start_reg_3(0)
    );
\reg_1862[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => q3_reg(13),
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => \reg_1862_reg[0]\,
      I3 => \reg_1862_reg[0]_0\,
      I4 => \reg_1862_reg[0]_1\,
      O => \ap_CS_fsm_reg[13]\(0)
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEE2E"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => rstate(0),
      I2 => s_axi_control_RREADY,
      I3 => int_pt_read,
      I4 => int_ct_read,
      I5 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => \^ap_rst_n_inv\
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ap_rst_n_inv\
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => int_pt_read,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => int_ct_read,
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(1),
      I4 => rstate(0),
      O => s_axi_control_WREADY
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => s_axi_control_AWVALID,
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EE002E"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => wstate(0),
      I2 => s_axi_control_WVALID,
      I3 => wstate(1),
      I4 => ar_hs,
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200F20"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_BREADY,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => \^ap_rst_n_inv\
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000000010";
  attribute ap_ST_fsm_pp0_stage10 : string;
  attribute ap_ST_fsm_pp0_stage10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000010000000000";
  attribute ap_ST_fsm_pp0_stage11 : string;
  attribute ap_ST_fsm_pp0_stage11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000100000000000";
  attribute ap_ST_fsm_pp0_stage12 : string;
  attribute ap_ST_fsm_pp0_stage12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0001000000000000";
  attribute ap_ST_fsm_pp0_stage13 : string;
  attribute ap_ST_fsm_pp0_stage13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0010000000000000";
  attribute ap_ST_fsm_pp0_stage14 : string;
  attribute ap_ST_fsm_pp0_stage14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0100000000000000";
  attribute ap_ST_fsm_pp0_stage15 : string;
  attribute ap_ST_fsm_pp0_stage15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b1000000000000000";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000000100000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000001000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000010000000";
  attribute ap_ST_fsm_pp0_stage8 : string;
  attribute ap_ST_fsm_pp0_stage8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000000100000000";
  attribute ap_ST_fsm_pp0_stage9 : string;
  attribute ap_ST_fsm_pp0_stage9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "16'b0000001000000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc is
  signal \<const0>\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_reg_rep__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_rep_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_rep_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_rep_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal clefia_s0_U_n_100 : STD_LOGIC;
  signal clefia_s0_U_n_111 : STD_LOGIC;
  signal clefia_s0_U_n_117 : STD_LOGIC;
  signal clefia_s0_U_n_121 : STD_LOGIC;
  signal clefia_s0_U_n_123 : STD_LOGIC;
  signal clefia_s0_U_n_124 : STD_LOGIC;
  signal clefia_s0_U_n_125 : STD_LOGIC;
  signal clefia_s0_U_n_126 : STD_LOGIC;
  signal clefia_s0_U_n_127 : STD_LOGIC;
  signal clefia_s0_U_n_135 : STD_LOGIC;
  signal clefia_s0_U_n_136 : STD_LOGIC;
  signal clefia_s0_U_n_137 : STD_LOGIC;
  signal clefia_s0_U_n_143 : STD_LOGIC;
  signal clefia_s0_U_n_147 : STD_LOGIC;
  signal clefia_s0_U_n_151 : STD_LOGIC;
  signal clefia_s0_U_n_152 : STD_LOGIC;
  signal clefia_s0_U_n_153 : STD_LOGIC;
  signal clefia_s0_U_n_158 : STD_LOGIC;
  signal clefia_s0_U_n_159 : STD_LOGIC;
  signal clefia_s0_U_n_160 : STD_LOGIC;
  signal clefia_s0_U_n_161 : STD_LOGIC;
  signal clefia_s0_U_n_162 : STD_LOGIC;
  signal clefia_s0_U_n_163 : STD_LOGIC;
  signal clefia_s0_U_n_164 : STD_LOGIC;
  signal clefia_s0_U_n_165 : STD_LOGIC;
  signal clefia_s0_U_n_166 : STD_LOGIC;
  signal clefia_s0_U_n_167 : STD_LOGIC;
  signal clefia_s0_U_n_168 : STD_LOGIC;
  signal clefia_s0_U_n_169 : STD_LOGIC;
  signal clefia_s0_U_n_170 : STD_LOGIC;
  signal clefia_s0_U_n_171 : STD_LOGIC;
  signal clefia_s0_U_n_172 : STD_LOGIC;
  signal clefia_s0_U_n_173 : STD_LOGIC;
  signal clefia_s0_U_n_174 : STD_LOGIC;
  signal clefia_s0_U_n_175 : STD_LOGIC;
  signal clefia_s0_U_n_176 : STD_LOGIC;
  signal clefia_s0_U_n_177 : STD_LOGIC;
  signal clefia_s0_U_n_182 : STD_LOGIC;
  signal clefia_s0_U_n_183 : STD_LOGIC;
  signal clefia_s0_U_n_184 : STD_LOGIC;
  signal clefia_s0_U_n_193 : STD_LOGIC;
  signal clefia_s0_U_n_194 : STD_LOGIC;
  signal clefia_s0_U_n_204 : STD_LOGIC;
  signal clefia_s0_U_n_205 : STD_LOGIC;
  signal clefia_s0_U_n_206 : STD_LOGIC;
  signal clefia_s0_U_n_207 : STD_LOGIC;
  signal clefia_s0_U_n_208 : STD_LOGIC;
  signal clefia_s0_U_n_209 : STD_LOGIC;
  signal clefia_s0_U_n_210 : STD_LOGIC;
  signal clefia_s0_U_n_211 : STD_LOGIC;
  signal clefia_s0_U_n_212 : STD_LOGIC;
  signal clefia_s0_U_n_213 : STD_LOGIC;
  signal clefia_s0_U_n_214 : STD_LOGIC;
  signal clefia_s0_U_n_215 : STD_LOGIC;
  signal clefia_s0_U_n_216 : STD_LOGIC;
  signal clefia_s0_U_n_217 : STD_LOGIC;
  signal clefia_s0_U_n_218 : STD_LOGIC;
  signal clefia_s0_U_n_219 : STD_LOGIC;
  signal clefia_s0_U_n_220 : STD_LOGIC;
  signal clefia_s0_U_n_221 : STD_LOGIC;
  signal clefia_s0_U_n_222 : STD_LOGIC;
  signal clefia_s0_U_n_223 : STD_LOGIC;
  signal clefia_s0_U_n_224 : STD_LOGIC;
  signal clefia_s0_U_n_225 : STD_LOGIC;
  signal clefia_s0_U_n_226 : STD_LOGIC;
  signal clefia_s0_U_n_227 : STD_LOGIC;
  signal clefia_s0_U_n_228 : STD_LOGIC;
  signal clefia_s0_U_n_229 : STD_LOGIC;
  signal clefia_s0_U_n_230 : STD_LOGIC;
  signal clefia_s0_U_n_231 : STD_LOGIC;
  signal clefia_s0_U_n_232 : STD_LOGIC;
  signal clefia_s0_U_n_233 : STD_LOGIC;
  signal clefia_s0_U_n_234 : STD_LOGIC;
  signal clefia_s0_U_n_235 : STD_LOGIC;
  signal clefia_s0_U_n_236 : STD_LOGIC;
  signal clefia_s0_U_n_237 : STD_LOGIC;
  signal clefia_s0_U_n_238 : STD_LOGIC;
  signal clefia_s0_U_n_239 : STD_LOGIC;
  signal clefia_s0_U_n_240 : STD_LOGIC;
  signal clefia_s0_U_n_241 : STD_LOGIC;
  signal clefia_s0_U_n_242 : STD_LOGIC;
  signal clefia_s0_U_n_243 : STD_LOGIC;
  signal clefia_s0_U_n_244 : STD_LOGIC;
  signal clefia_s0_U_n_245 : STD_LOGIC;
  signal clefia_s0_U_n_246 : STD_LOGIC;
  signal clefia_s0_U_n_247 : STD_LOGIC;
  signal clefia_s0_U_n_248 : STD_LOGIC;
  signal clefia_s0_U_n_249 : STD_LOGIC;
  signal clefia_s0_U_n_250 : STD_LOGIC;
  signal clefia_s0_U_n_251 : STD_LOGIC;
  signal clefia_s0_U_n_252 : STD_LOGIC;
  signal clefia_s0_U_n_253 : STD_LOGIC;
  signal clefia_s0_U_n_254 : STD_LOGIC;
  signal clefia_s0_U_n_255 : STD_LOGIC;
  signal clefia_s0_U_n_256 : STD_LOGIC;
  signal clefia_s0_U_n_257 : STD_LOGIC;
  signal clefia_s0_U_n_258 : STD_LOGIC;
  signal clefia_s0_U_n_259 : STD_LOGIC;
  signal clefia_s0_U_n_260 : STD_LOGIC;
  signal clefia_s0_U_n_261 : STD_LOGIC;
  signal clefia_s0_U_n_262 : STD_LOGIC;
  signal clefia_s0_U_n_263 : STD_LOGIC;
  signal clefia_s0_U_n_264 : STD_LOGIC;
  signal clefia_s0_U_n_265 : STD_LOGIC;
  signal clefia_s0_U_n_266 : STD_LOGIC;
  signal clefia_s0_U_n_267 : STD_LOGIC;
  signal clefia_s0_U_n_268 : STD_LOGIC;
  signal clefia_s0_U_n_269 : STD_LOGIC;
  signal clefia_s0_U_n_270 : STD_LOGIC;
  signal clefia_s0_U_n_271 : STD_LOGIC;
  signal clefia_s0_U_n_272 : STD_LOGIC;
  signal clefia_s0_U_n_273 : STD_LOGIC;
  signal clefia_s0_U_n_274 : STD_LOGIC;
  signal clefia_s0_U_n_275 : STD_LOGIC;
  signal clefia_s0_U_n_276 : STD_LOGIC;
  signal clefia_s0_U_n_277 : STD_LOGIC;
  signal clefia_s0_U_n_278 : STD_LOGIC;
  signal clefia_s0_U_n_279 : STD_LOGIC;
  signal clefia_s0_U_n_280 : STD_LOGIC;
  signal clefia_s0_U_n_281 : STD_LOGIC;
  signal clefia_s0_U_n_282 : STD_LOGIC;
  signal clefia_s0_U_n_283 : STD_LOGIC;
  signal clefia_s0_U_n_284 : STD_LOGIC;
  signal clefia_s0_U_n_285 : STD_LOGIC;
  signal clefia_s0_U_n_286 : STD_LOGIC;
  signal clefia_s0_U_n_287 : STD_LOGIC;
  signal clefia_s0_U_n_288 : STD_LOGIC;
  signal clefia_s0_U_n_289 : STD_LOGIC;
  signal clefia_s0_U_n_290 : STD_LOGIC;
  signal clefia_s0_U_n_297 : STD_LOGIC;
  signal clefia_s0_U_n_298 : STD_LOGIC;
  signal clefia_s0_U_n_299 : STD_LOGIC;
  signal clefia_s0_U_n_300 : STD_LOGIC;
  signal clefia_s0_U_n_301 : STD_LOGIC;
  signal clefia_s0_U_n_302 : STD_LOGIC;
  signal clefia_s0_U_n_303 : STD_LOGIC;
  signal clefia_s0_U_n_304 : STD_LOGIC;
  signal clefia_s0_U_n_305 : STD_LOGIC;
  signal clefia_s0_U_n_306 : STD_LOGIC;
  signal clefia_s0_U_n_307 : STD_LOGIC;
  signal clefia_s0_U_n_308 : STD_LOGIC;
  signal clefia_s0_U_n_309 : STD_LOGIC;
  signal clefia_s0_U_n_310 : STD_LOGIC;
  signal clefia_s0_U_n_311 : STD_LOGIC;
  signal clefia_s0_U_n_312 : STD_LOGIC;
  signal clefia_s0_U_n_313 : STD_LOGIC;
  signal clefia_s0_U_n_314 : STD_LOGIC;
  signal clefia_s0_U_n_315 : STD_LOGIC;
  signal clefia_s0_U_n_316 : STD_LOGIC;
  signal clefia_s0_U_n_323 : STD_LOGIC;
  signal clefia_s0_U_n_324 : STD_LOGIC;
  signal clefia_s0_U_n_327 : STD_LOGIC;
  signal clefia_s0_U_n_358 : STD_LOGIC;
  signal clefia_s0_U_n_380 : STD_LOGIC;
  signal clefia_s0_U_n_389 : STD_LOGIC;
  signal clefia_s0_U_n_390 : STD_LOGIC;
  signal clefia_s0_U_n_393 : STD_LOGIC;
  signal clefia_s0_U_n_394 : STD_LOGIC;
  signal clefia_s0_U_n_395 : STD_LOGIC;
  signal clefia_s0_U_n_396 : STD_LOGIC;
  signal clefia_s0_U_n_405 : STD_LOGIC;
  signal clefia_s0_U_n_406 : STD_LOGIC;
  signal clefia_s0_U_n_407 : STD_LOGIC;
  signal clefia_s0_U_n_408 : STD_LOGIC;
  signal clefia_s0_U_n_409 : STD_LOGIC;
  signal clefia_s0_U_n_410 : STD_LOGIC;
  signal clefia_s0_U_n_411 : STD_LOGIC;
  signal clefia_s0_U_n_412 : STD_LOGIC;
  signal clefia_s0_U_n_437 : STD_LOGIC;
  signal clefia_s0_U_n_438 : STD_LOGIC;
  signal clefia_s0_U_n_439 : STD_LOGIC;
  signal clefia_s0_U_n_440 : STD_LOGIC;
  signal clefia_s0_U_n_441 : STD_LOGIC;
  signal clefia_s0_U_n_442 : STD_LOGIC;
  signal clefia_s0_U_n_443 : STD_LOGIC;
  signal clefia_s0_U_n_444 : STD_LOGIC;
  signal clefia_s0_U_n_445 : STD_LOGIC;
  signal clefia_s0_U_n_446 : STD_LOGIC;
  signal clefia_s0_U_n_447 : STD_LOGIC;
  signal clefia_s0_U_n_448 : STD_LOGIC;
  signal clefia_s0_U_n_449 : STD_LOGIC;
  signal clefia_s0_U_n_45 : STD_LOGIC;
  signal clefia_s0_U_n_453 : STD_LOGIC;
  signal clefia_s0_U_n_454 : STD_LOGIC;
  signal clefia_s0_U_n_455 : STD_LOGIC;
  signal clefia_s0_U_n_456 : STD_LOGIC;
  signal clefia_s0_U_n_457 : STD_LOGIC;
  signal clefia_s0_U_n_458 : STD_LOGIC;
  signal clefia_s0_U_n_459 : STD_LOGIC;
  signal clefia_s0_U_n_46 : STD_LOGIC;
  signal clefia_s0_U_n_460 : STD_LOGIC;
  signal clefia_s0_U_n_461 : STD_LOGIC;
  signal clefia_s0_U_n_462 : STD_LOGIC;
  signal clefia_s0_U_n_463 : STD_LOGIC;
  signal clefia_s0_U_n_464 : STD_LOGIC;
  signal clefia_s0_U_n_465 : STD_LOGIC;
  signal clefia_s0_U_n_466 : STD_LOGIC;
  signal clefia_s0_U_n_467 : STD_LOGIC;
  signal clefia_s0_U_n_468 : STD_LOGIC;
  signal clefia_s0_U_n_469 : STD_LOGIC;
  signal clefia_s0_U_n_47 : STD_LOGIC;
  signal clefia_s0_U_n_470 : STD_LOGIC;
  signal clefia_s0_U_n_471 : STD_LOGIC;
  signal clefia_s0_U_n_472 : STD_LOGIC;
  signal clefia_s0_U_n_473 : STD_LOGIC;
  signal clefia_s0_U_n_474 : STD_LOGIC;
  signal clefia_s0_U_n_475 : STD_LOGIC;
  signal clefia_s0_U_n_476 : STD_LOGIC;
  signal clefia_s0_U_n_477 : STD_LOGIC;
  signal clefia_s0_U_n_479 : STD_LOGIC;
  signal clefia_s0_U_n_48 : STD_LOGIC;
  signal clefia_s0_U_n_480 : STD_LOGIC;
  signal clefia_s0_U_n_481 : STD_LOGIC;
  signal clefia_s0_U_n_482 : STD_LOGIC;
  signal clefia_s0_U_n_483 : STD_LOGIC;
  signal clefia_s0_U_n_486 : STD_LOGIC;
  signal clefia_s0_U_n_487 : STD_LOGIC;
  signal clefia_s0_U_n_488 : STD_LOGIC;
  signal clefia_s0_U_n_489 : STD_LOGIC;
  signal clefia_s0_U_n_49 : STD_LOGIC;
  signal clefia_s0_U_n_490 : STD_LOGIC;
  signal clefia_s0_U_n_491 : STD_LOGIC;
  signal clefia_s0_U_n_492 : STD_LOGIC;
  signal clefia_s0_U_n_493 : STD_LOGIC;
  signal clefia_s0_U_n_494 : STD_LOGIC;
  signal clefia_s0_U_n_495 : STD_LOGIC;
  signal clefia_s0_U_n_496 : STD_LOGIC;
  signal clefia_s0_U_n_497 : STD_LOGIC;
  signal clefia_s0_U_n_498 : STD_LOGIC;
  signal clefia_s0_U_n_499 : STD_LOGIC;
  signal clefia_s0_U_n_500 : STD_LOGIC;
  signal clefia_s0_U_n_501 : STD_LOGIC;
  signal clefia_s0_U_n_502 : STD_LOGIC;
  signal clefia_s0_U_n_503 : STD_LOGIC;
  signal clefia_s0_U_n_504 : STD_LOGIC;
  signal clefia_s0_U_n_505 : STD_LOGIC;
  signal clefia_s0_U_n_506 : STD_LOGIC;
  signal clefia_s0_U_n_507 : STD_LOGIC;
  signal clefia_s0_U_n_508 : STD_LOGIC;
  signal clefia_s0_U_n_509 : STD_LOGIC;
  signal clefia_s0_U_n_510 : STD_LOGIC;
  signal clefia_s0_U_n_511 : STD_LOGIC;
  signal clefia_s0_U_n_512 : STD_LOGIC;
  signal clefia_s0_U_n_513 : STD_LOGIC;
  signal clefia_s0_U_n_514 : STD_LOGIC;
  signal clefia_s0_U_n_515 : STD_LOGIC;
  signal clefia_s0_U_n_516 : STD_LOGIC;
  signal clefia_s0_U_n_517 : STD_LOGIC;
  signal clefia_s0_U_n_518 : STD_LOGIC;
  signal clefia_s0_U_n_519 : STD_LOGIC;
  signal clefia_s0_U_n_520 : STD_LOGIC;
  signal clefia_s0_U_n_521 : STD_LOGIC;
  signal clefia_s0_U_n_522 : STD_LOGIC;
  signal clefia_s0_U_n_523 : STD_LOGIC;
  signal clefia_s0_U_n_524 : STD_LOGIC;
  signal clefia_s0_U_n_525 : STD_LOGIC;
  signal clefia_s0_U_n_526 : STD_LOGIC;
  signal clefia_s0_U_n_527 : STD_LOGIC;
  signal clefia_s0_U_n_528 : STD_LOGIC;
  signal clefia_s0_U_n_529 : STD_LOGIC;
  signal clefia_s0_U_n_530 : STD_LOGIC;
  signal clefia_s0_U_n_535 : STD_LOGIC;
  signal clefia_s0_U_n_536 : STD_LOGIC;
  signal clefia_s0_U_n_537 : STD_LOGIC;
  signal clefia_s0_U_n_540 : STD_LOGIC;
  signal clefia_s0_U_n_541 : STD_LOGIC;
  signal clefia_s0_U_n_58 : STD_LOGIC;
  signal clefia_s0_U_n_59 : STD_LOGIC;
  signal clefia_s0_U_n_60 : STD_LOGIC;
  signal clefia_s0_U_n_61 : STD_LOGIC;
  signal clefia_s0_U_n_62 : STD_LOGIC;
  signal clefia_s0_U_n_63 : STD_LOGIC;
  signal clefia_s0_U_n_64 : STD_LOGIC;
  signal clefia_s0_U_n_65 : STD_LOGIC;
  signal clefia_s0_U_n_66 : STD_LOGIC;
  signal clefia_s0_U_n_67 : STD_LOGIC;
  signal clefia_s0_U_n_68 : STD_LOGIC;
  signal clefia_s0_U_n_69 : STD_LOGIC;
  signal clefia_s0_U_n_70 : STD_LOGIC;
  signal clefia_s0_U_n_71 : STD_LOGIC;
  signal clefia_s0_U_n_72 : STD_LOGIC;
  signal clefia_s0_U_n_73 : STD_LOGIC;
  signal clefia_s0_U_n_74 : STD_LOGIC;
  signal clefia_s0_U_n_75 : STD_LOGIC;
  signal clefia_s0_U_n_76 : STD_LOGIC;
  signal clefia_s0_U_n_77 : STD_LOGIC;
  signal clefia_s0_U_n_78 : STD_LOGIC;
  signal clefia_s0_U_n_79 : STD_LOGIC;
  signal clefia_s0_U_n_80 : STD_LOGIC;
  signal clefia_s0_U_n_81 : STD_LOGIC;
  signal clefia_s0_U_n_82 : STD_LOGIC;
  signal clefia_s0_U_n_83 : STD_LOGIC;
  signal clefia_s0_U_n_84 : STD_LOGIC;
  signal clefia_s0_U_n_85 : STD_LOGIC;
  signal clefia_s0_U_n_86 : STD_LOGIC;
  signal clefia_s0_U_n_87 : STD_LOGIC;
  signal clefia_s0_U_n_88 : STD_LOGIC;
  signal clefia_s0_U_n_89 : STD_LOGIC;
  signal clefia_s0_U_n_90 : STD_LOGIC;
  signal clefia_s0_U_n_91 : STD_LOGIC;
  signal clefia_s0_U_n_92 : STD_LOGIC;
  signal clefia_s0_U_n_93 : STD_LOGIC;
  signal clefia_s0_U_n_94 : STD_LOGIC;
  signal clefia_s0_U_n_95 : STD_LOGIC;
  signal clefia_s0_U_n_96 : STD_LOGIC;
  signal clefia_s0_U_n_97 : STD_LOGIC;
  signal clefia_s0_U_n_98 : STD_LOGIC;
  signal clefia_s0_U_n_99 : STD_LOGIC;
  signal clefia_s0_ce0 : STD_LOGIC;
  signal clefia_s0_ce2 : STD_LOGIC;
  signal clefia_s0_ce4 : STD_LOGIC;
  signal clefia_s0_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_U_n_100 : STD_LOGIC;
  signal clefia_s1_U_n_101 : STD_LOGIC;
  signal clefia_s1_U_n_102 : STD_LOGIC;
  signal clefia_s1_U_n_103 : STD_LOGIC;
  signal clefia_s1_U_n_104 : STD_LOGIC;
  signal clefia_s1_U_n_105 : STD_LOGIC;
  signal clefia_s1_U_n_106 : STD_LOGIC;
  signal clefia_s1_U_n_107 : STD_LOGIC;
  signal clefia_s1_U_n_108 : STD_LOGIC;
  signal clefia_s1_U_n_109 : STD_LOGIC;
  signal clefia_s1_U_n_110 : STD_LOGIC;
  signal clefia_s1_U_n_111 : STD_LOGIC;
  signal clefia_s1_U_n_112 : STD_LOGIC;
  signal clefia_s1_U_n_113 : STD_LOGIC;
  signal clefia_s1_U_n_114 : STD_LOGIC;
  signal clefia_s1_U_n_115 : STD_LOGIC;
  signal clefia_s1_U_n_116 : STD_LOGIC;
  signal clefia_s1_U_n_117 : STD_LOGIC;
  signal clefia_s1_U_n_118 : STD_LOGIC;
  signal clefia_s1_U_n_119 : STD_LOGIC;
  signal clefia_s1_U_n_120 : STD_LOGIC;
  signal clefia_s1_U_n_121 : STD_LOGIC;
  signal clefia_s1_U_n_122 : STD_LOGIC;
  signal clefia_s1_U_n_123 : STD_LOGIC;
  signal clefia_s1_U_n_127 : STD_LOGIC;
  signal clefia_s1_U_n_128 : STD_LOGIC;
  signal clefia_s1_U_n_129 : STD_LOGIC;
  signal clefia_s1_U_n_130 : STD_LOGIC;
  signal clefia_s1_U_n_131 : STD_LOGIC;
  signal clefia_s1_U_n_132 : STD_LOGIC;
  signal clefia_s1_U_n_146 : STD_LOGIC;
  signal clefia_s1_U_n_152 : STD_LOGIC;
  signal clefia_s1_U_n_154 : STD_LOGIC;
  signal clefia_s1_U_n_155 : STD_LOGIC;
  signal clefia_s1_U_n_156 : STD_LOGIC;
  signal clefia_s1_U_n_157 : STD_LOGIC;
  signal clefia_s1_U_n_160 : STD_LOGIC;
  signal clefia_s1_U_n_161 : STD_LOGIC;
  signal clefia_s1_U_n_162 : STD_LOGIC;
  signal clefia_s1_U_n_163 : STD_LOGIC;
  signal clefia_s1_U_n_164 : STD_LOGIC;
  signal clefia_s1_U_n_165 : STD_LOGIC;
  signal clefia_s1_U_n_166 : STD_LOGIC;
  signal clefia_s1_U_n_167 : STD_LOGIC;
  signal clefia_s1_U_n_168 : STD_LOGIC;
  signal clefia_s1_U_n_169 : STD_LOGIC;
  signal clefia_s1_U_n_170 : STD_LOGIC;
  signal clefia_s1_U_n_171 : STD_LOGIC;
  signal clefia_s1_U_n_180 : STD_LOGIC;
  signal clefia_s1_U_n_190 : STD_LOGIC;
  signal clefia_s1_U_n_191 : STD_LOGIC;
  signal clefia_s1_U_n_192 : STD_LOGIC;
  signal clefia_s1_U_n_193 : STD_LOGIC;
  signal clefia_s1_U_n_195 : STD_LOGIC;
  signal clefia_s1_U_n_196 : STD_LOGIC;
  signal clefia_s1_U_n_197 : STD_LOGIC;
  signal clefia_s1_U_n_198 : STD_LOGIC;
  signal clefia_s1_U_n_199 : STD_LOGIC;
  signal clefia_s1_U_n_200 : STD_LOGIC;
  signal clefia_s1_U_n_201 : STD_LOGIC;
  signal clefia_s1_U_n_202 : STD_LOGIC;
  signal clefia_s1_U_n_203 : STD_LOGIC;
  signal clefia_s1_U_n_204 : STD_LOGIC;
  signal clefia_s1_U_n_205 : STD_LOGIC;
  signal clefia_s1_U_n_206 : STD_LOGIC;
  signal clefia_s1_U_n_207 : STD_LOGIC;
  signal clefia_s1_U_n_208 : STD_LOGIC;
  signal clefia_s1_U_n_209 : STD_LOGIC;
  signal clefia_s1_U_n_210 : STD_LOGIC;
  signal clefia_s1_U_n_211 : STD_LOGIC;
  signal clefia_s1_U_n_212 : STD_LOGIC;
  signal clefia_s1_U_n_213 : STD_LOGIC;
  signal clefia_s1_U_n_214 : STD_LOGIC;
  signal clefia_s1_U_n_215 : STD_LOGIC;
  signal clefia_s1_U_n_216 : STD_LOGIC;
  signal clefia_s1_U_n_217 : STD_LOGIC;
  signal clefia_s1_U_n_218 : STD_LOGIC;
  signal clefia_s1_U_n_219 : STD_LOGIC;
  signal clefia_s1_U_n_220 : STD_LOGIC;
  signal clefia_s1_U_n_221 : STD_LOGIC;
  signal clefia_s1_U_n_222 : STD_LOGIC;
  signal clefia_s1_U_n_223 : STD_LOGIC;
  signal clefia_s1_U_n_224 : STD_LOGIC;
  signal clefia_s1_U_n_225 : STD_LOGIC;
  signal clefia_s1_U_n_226 : STD_LOGIC;
  signal clefia_s1_U_n_227 : STD_LOGIC;
  signal clefia_s1_U_n_228 : STD_LOGIC;
  signal clefia_s1_U_n_229 : STD_LOGIC;
  signal clefia_s1_U_n_230 : STD_LOGIC;
  signal clefia_s1_U_n_231 : STD_LOGIC;
  signal clefia_s1_U_n_232 : STD_LOGIC;
  signal clefia_s1_U_n_233 : STD_LOGIC;
  signal clefia_s1_U_n_234 : STD_LOGIC;
  signal clefia_s1_U_n_235 : STD_LOGIC;
  signal clefia_s1_U_n_236 : STD_LOGIC;
  signal clefia_s1_U_n_237 : STD_LOGIC;
  signal clefia_s1_U_n_238 : STD_LOGIC;
  signal clefia_s1_U_n_239 : STD_LOGIC;
  signal clefia_s1_U_n_240 : STD_LOGIC;
  signal clefia_s1_U_n_241 : STD_LOGIC;
  signal clefia_s1_U_n_242 : STD_LOGIC;
  signal clefia_s1_U_n_243 : STD_LOGIC;
  signal clefia_s1_U_n_244 : STD_LOGIC;
  signal clefia_s1_U_n_245 : STD_LOGIC;
  signal clefia_s1_U_n_246 : STD_LOGIC;
  signal clefia_s1_U_n_247 : STD_LOGIC;
  signal clefia_s1_U_n_248 : STD_LOGIC;
  signal clefia_s1_U_n_249 : STD_LOGIC;
  signal clefia_s1_U_n_250 : STD_LOGIC;
  signal clefia_s1_U_n_251 : STD_LOGIC;
  signal clefia_s1_U_n_252 : STD_LOGIC;
  signal clefia_s1_U_n_253 : STD_LOGIC;
  signal clefia_s1_U_n_254 : STD_LOGIC;
  signal clefia_s1_U_n_255 : STD_LOGIC;
  signal clefia_s1_U_n_256 : STD_LOGIC;
  signal clefia_s1_U_n_257 : STD_LOGIC;
  signal clefia_s1_U_n_258 : STD_LOGIC;
  signal clefia_s1_U_n_259 : STD_LOGIC;
  signal clefia_s1_U_n_260 : STD_LOGIC;
  signal clefia_s1_U_n_261 : STD_LOGIC;
  signal clefia_s1_U_n_262 : STD_LOGIC;
  signal clefia_s1_U_n_263 : STD_LOGIC;
  signal clefia_s1_U_n_264 : STD_LOGIC;
  signal clefia_s1_U_n_265 : STD_LOGIC;
  signal clefia_s1_U_n_266 : STD_LOGIC;
  signal clefia_s1_U_n_267 : STD_LOGIC;
  signal clefia_s1_U_n_268 : STD_LOGIC;
  signal clefia_s1_U_n_269 : STD_LOGIC;
  signal clefia_s1_U_n_270 : STD_LOGIC;
  signal clefia_s1_U_n_271 : STD_LOGIC;
  signal clefia_s1_U_n_272 : STD_LOGIC;
  signal clefia_s1_U_n_273 : STD_LOGIC;
  signal clefia_s1_U_n_274 : STD_LOGIC;
  signal clefia_s1_U_n_275 : STD_LOGIC;
  signal clefia_s1_U_n_276 : STD_LOGIC;
  signal clefia_s1_U_n_277 : STD_LOGIC;
  signal clefia_s1_U_n_278 : STD_LOGIC;
  signal clefia_s1_U_n_279 : STD_LOGIC;
  signal clefia_s1_U_n_280 : STD_LOGIC;
  signal clefia_s1_U_n_281 : STD_LOGIC;
  signal clefia_s1_U_n_284 : STD_LOGIC;
  signal clefia_s1_U_n_285 : STD_LOGIC;
  signal clefia_s1_U_n_286 : STD_LOGIC;
  signal clefia_s1_U_n_287 : STD_LOGIC;
  signal clefia_s1_U_n_288 : STD_LOGIC;
  signal clefia_s1_U_n_291 : STD_LOGIC;
  signal clefia_s1_U_n_300 : STD_LOGIC;
  signal clefia_s1_U_n_301 : STD_LOGIC;
  signal clefia_s1_U_n_302 : STD_LOGIC;
  signal clefia_s1_U_n_303 : STD_LOGIC;
  signal clefia_s1_U_n_304 : STD_LOGIC;
  signal clefia_s1_U_n_306 : STD_LOGIC;
  signal clefia_s1_U_n_307 : STD_LOGIC;
  signal clefia_s1_U_n_308 : STD_LOGIC;
  signal clefia_s1_U_n_310 : STD_LOGIC;
  signal clefia_s1_U_n_311 : STD_LOGIC;
  signal clefia_s1_U_n_312 : STD_LOGIC;
  signal clefia_s1_U_n_313 : STD_LOGIC;
  signal clefia_s1_U_n_314 : STD_LOGIC;
  signal clefia_s1_U_n_325 : STD_LOGIC;
  signal clefia_s1_U_n_326 : STD_LOGIC;
  signal clefia_s1_U_n_327 : STD_LOGIC;
  signal clefia_s1_U_n_328 : STD_LOGIC;
  signal clefia_s1_U_n_329 : STD_LOGIC;
  signal clefia_s1_U_n_330 : STD_LOGIC;
  signal clefia_s1_U_n_331 : STD_LOGIC;
  signal clefia_s1_U_n_337 : STD_LOGIC;
  signal clefia_s1_U_n_338 : STD_LOGIC;
  signal clefia_s1_U_n_339 : STD_LOGIC;
  signal clefia_s1_U_n_340 : STD_LOGIC;
  signal clefia_s1_U_n_341 : STD_LOGIC;
  signal clefia_s1_U_n_342 : STD_LOGIC;
  signal clefia_s1_U_n_343 : STD_LOGIC;
  signal clefia_s1_U_n_344 : STD_LOGIC;
  signal clefia_s1_U_n_345 : STD_LOGIC;
  signal clefia_s1_U_n_346 : STD_LOGIC;
  signal clefia_s1_U_n_347 : STD_LOGIC;
  signal clefia_s1_U_n_348 : STD_LOGIC;
  signal clefia_s1_U_n_349 : STD_LOGIC;
  signal clefia_s1_U_n_350 : STD_LOGIC;
  signal clefia_s1_U_n_351 : STD_LOGIC;
  signal clefia_s1_U_n_352 : STD_LOGIC;
  signal clefia_s1_U_n_353 : STD_LOGIC;
  signal clefia_s1_U_n_354 : STD_LOGIC;
  signal clefia_s1_U_n_355 : STD_LOGIC;
  signal clefia_s1_U_n_356 : STD_LOGIC;
  signal clefia_s1_U_n_357 : STD_LOGIC;
  signal clefia_s1_U_n_358 : STD_LOGIC;
  signal clefia_s1_U_n_359 : STD_LOGIC;
  signal clefia_s1_U_n_360 : STD_LOGIC;
  signal clefia_s1_U_n_361 : STD_LOGIC;
  signal clefia_s1_U_n_362 : STD_LOGIC;
  signal clefia_s1_U_n_387 : STD_LOGIC;
  signal clefia_s1_U_n_388 : STD_LOGIC;
  signal clefia_s1_U_n_389 : STD_LOGIC;
  signal clefia_s1_U_n_39 : STD_LOGIC;
  signal clefia_s1_U_n_390 : STD_LOGIC;
  signal clefia_s1_U_n_391 : STD_LOGIC;
  signal clefia_s1_U_n_392 : STD_LOGIC;
  signal clefia_s1_U_n_393 : STD_LOGIC;
  signal clefia_s1_U_n_394 : STD_LOGIC;
  signal clefia_s1_U_n_395 : STD_LOGIC;
  signal clefia_s1_U_n_396 : STD_LOGIC;
  signal clefia_s1_U_n_397 : STD_LOGIC;
  signal clefia_s1_U_n_398 : STD_LOGIC;
  signal clefia_s1_U_n_399 : STD_LOGIC;
  signal clefia_s1_U_n_40 : STD_LOGIC;
  signal clefia_s1_U_n_400 : STD_LOGIC;
  signal clefia_s1_U_n_401 : STD_LOGIC;
  signal clefia_s1_U_n_402 : STD_LOGIC;
  signal clefia_s1_U_n_403 : STD_LOGIC;
  signal clefia_s1_U_n_404 : STD_LOGIC;
  signal clefia_s1_U_n_405 : STD_LOGIC;
  signal clefia_s1_U_n_406 : STD_LOGIC;
  signal clefia_s1_U_n_407 : STD_LOGIC;
  signal clefia_s1_U_n_41 : STD_LOGIC;
  signal clefia_s1_U_n_416 : STD_LOGIC;
  signal clefia_s1_U_n_417 : STD_LOGIC;
  signal clefia_s1_U_n_418 : STD_LOGIC;
  signal clefia_s1_U_n_419 : STD_LOGIC;
  signal clefia_s1_U_n_42 : STD_LOGIC;
  signal clefia_s1_U_n_420 : STD_LOGIC;
  signal clefia_s1_U_n_421 : STD_LOGIC;
  signal clefia_s1_U_n_422 : STD_LOGIC;
  signal clefia_s1_U_n_423 : STD_LOGIC;
  signal clefia_s1_U_n_424 : STD_LOGIC;
  signal clefia_s1_U_n_425 : STD_LOGIC;
  signal clefia_s1_U_n_426 : STD_LOGIC;
  signal clefia_s1_U_n_427 : STD_LOGIC;
  signal clefia_s1_U_n_428 : STD_LOGIC;
  signal clefia_s1_U_n_429 : STD_LOGIC;
  signal clefia_s1_U_n_43 : STD_LOGIC;
  signal clefia_s1_U_n_430 : STD_LOGIC;
  signal clefia_s1_U_n_431 : STD_LOGIC;
  signal clefia_s1_U_n_432 : STD_LOGIC;
  signal clefia_s1_U_n_433 : STD_LOGIC;
  signal clefia_s1_U_n_434 : STD_LOGIC;
  signal clefia_s1_U_n_435 : STD_LOGIC;
  signal clefia_s1_U_n_436 : STD_LOGIC;
  signal clefia_s1_U_n_437 : STD_LOGIC;
  signal clefia_s1_U_n_438 : STD_LOGIC;
  signal clefia_s1_U_n_439 : STD_LOGIC;
  signal clefia_s1_U_n_44 : STD_LOGIC;
  signal clefia_s1_U_n_440 : STD_LOGIC;
  signal clefia_s1_U_n_441 : STD_LOGIC;
  signal clefia_s1_U_n_442 : STD_LOGIC;
  signal clefia_s1_U_n_443 : STD_LOGIC;
  signal clefia_s1_U_n_444 : STD_LOGIC;
  signal clefia_s1_U_n_445 : STD_LOGIC;
  signal clefia_s1_U_n_446 : STD_LOGIC;
  signal clefia_s1_U_n_45 : STD_LOGIC;
  signal clefia_s1_U_n_452 : STD_LOGIC;
  signal clefia_s1_U_n_453 : STD_LOGIC;
  signal clefia_s1_U_n_454 : STD_LOGIC;
  signal clefia_s1_U_n_455 : STD_LOGIC;
  signal clefia_s1_U_n_456 : STD_LOGIC;
  signal clefia_s1_U_n_457 : STD_LOGIC;
  signal clefia_s1_U_n_458 : STD_LOGIC;
  signal clefia_s1_U_n_459 : STD_LOGIC;
  signal clefia_s1_U_n_46 : STD_LOGIC;
  signal clefia_s1_U_n_460 : STD_LOGIC;
  signal clefia_s1_U_n_461 : STD_LOGIC;
  signal clefia_s1_U_n_462 : STD_LOGIC;
  signal clefia_s1_U_n_463 : STD_LOGIC;
  signal clefia_s1_U_n_464 : STD_LOGIC;
  signal clefia_s1_U_n_465 : STD_LOGIC;
  signal clefia_s1_U_n_466 : STD_LOGIC;
  signal clefia_s1_U_n_467 : STD_LOGIC;
  signal clefia_s1_U_n_468 : STD_LOGIC;
  signal clefia_s1_U_n_47 : STD_LOGIC;
  signal clefia_s1_U_n_473 : STD_LOGIC;
  signal clefia_s1_U_n_474 : STD_LOGIC;
  signal clefia_s1_U_n_475 : STD_LOGIC;
  signal clefia_s1_U_n_478 : STD_LOGIC;
  signal clefia_s1_U_n_479 : STD_LOGIC;
  signal clefia_s1_U_n_48 : STD_LOGIC;
  signal clefia_s1_U_n_480 : STD_LOGIC;
  signal clefia_s1_U_n_481 : STD_LOGIC;
  signal clefia_s1_U_n_482 : STD_LOGIC;
  signal clefia_s1_U_n_49 : STD_LOGIC;
  signal clefia_s1_U_n_50 : STD_LOGIC;
  signal clefia_s1_U_n_51 : STD_LOGIC;
  signal clefia_s1_U_n_52 : STD_LOGIC;
  signal clefia_s1_U_n_53 : STD_LOGIC;
  signal clefia_s1_U_n_54 : STD_LOGIC;
  signal clefia_s1_U_n_55 : STD_LOGIC;
  signal clefia_s1_U_n_56 : STD_LOGIC;
  signal clefia_s1_U_n_57 : STD_LOGIC;
  signal clefia_s1_U_n_58 : STD_LOGIC;
  signal clefia_s1_U_n_59 : STD_LOGIC;
  signal clefia_s1_U_n_60 : STD_LOGIC;
  signal clefia_s1_U_n_61 : STD_LOGIC;
  signal clefia_s1_U_n_62 : STD_LOGIC;
  signal clefia_s1_U_n_63 : STD_LOGIC;
  signal clefia_s1_U_n_64 : STD_LOGIC;
  signal clefia_s1_U_n_65 : STD_LOGIC;
  signal clefia_s1_U_n_66 : STD_LOGIC;
  signal clefia_s1_U_n_67 : STD_LOGIC;
  signal clefia_s1_U_n_68 : STD_LOGIC;
  signal clefia_s1_U_n_69 : STD_LOGIC;
  signal clefia_s1_U_n_70 : STD_LOGIC;
  signal clefia_s1_U_n_71 : STD_LOGIC;
  signal clefia_s1_U_n_72 : STD_LOGIC;
  signal clefia_s1_U_n_73 : STD_LOGIC;
  signal clefia_s1_U_n_74 : STD_LOGIC;
  signal clefia_s1_U_n_75 : STD_LOGIC;
  signal clefia_s1_U_n_76 : STD_LOGIC;
  signal clefia_s1_U_n_77 : STD_LOGIC;
  signal clefia_s1_U_n_78 : STD_LOGIC;
  signal clefia_s1_U_n_79 : STD_LOGIC;
  signal clefia_s1_U_n_80 : STD_LOGIC;
  signal clefia_s1_U_n_81 : STD_LOGIC;
  signal clefia_s1_U_n_82 : STD_LOGIC;
  signal clefia_s1_U_n_83 : STD_LOGIC;
  signal clefia_s1_U_n_84 : STD_LOGIC;
  signal clefia_s1_U_n_85 : STD_LOGIC;
  signal clefia_s1_U_n_86 : STD_LOGIC;
  signal clefia_s1_U_n_87 : STD_LOGIC;
  signal clefia_s1_U_n_88 : STD_LOGIC;
  signal clefia_s1_U_n_89 : STD_LOGIC;
  signal clefia_s1_U_n_90 : STD_LOGIC;
  signal clefia_s1_U_n_91 : STD_LOGIC;
  signal clefia_s1_U_n_92 : STD_LOGIC;
  signal clefia_s1_U_n_93 : STD_LOGIC;
  signal clefia_s1_U_n_94 : STD_LOGIC;
  signal clefia_s1_U_n_95 : STD_LOGIC;
  signal clefia_s1_U_n_96 : STD_LOGIC;
  signal clefia_s1_U_n_97 : STD_LOGIC;
  signal clefia_s1_U_n_98 : STD_LOGIC;
  signal clefia_s1_U_n_99 : STD_LOGIC;
  signal clefia_s1_ce3 : STD_LOGIC;
  signal clefia_s1_ce4 : STD_LOGIC;
  signal clefia_s1_q2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_q3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_q4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal control_s_axi_U_n_102 : STD_LOGIC;
  signal control_s_axi_U_n_106 : STD_LOGIC;
  signal control_s_axi_U_n_109 : STD_LOGIC;
  signal control_s_axi_U_n_113 : STD_LOGIC;
  signal control_s_axi_U_n_114 : STD_LOGIC;
  signal control_s_axi_U_n_115 : STD_LOGIC;
  signal control_s_axi_U_n_116 : STD_LOGIC;
  signal control_s_axi_U_n_117 : STD_LOGIC;
  signal control_s_axi_U_n_118 : STD_LOGIC;
  signal control_s_axi_U_n_119 : STD_LOGIC;
  signal control_s_axi_U_n_120 : STD_LOGIC;
  signal control_s_axi_U_n_121 : STD_LOGIC;
  signal control_s_axi_U_n_122 : STD_LOGIC;
  signal control_s_axi_U_n_123 : STD_LOGIC;
  signal control_s_axi_U_n_124 : STD_LOGIC;
  signal control_s_axi_U_n_125 : STD_LOGIC;
  signal control_s_axi_U_n_126 : STD_LOGIC;
  signal control_s_axi_U_n_127 : STD_LOGIC;
  signal control_s_axi_U_n_20 : STD_LOGIC;
  signal control_s_axi_U_n_68 : STD_LOGIC;
  signal control_s_axi_U_n_72 : STD_LOGIC;
  signal control_s_axi_U_n_73 : STD_LOGIC;
  signal control_s_axi_U_n_74 : STD_LOGIC;
  signal control_s_axi_U_n_75 : STD_LOGIC;
  signal control_s_axi_U_n_76 : STD_LOGIC;
  signal control_s_axi_U_n_77 : STD_LOGIC;
  signal control_s_axi_U_n_78 : STD_LOGIC;
  signal control_s_axi_U_n_79 : STD_LOGIC;
  signal control_s_axi_U_n_81 : STD_LOGIC;
  signal control_s_axi_U_n_82 : STD_LOGIC;
  signal control_s_axi_U_n_83 : STD_LOGIC;
  signal control_s_axi_U_n_84 : STD_LOGIC;
  signal control_s_axi_U_n_85 : STD_LOGIC;
  signal control_s_axi_U_n_86 : STD_LOGIC;
  signal control_s_axi_U_n_87 : STD_LOGIC;
  signal control_s_axi_U_n_88 : STD_LOGIC;
  signal control_s_axi_U_n_89 : STD_LOGIC;
  signal control_s_axi_U_n_90 : STD_LOGIC;
  signal control_s_axi_U_n_91 : STD_LOGIC;
  signal control_s_axi_U_n_94 : STD_LOGIC;
  signal control_s_axi_U_n_97 : STD_LOGIC;
  signal or_ln127_100_fu_17381_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_101_fu_17387_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_102_fu_17393_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_103_fu_16419_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_104_fu_16425_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_105_fu_16431_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_106_fu_16437_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_107_fu_18507_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_108_fu_18513_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_109_fu_18519_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_10_fu_3386_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_110_fu_18525_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_111_fu_17551_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_112_fu_17557_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_113_fu_17563_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_114_fu_17569_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_115_fu_19639_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_116_fu_19645_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_117_fu_19651_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_118_fu_19657_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_119_fu_18683_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_11_fu_5082_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_120_fu_18689_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_121_fu_18695_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_122_fu_18701_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_123_fu_20771_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_124_fu_20777_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_125_fu_20783_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_126_fu_20789_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_127_fu_19815_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_128_fu_19821_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_129_fu_19827_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_12_fu_4611_p3 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal or_ln127_12_reg_22978 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_130_fu_19833_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_131_fu_21579_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_132_fu_21585_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_133_fu_21591_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_134_fu_21597_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_135_fu_20947_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_136_fu_20953_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_137_fu_20959_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_138_fu_20965_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_139_fu_22234_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_13_fu_4619_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_140_fu_22240_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_141_fu_22246_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_142_fu_22252_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_14_fu_4625_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_19_reg_23094 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_1_fu_3244_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_1_reg_22785 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_20_reg_23112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_21_reg_23124 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_22_reg_23130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_23_reg_23000 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_24_reg_23011 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_25_reg_23016 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_26_reg_23021 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_27_fu_7178_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_28_fu_7184_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_29_fu_7190_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_2_fu_2656_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_2_reg_22616 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_30_fu_7196_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_31_fu_6222_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_32_fu_6228_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_33_fu_6234_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_34_fu_6240_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_35_fu_8310_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_36_fu_8316_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_37_fu_8322_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_38_fu_8328_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_39_fu_7354_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_3_fu_3250_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_3_reg_22790 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_40_fu_7360_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_41_fu_7366_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_42_fu_7372_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_43_fu_9442_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_44_fu_9448_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_45_fu_9454_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_46_fu_9460_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_47_fu_8486_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_48_fu_8492_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_49_fu_8498_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_4_fu_2662_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_4_reg_22621 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_50_fu_8504_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_51_fu_10574_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_52_fu_10580_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_53_fu_10586_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_54_fu_10592_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_55_fu_9618_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_56_fu_9624_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_57_fu_9630_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_58_fu_9636_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_59_fu_11706_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_5_fu_3290_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_60_fu_11712_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_61_fu_11718_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_62_fu_11724_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_63_fu_10750_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_64_fu_10756_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_65_fu_10762_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_66_fu_10768_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_67_fu_12607_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_68_fu_12613_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_69_fu_12619_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_6_fu_2862_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_6_reg_22669 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_70_fu_12625_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_71_fu_11882_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_72_fu_11888_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_73_fu_11894_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_74_fu_11900_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_75_fu_14133_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_76_fu_14139_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_77_fu_13670_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_78_fu_13676_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_82_fu_13024_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_83_fu_15111_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_84_fu_15117_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_85_fu_15123_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_86_fu_15129_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_87_reg_24431 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_88_reg_24442 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_89_reg_24447 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_8_fu_3380_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_90_reg_24452 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_91_fu_16243_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_92_fu_16249_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_93_fu_16255_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_94_fu_16261_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_95_fu_15287_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_96_fu_15293_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_97_fu_15299_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln127_98_fu_15305_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal or_ln127_99_fu_17375_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_9_fu_3112_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln127_9_reg_22743 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln127_s_fu_3118_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln127_s_reg_22748 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_2868_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln_reg_22674 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_ce01 : STD_LOGIC;
  signal pt_ce011 : STD_LOGIC;
  signal pt_ce012 : STD_LOGIC;
  signal pt_ce01529_out : STD_LOGIC;
  signal pt_ce04 : STD_LOGIC;
  signal pt_load_10_reg_22549 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_11_reg_22585 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_1_reg_22394 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_2_reg_22425 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_3_reg_22456 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_8_reg_22487 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_9_reg_22518 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_reg_22379 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_load_reg_22379_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pt_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q1_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1816 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_18160 : STD_LOGIC;
  signal reg_1820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_1820[7]_i_3_n_0\ : STD_LOGIC;
  signal reg_1825 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1832 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_18325 : STD_LOGIC;
  signal \reg_1832[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1832[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1832[7]_i_6_n_0\ : STD_LOGIC;
  signal reg_1839 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_1839[7]_i_3_n_0\ : STD_LOGIC;
  signal reg_1846 : STD_LOGIC;
  signal \reg_1846[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1846[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1846[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1846[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_1846[7]_i_7_n_0\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_1846_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_1854[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_5_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_6_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_8_n_0\ : STD_LOGIC;
  signal \reg_1854[7]_i_9_n_0\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_1854_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_1862 : STD_LOGIC;
  signal \reg_1862[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1862[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1862[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_1862_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_1870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_1870[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_1877[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_1877_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_1883 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_188313_out : STD_LOGIC;
  signal reg_1890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_1890[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_1890[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1890[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1896[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_1896[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1896[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_1896_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_1901 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reg_1901[7]_i_1_n_0\ : STD_LOGIC;
  signal \reg_1901[7]_i_3_n_0\ : STD_LOGIC;
  signal reg_1906 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_100_reg_24188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_102_reg_24204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_103_reg_24210 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_104_fu_12265_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_105_reg_24226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_107_fu_12459_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_108_reg_24076 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_109_reg_24082 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_110_reg_24098 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_111_reg_24114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_112_reg_24332 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_114_reg_24348 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_115_reg_24400 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_117_reg_24354 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_119_fu_13470_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_120_reg_24267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_124_reg_24519 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_126_reg_24535 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_127_reg_24541 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_129_reg_24557 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_12_reg_22722 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_132_reg_24425 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_134_reg_24436 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_136_reg_24707 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_138_reg_24723 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_139_reg_24729 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_13_reg_22764 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_141_reg_24745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_144_reg_24583 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_145_reg_24589 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_146_reg_24605 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_147_reg_24621 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_148_reg_24895 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_150_reg_24911 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_151_reg_24917 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_153_reg_24933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_156_reg_24771 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_157_reg_24777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_158_reg_24793 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_159_reg_24809 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_15_reg_22690 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_160_reg_25083 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_162_reg_25099 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_163_reg_25105 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_165_reg_25121 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_168_reg_24959 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_169_reg_24965 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_16_reg_22892 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_170_reg_24981 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_171_reg_24997 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_172_reg_25271 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_174_reg_25287 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_175_reg_25293 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_177_reg_25309 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_180_reg_25147 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_181_reg_25153 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_182_reg_25169 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_183_reg_25185 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_184_reg_25459 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_186_reg_25475 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_187_reg_25481 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_189_reg_25497 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_18_reg_22937 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_192_reg_25340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_193_reg_25346 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_194_reg_25362 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_195_reg_25378 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_196_reg_25627 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_198_reg_25643 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_199_reg_25649 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_19_reg_22973 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_1_reg_22497 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_201_reg_25665 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_204_reg_25523 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_205_reg_25529 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_206_reg_25545 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_207_reg_25561 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_210_reg_25736 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_211_reg_25742 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_21_reg_22846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_28_reg_23088 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_2_reg_22409 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_30_reg_23100 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_31_reg_23106 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_33_reg_23118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_36_reg_22994 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_38_reg_23005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_3_reg_22564 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_40_reg_23260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_42_reg_23276 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_43_reg_23282 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_45_reg_23298 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_48_reg_23136 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_49_fu_5856_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_49_reg_23142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_4_fu_2485_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_50_fu_5932_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_50_reg_23158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_51_reg_23174 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_52_reg_23448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_54_reg_23464 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_55_reg_23470 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_57_reg_23486 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_5_reg_22595 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_60_reg_23324 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_61_reg_23330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_62_reg_23346 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_63_reg_23362 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_64_reg_23636 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_66_reg_23652 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_67_reg_23658 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_69_reg_23674 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_6_reg_22471 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_72_reg_23512 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_73_reg_23518 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_74_reg_23534 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_75_reg_23550 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_76_reg_23824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_78_reg_23840 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_79_reg_23846 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_7_reg_22632 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_81_reg_23862 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_84_reg_23700 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_85_reg_23706 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_86_reg_23722 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_87_reg_23738 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_88_reg_24012 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_90_reg_24028 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_91_reg_24034 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_93_reg_24050 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_96_reg_23888 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_97_reg_23894 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_98_reg_23910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_99_reg_23926 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_9_reg_22533 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_s_reg_22440 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xor_ln117_107_fu_8532_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_107_reg_23596 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_108_fu_8560_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_108_reg_23601 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_109_fu_8588_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_109_reg_23606 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_110_fu_8616_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_110_reg_23611 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_11_fu_2846_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_11_reg_22653 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_123_fu_9664_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_123_reg_23784 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_124_fu_9692_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_124_reg_23789 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_125_fu_9720_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_125_reg_23794 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_126_fu_9748_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_126_reg_23799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_139_fu_10796_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_139_reg_23972 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_140_fu_10824_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_140_reg_23977 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_141_fu_10852_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_141_reg_23982 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_142_fu_10880_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_142_reg_23987 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_14_fu_2902_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_14_reg_22679 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_150_fu_12733_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_150_reg_24283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_155_fu_11928_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_155_reg_24160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_156_fu_11956_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_156_reg_24166 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_157_fu_11984_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_157_reg_24171 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_158_fu_12012_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_158_reg_24177 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_15_fu_3020_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_15_reg_22711 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_164_fu_13704_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_164_reg_24415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln117_164_reg_24415[2]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_164_reg_24415[3]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_164_reg_24415[4]_i_2_n_0\ : STD_LOGIC;
  signal xor_ln117_166_fu_13731_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_166_reg_24420 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_171_fu_13053_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_171_reg_24303 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_172_fu_13083_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_172_reg_24309 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_173_fu_13112_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_173_reg_24315 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_174_fu_13142_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_174_reg_24321 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln117_174_reg_24321[2]_i_2_n_0\ : STD_LOGIC;
  signal xor_ln117_187_fu_14261_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_187_reg_24489 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_188_fu_14097_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_188_reg_24457 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_189_fu_14287_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_189_reg_24494 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_190_fu_14127_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_190_reg_24463 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_203_fu_15333_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_203_reg_24667 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_204_fu_15361_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_204_reg_24672 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_205_fu_15389_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_205_reg_24677 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_206_fu_15417_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_206_reg_24682 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_20_fu_3152_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_20_reg_22753 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_219_fu_16465_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_219_reg_24855 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_21_fu_3284_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_21_reg_22795 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_220_fu_16493_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_220_reg_24860 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_221_fu_16521_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_221_reg_24865 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_222_fu_16549_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_222_reg_24870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_22_fu_3538_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_22_reg_22835 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_235_fu_17597_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_235_reg_25043 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_236_fu_17625_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_236_reg_25048 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_237_fu_17653_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_237_reg_25053 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_238_fu_17681_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_238_reg_25058 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_23_fu_3738_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_23_reg_22882 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_251_fu_18729_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_251_reg_25231 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_252_fu_18757_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_252_reg_25236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_253_fu_18785_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_253_reg_25241 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_254_fu_18813_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_254_reg_25246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_268_fu_19890_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_268_reg_25424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_269_fu_19917_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_269_reg_25429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_270_fu_19945_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_270_reg_25434 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_276_fu_21652_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_276_reg_25691 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_277_fu_21679_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_277_reg_25696 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_278_fu_21706_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_278_reg_25701 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_28_fu_3414_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_28_reg_22801 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_294_fu_22274_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_294_reg_25784 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_295_fu_20999_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_295_reg_25607 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_296_fu_21033_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_296_reg_25612 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_297_fu_21067_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_297_reg_25617 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_298_fu_21101_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_298_reg_25622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_299_fu_22307_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_299_reg_25789 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_29_fu_3441_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_29_reg_22807 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_300_fu_22340_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_300_reg_25794 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_301_fu_22368_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xor_ln117_301_reg_25799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln117_301_reg_25799[0]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln117_301_reg_25799[4]_i_1_n_0\ : STD_LOGIC;
  signal xor_ln117_30_fu_3469_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_30_reg_22813 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_31_fu_3496_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_31_reg_22819 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_37_fu_4653_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_37_reg_22984 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln117_37_reg_22984[3]_i_2_n_0\ : STD_LOGIC;
  signal \xor_ln117_37_reg_22984[4]_i_2_n_0\ : STD_LOGIC;
  signal xor_ln117_39_fu_4680_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_39_reg_22989 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_44_fu_4231_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_44_reg_22908 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_45_fu_4260_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_45_reg_22914 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_46_fu_4289_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_46_reg_22920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_47_fu_4319_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_47_reg_22926 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_5_fu_2696_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_5_reg_22626 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_60_fu_5202_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_60_reg_23058 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_61_fu_5046_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_61_reg_23026 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln117_61_reg_23026[2]_i_3_n_0\ : STD_LOGIC;
  signal xor_ln117_62_fu_5228_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_62_reg_23063 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_63_fu_5076_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_63_reg_23032 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_75_fu_6268_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_75_reg_23220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_76_fu_6296_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_76_reg_23225 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_77_fu_6324_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_77_reg_23230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_78_fu_6352_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_78_reg_23235 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_835_fu_22228_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_835_reg_25778 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_91_fu_7400_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_91_reg_23408 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_92_fu_7428_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_92_reg_23413 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_93_fu_7456_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_93_reg_23418 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_94_fu_7484_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln117_94_reg_23423 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_130_reg_25335 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ap_enable_reg_pp0_iter1_reg : label is "ap_enable_reg_pp0_iter1_reg";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp0_iter1_reg_rep : label is "ap_enable_reg_pp0_iter1_reg";
  attribute ORIG_CELL_NAME of \ap_enable_reg_pp0_iter1_reg_rep__0\ : label is "ap_enable_reg_pp0_iter1_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair176";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp0_iter2_reg : label is "ap_enable_reg_pp0_iter2_reg";
  attribute ORIG_CELL_NAME of ap_enable_reg_pp0_iter2_reg_rep : label is "ap_enable_reg_pp0_iter2_reg";
  attribute SOFT_HLUTNM of \reg_1832[7]_i_6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \reg_1839[7]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg_1846[3]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg_1846[7]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \reg_1846[7]_i_6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \reg_1854[7]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \reg_1854[7]_i_5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \reg_1854[7]_i_8\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \reg_1854[7]_i_9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \reg_1890[7]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \reg_1896[7]_i_3\ : label is "soft_lutpair175";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => control_s_axi_U_n_118,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage5,
      I5 => control_s_axi_U_n_89,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_122,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_126,
      Q => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_127,
      Q => \ap_enable_reg_pp0_iter1_reg_rep__0_n_0\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_rep_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_rep_i_1_n_0
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B08080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_pp0_stage13,
      I4 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
clefia_s0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s0_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7) => control_s_axi_U_n_72,
      ADDRARDADDR(6) => control_s_axi_U_n_73,
      ADDRARDADDR(5) => control_s_axi_U_n_74,
      ADDRARDADDR(4) => control_s_axi_U_n_75,
      ADDRARDADDR(3) => control_s_axi_U_n_76,
      ADDRARDADDR(2) => control_s_axi_U_n_77,
      ADDRARDADDR(1) => control_s_axi_U_n_78,
      ADDRARDADDR(0) => control_s_axi_U_n_79,
      D(7 downto 0) => xor_ln117_47_fu_4319_p2(7 downto 0),
      DOADO(4 downto 1) => q1_reg(7 downto 4),
      DOADO(0) => q1_reg(0),
      DOBDO(7 downto 0) => clefia_s0_q2(7 downto 0),
      Q(15) => ap_CS_fsm_pp0_stage15,
      Q(14) => ap_CS_fsm_pp0_stage14,
      Q(13) => ap_CS_fsm_pp0_stage13,
      Q(12) => ap_CS_fsm_pp0_stage12,
      Q(11) => ap_CS_fsm_pp0_stage11,
      Q(10) => ap_CS_fsm_pp0_stage10,
      Q(9) => ap_CS_fsm_pp0_stage9,
      Q(8) => ap_CS_fsm_pp0_stage8,
      Q(7) => ap_CS_fsm_pp0_stage7,
      Q(6) => ap_CS_fsm_pp0_stage6,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[10]\ => clefia_s0_U_n_194,
      \ap_CS_fsm_reg[13]\ => clefia_s0_U_n_100,
      \ap_CS_fsm_reg[13]_0\ => clefia_s0_U_n_143,
      \ap_CS_fsm_reg[1]\(7) => clefia_s0_U_n_91,
      \ap_CS_fsm_reg[1]\(6) => clefia_s0_U_n_92,
      \ap_CS_fsm_reg[1]\(5) => clefia_s0_U_n_93,
      \ap_CS_fsm_reg[1]\(4) => clefia_s0_U_n_94,
      \ap_CS_fsm_reg[1]\(3) => clefia_s0_U_n_95,
      \ap_CS_fsm_reg[1]\(2) => clefia_s0_U_n_96,
      \ap_CS_fsm_reg[1]\(1) => clefia_s0_U_n_97,
      \ap_CS_fsm_reg[1]\(0) => clefia_s0_U_n_98,
      \ap_CS_fsm_reg[1]_0\ => clefia_s0_U_n_170,
      \ap_CS_fsm_reg[2]\ => clefia_s0_U_n_82,
      \ap_CS_fsm_reg[3]\ => clefia_s0_U_n_152,
      \ap_CS_fsm_reg[5]\ => clefia_s0_U_n_147,
      ap_clk => ap_clk,
      \ap_enable_reg_pp0_iter1_reg_rep__0\ => clefia_s0_U_n_111,
      \ap_enable_reg_pp0_iter1_reg_rep__0_0\ => clefia_s0_U_n_151,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg_rep => clefia_s0_U_n_153,
      ap_enable_reg_pp0_iter2_reg_rep_0 => clefia_s0_U_n_541,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => clefia_s0_U_n_99,
      ap_enable_reg_pp0_iter3_reg_0 => clefia_s0_U_n_193,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s0_ce2 => clefia_s0_ce2,
      clefia_s0_ce4 => clefia_s0_ce4,
      or_ln127_100_fu_17381_p3(5 downto 0) => or_ln127_100_fu_17381_p3(7 downto 2),
      or_ln127_101_fu_17387_p3(1 downto 0) => or_ln127_101_fu_17387_p3(7 downto 6),
      or_ln127_103_fu_16419_p3(3) => or_ln127_103_fu_16419_p3(7),
      or_ln127_103_fu_16419_p3(2 downto 0) => or_ln127_103_fu_16419_p3(4 downto 2),
      or_ln127_104_fu_16425_p3(3) => or_ln127_104_fu_16425_p3(7),
      or_ln127_104_fu_16425_p3(2 downto 0) => or_ln127_104_fu_16425_p3(4 downto 2),
      or_ln127_105_fu_16431_p3(6 downto 0) => or_ln127_105_fu_16431_p3(7 downto 1),
      or_ln127_106_fu_16437_p3(6 downto 0) => or_ln127_106_fu_16437_p3(7 downto 1),
      or_ln127_107_fu_18507_p3(4) => or_ln127_107_fu_18507_p3(7),
      or_ln127_107_fu_18507_p3(3 downto 0) => or_ln127_107_fu_18507_p3(5 downto 2),
      or_ln127_108_fu_18513_p3(6 downto 1) => or_ln127_108_fu_18513_p3(7 downto 2),
      or_ln127_108_fu_18513_p3(0) => or_ln127_108_fu_18513_p3(0),
      or_ln127_109_fu_18519_p3(1 downto 0) => or_ln127_109_fu_18519_p3(7 downto 6),
      or_ln127_110_fu_18525_p3(2 downto 1) => or_ln127_110_fu_18525_p3(7 downto 6),
      or_ln127_110_fu_18525_p3(0) => or_ln127_110_fu_18525_p3(0),
      or_ln127_111_fu_17551_p3(7 downto 0) => or_ln127_111_fu_17551_p3(7 downto 0),
      or_ln127_112_fu_17557_p3(6 downto 0) => or_ln127_112_fu_17557_p3(7 downto 1),
      or_ln127_113_fu_17563_p3(6 downto 0) => or_ln127_113_fu_17563_p3(7 downto 1),
      or_ln127_115_fu_19639_p3(7 downto 0) => or_ln127_115_fu_19639_p3(7 downto 0),
      or_ln127_116_fu_19645_p3(5 downto 0) => or_ln127_116_fu_19645_p3(7 downto 2),
      or_ln127_117_fu_19651_p3(1 downto 0) => or_ln127_117_fu_19651_p3(7 downto 6),
      or_ln127_119_fu_18683_p3(3) => or_ln127_119_fu_18683_p3(7),
      or_ln127_119_fu_18683_p3(2 downto 0) => or_ln127_119_fu_18683_p3(4 downto 2),
      or_ln127_11_fu_5082_p3(5 downto 0) => or_ln127_11_fu_5082_p3(7 downto 2),
      or_ln127_120_fu_18689_p3(3) => or_ln127_120_fu_18689_p3(7),
      or_ln127_120_fu_18689_p3(2 downto 0) => or_ln127_120_fu_18689_p3(4 downto 2),
      or_ln127_121_fu_18695_p3(6 downto 0) => or_ln127_121_fu_18695_p3(7 downto 1),
      or_ln127_122_fu_18701_p3(6 downto 0) => or_ln127_122_fu_18701_p3(7 downto 1),
      or_ln127_123_fu_20771_p3(1 downto 0) => or_ln127_123_fu_20771_p3(7 downto 6),
      or_ln127_124_fu_20777_p3(1 downto 0) => or_ln127_124_fu_20777_p3(7 downto 6),
      or_ln127_125_fu_20783_p3(5 downto 0) => or_ln127_125_fu_20783_p3(7 downto 2),
      or_ln127_126_fu_20789_p3(5 downto 0) => or_ln127_126_fu_20789_p3(7 downto 2),
      or_ln127_127_fu_19815_p3(4) => or_ln127_127_fu_19815_p3(6),
      or_ln127_127_fu_19815_p3(3 downto 0) => or_ln127_127_fu_19815_p3(4 downto 1),
      or_ln127_128_fu_19821_p3(6 downto 0) => or_ln127_128_fu_19821_p3(7 downto 1),
      or_ln127_129_fu_19827_p3(6 downto 0) => or_ln127_129_fu_19827_p3(7 downto 1),
      or_ln127_12_reg_22978(7 downto 0) => or_ln127_12_reg_22978(7 downto 0),
      \or_ln127_12_reg_22978_reg[0]\ => clefia_s0_U_n_204,
      \or_ln127_12_reg_22978_reg[0]_0\ => clefia_s0_U_n_464,
      \or_ln127_12_reg_22978_reg[1]\ => clefia_s0_U_n_205,
      \or_ln127_12_reg_22978_reg[1]_0\ => clefia_s0_U_n_445,
      \or_ln127_12_reg_22978_reg[1]_1\ => clefia_s0_U_n_463,
      \or_ln127_12_reg_22978_reg[4]\ => clefia_s0_U_n_443,
      \or_ln127_12_reg_22978_reg[5]\ => clefia_s0_U_n_255,
      \or_ln127_12_reg_22978_reg[6]\ => clefia_s0_U_n_442,
      or_ln127_131_fu_21579_p3(3 downto 2) => or_ln127_131_fu_21579_p3(7 downto 6),
      or_ln127_131_fu_21579_p3(1 downto 0) => or_ln127_131_fu_21579_p3(1 downto 0),
      or_ln127_132_fu_21585_p3(1 downto 0) => or_ln127_132_fu_21585_p3(7 downto 6),
      or_ln127_133_fu_21591_p3(5 downto 0) => or_ln127_133_fu_21591_p3(7 downto 2),
      \or_ln127_19_reg_23094_reg[2]\ => clefia_s0_U_n_250,
      \or_ln127_19_reg_23094_reg[2]_0\ => clefia_s0_U_n_530,
      \or_ln127_19_reg_23094_reg[3]\ => clefia_s0_U_n_266,
      \or_ln127_19_reg_23094_reg[3]_0\ => clefia_s0_U_n_511,
      or_ln127_20_reg_23112(7 downto 0) => or_ln127_20_reg_23112(7 downto 0),
      \or_ln127_20_reg_23112_reg[0]\ => clefia_s0_U_n_209,
      \or_ln127_20_reg_23112_reg[4]\ => clefia_s0_U_n_510,
      \or_ln127_20_reg_23112_reg[5]\ => clefia_s0_U_n_254,
      or_ln127_21_reg_23124(4 downto 2) => or_ln127_21_reg_23124(7 downto 5),
      or_ln127_21_reg_23124(1 downto 0) => or_ln127_21_reg_23124(3 downto 2),
      or_ln127_22_reg_23130(6 downto 4) => or_ln127_22_reg_23130(7 downto 5),
      or_ln127_22_reg_23130(3 downto 0) => or_ln127_22_reg_23130(3 downto 0),
      or_ln127_26_reg_23021(6 downto 0) => or_ln127_26_reg_23021(7 downto 1),
      \or_ln127_26_reg_23021_reg[4]\(2) => xor_ln117_62_fu_5228_p2(4),
      \or_ln127_26_reg_23021_reg[4]\(1 downto 0) => xor_ln117_62_fu_5228_p2(1 downto 0),
      or_ln127_28_fu_7184_p3(6 downto 4) => or_ln127_28_fu_7184_p3(7 downto 5),
      or_ln127_28_fu_7184_p3(3 downto 0) => or_ln127_28_fu_7184_p3(3 downto 0),
      or_ln127_29_fu_7190_p3(1) => or_ln127_29_fu_7190_p3(7),
      or_ln127_29_fu_7190_p3(0) => or_ln127_29_fu_7190_p3(5),
      or_ln127_30_fu_7196_p3(3) => or_ln127_30_fu_7196_p3(7),
      or_ln127_30_fu_7196_p3(2) => or_ln127_30_fu_7196_p3(5),
      or_ln127_30_fu_7196_p3(1 downto 0) => or_ln127_30_fu_7196_p3(1 downto 0),
      or_ln127_33_fu_6234_p3(6 downto 0) => or_ln127_33_fu_6234_p3(7 downto 1),
      or_ln127_34_fu_6240_p3(7 downto 0) => or_ln127_34_fu_6240_p3(7 downto 0),
      or_ln127_36_fu_8316_p3(7 downto 0) => or_ln127_36_fu_8316_p3(7 downto 0),
      or_ln127_37_fu_8322_p3(5 downto 0) => or_ln127_37_fu_8322_p3(7 downto 2),
      or_ln127_38_fu_8328_p3(7 downto 0) => or_ln127_38_fu_8328_p3(7 downto 0),
      or_ln127_41_fu_7366_p3(6 downto 0) => or_ln127_41_fu_7366_p3(7 downto 1),
      or_ln127_42_fu_7372_p3(7 downto 0) => or_ln127_42_fu_7372_p3(7 downto 0),
      or_ln127_44_fu_9448_p3(7 downto 0) => or_ln127_44_fu_9448_p3(7 downto 0),
      or_ln127_45_fu_9454_p3(1 downto 0) => or_ln127_45_fu_9454_p3(7 downto 6),
      or_ln127_46_fu_9460_p3(0) => or_ln127_46_fu_9460_p3(6),
      or_ln127_49_fu_8498_p3(6 downto 0) => or_ln127_49_fu_8498_p3(7 downto 1),
      or_ln127_50_fu_8504_p3(7 downto 0) => or_ln127_50_fu_8504_p3(7 downto 0),
      or_ln127_52_fu_10580_p3(7 downto 0) => or_ln127_52_fu_10580_p3(7 downto 0),
      or_ln127_53_fu_10586_p3(1 downto 0) => or_ln127_53_fu_10586_p3(7 downto 6),
      or_ln127_54_fu_10592_p3(3 downto 2) => or_ln127_54_fu_10592_p3(7 downto 6),
      or_ln127_54_fu_10592_p3(1 downto 0) => or_ln127_54_fu_10592_p3(1 downto 0),
      or_ln127_57_fu_9630_p3(6 downto 0) => or_ln127_57_fu_9630_p3(7 downto 1),
      or_ln127_58_fu_9636_p3(7 downto 0) => or_ln127_58_fu_9636_p3(7 downto 0),
      or_ln127_61_fu_11718_p3(7 downto 0) => or_ln127_61_fu_11718_p3(7 downto 0),
      or_ln127_62_fu_11724_p3(5 downto 0) => or_ln127_62_fu_11724_p3(7 downto 2),
      or_ln127_65_fu_10762_p3(6 downto 0) => or_ln127_65_fu_10762_p3(7 downto 1),
      or_ln127_66_fu_10768_p3(7 downto 0) => or_ln127_66_fu_10768_p3(7 downto 0),
      or_ln127_68_fu_12613_p3(3 downto 2) => or_ln127_68_fu_12613_p3(7 downto 6),
      or_ln127_68_fu_12613_p3(1 downto 0) => or_ln127_68_fu_12613_p3(1 downto 0),
      or_ln127_70_fu_12625_p3(5 downto 0) => or_ln127_70_fu_12625_p3(7 downto 2),
      or_ln127_75_fu_14133_p3(5 downto 0) => or_ln127_75_fu_14133_p3(7 downto 2),
      or_ln127_76_fu_14139_p3(7 downto 0) => or_ln127_76_fu_14139_p3(7 downto 0),
      or_ln127_83_fu_15111_p3(7 downto 0) => or_ln127_83_fu_15111_p3(7 downto 0),
      or_ln127_84_fu_15117_p3(5 downto 0) => or_ln127_84_fu_15117_p3(7 downto 2),
      or_ln127_85_fu_15123_p3(1 downto 0) => or_ln127_85_fu_15123_p3(7 downto 6),
      or_ln127_90_reg_24452(6 downto 0) => or_ln127_90_reg_24452(7 downto 1),
      or_ln127_91_fu_16243_p3(4) => or_ln127_91_fu_16243_p3(7),
      or_ln127_91_fu_16243_p3(3 downto 0) => or_ln127_91_fu_16243_p3(5 downto 2),
      or_ln127_92_fu_16249_p3(6 downto 1) => or_ln127_92_fu_16249_p3(7 downto 2),
      or_ln127_92_fu_16249_p3(0) => or_ln127_92_fu_16249_p3(0),
      or_ln127_93_fu_16255_p3(1 downto 0) => or_ln127_93_fu_16255_p3(7 downto 6),
      or_ln127_94_fu_16261_p3(2 downto 1) => or_ln127_94_fu_16261_p3(7 downto 6),
      or_ln127_94_fu_16261_p3(0) => or_ln127_94_fu_16261_p3(0),
      or_ln127_95_fu_15287_p3(7 downto 0) => or_ln127_95_fu_15287_p3(7 downto 0),
      or_ln127_96_fu_15293_p3(6 downto 0) => or_ln127_96_fu_15293_p3(7 downto 1),
      or_ln127_97_fu_15299_p3(6 downto 0) => or_ln127_97_fu_15299_p3(7 downto 1),
      or_ln127_99_fu_17375_p3(7 downto 0) => or_ln127_99_fu_17375_p3(7 downto 0),
      \pt_load_2_reg_22425_reg[0]\ => clefia_s0_U_n_446,
      \pt_load_2_reg_22425_reg[7]\ => clefia_s0_U_n_441,
      \pt_load_3_reg_22456_reg[7]\(7 downto 0) => xor_ln117_39_fu_4680_p2(7 downto 0),
      q1_reg_0(7) => clefia_s0_U_n_58,
      q1_reg_0(6) => clefia_s0_U_n_59,
      q1_reg_0(5) => clefia_s0_U_n_60,
      q1_reg_0(4) => clefia_s0_U_n_61,
      q1_reg_0(3) => clefia_s0_U_n_62,
      q1_reg_0(2) => clefia_s0_U_n_63,
      q1_reg_0(1) => clefia_s0_U_n_64,
      q1_reg_0(0) => clefia_s0_U_n_65,
      q1_reg_1(7) => clefia_s0_U_n_66,
      q1_reg_1(6) => clefia_s0_U_n_67,
      q1_reg_1(5) => clefia_s0_U_n_68,
      q1_reg_1(4) => clefia_s0_U_n_69,
      q1_reg_1(3) => clefia_s0_U_n_70,
      q1_reg_1(2) => clefia_s0_U_n_71,
      q1_reg_1(1) => clefia_s0_U_n_72,
      q1_reg_1(0) => clefia_s0_U_n_73,
      q1_reg_10 => clefia_s0_U_n_412,
      q1_reg_11(7 downto 0) => xor_ln117_835_fu_22228_p2(7 downto 0),
      q1_reg_12(7 downto 0) => xor_ln117_63_fu_5076_p2(7 downto 0),
      q1_reg_13 => clefia_s0_U_n_437,
      q1_reg_14(2) => clefia_s0_U_n_438,
      q1_reg_14(1) => clefia_s0_U_n_439,
      q1_reg_14(0) => clefia_s0_U_n_440,
      q1_reg_15(2) => clefia_s0_U_n_447,
      q1_reg_15(1) => clefia_s0_U_n_448,
      q1_reg_15(0) => clefia_s0_U_n_449,
      q1_reg_16(2 downto 1) => xor_ln117_171_fu_13053_p2(7 downto 6),
      q1_reg_16(0) => xor_ln117_171_fu_13053_p2(4),
      q1_reg_17 => clefia_s1_U_n_106,
      q1_reg_18 => clefia_s1_U_n_108,
      q1_reg_19 => clefia_s1_U_n_97,
      q1_reg_2 => clefia_s0_U_n_323,
      q1_reg_20 => clefia_s1_U_n_399,
      q1_reg_21 => clefia_s1_U_n_400,
      q1_reg_22 => clefia_s1_U_n_405,
      q1_reg_23 => clefia_s1_U_n_404,
      q1_reg_24 => clefia_s1_U_n_403,
      q1_reg_25 => clefia_s1_U_n_402,
      q1_reg_26 => clefia_s1_U_n_401,
      q1_reg_27 => clefia_s1_U_n_398,
      q1_reg_28 => clefia_s1_U_n_155,
      q1_reg_29 => clefia_s1_U_n_95,
      q1_reg_3 => clefia_s0_U_n_324,
      q1_reg_30 => clefia_s1_U_n_466,
      q1_reg_31 => clefia_s1_U_n_277,
      q1_reg_32(7 downto 0) => xor_ln117_157_reg_24171(7 downto 0),
      q1_reg_33 => clefia_s1_U_n_464,
      q1_reg_34 => clefia_s1_U_n_276,
      q1_reg_35 => clefia_s1_U_n_463,
      q1_reg_36 => clefia_s1_U_n_244,
      q1_reg_37 => clefia_s1_U_n_460,
      q1_reg_38 => clefia_s1_U_n_275,
      q1_reg_39 => clefia_s1_U_n_459,
      q1_reg_4(6 downto 2) => xor_ln117_172_fu_13083_p2(7 downto 3),
      q1_reg_4(1 downto 0) => xor_ln117_172_fu_13083_p2(1 downto 0),
      q1_reg_40 => clefia_s1_U_n_274,
      q1_reg_41 => clefia_s1_U_n_456,
      q1_reg_42 => clefia_s1_U_n_273,
      q1_reg_43 => clefia_s1_U_n_454,
      q1_reg_44 => clefia_s1_U_n_272,
      q1_reg_45 => clefia_s1_U_n_452,
      q1_reg_46 => clefia_s1_U_n_271,
      q1_reg_47 => \ap_enable_reg_pp0_iter1_reg_rep__0_n_0\,
      q1_reg_48 => clefia_s1_U_n_345,
      q1_reg_49 => clefia_s1_U_n_226,
      q1_reg_5 => clefia_s0_U_n_380,
      q1_reg_50 => clefia_s1_U_n_346,
      q1_reg_51 => clefia_s1_U_n_348,
      q1_reg_52 => clefia_s1_U_n_349,
      q1_reg_53 => clefia_s1_U_n_350,
      q1_reg_54 => clefia_s1_U_n_351,
      q1_reg_55 => clefia_s1_U_n_344,
      q1_reg_56 => clefia_s1_U_n_201,
      q1_reg_57 => clefia_s1_U_n_171,
      q1_reg_58 => clefia_s1_U_n_278,
      q1_reg_59 => clefia_s1_U_n_426,
      q1_reg_6 => clefia_s0_U_n_393,
      q1_reg_60 => clefia_s1_U_n_279,
      q1_reg_61 => clefia_s1_U_n_427,
      q1_reg_62 => clefia_s1_U_n_280,
      q1_reg_63 => clefia_s1_U_n_199,
      q1_reg_64 => clefia_s1_U_n_281,
      q1_reg_65 => clefia_s1_U_n_431,
      q1_reg_66 => clefia_s1_U_n_284,
      q1_reg_67 => clefia_s1_U_n_432,
      q1_reg_68 => clefia_s1_U_n_285,
      q1_reg_69 => clefia_s1_U_n_433,
      q1_reg_7(1) => clefia_s0_U_n_395,
      q1_reg_7(0) => clefia_s0_U_n_396,
      q1_reg_70 => clefia_s1_U_n_286,
      q1_reg_71 => clefia_s1_U_n_434,
      q1_reg_72 => clefia_s1_U_n_287,
      q1_reg_73 => control_s_axi_U_n_113,
      q1_reg_74 => control_s_axi_U_n_91,
      q1_reg_75 => control_s_axi_U_n_115,
      q1_reg_76 => control_s_axi_U_n_116,
      q1_reg_8(2) => clefia_s0_U_n_406,
      q1_reg_8(1) => clefia_s0_U_n_407,
      q1_reg_8(0) => clefia_s0_U_n_408,
      q1_reg_9(0) => clefia_s0_U_n_409,
      q1_reg_i_109_0(7 downto 0) => reg_1870(7 downto 0),
      q1_reg_i_127_0(2 downto 0) => or_ln127_24_reg_23011(4 downto 2),
      q1_reg_i_130_0(2 downto 0) => or_ln127_40_fu_7360_p3(4 downto 2),
      q1_reg_i_130_1(2 downto 0) => or_ln127_39_fu_7354_p3(4 downto 2),
      q1_reg_i_130_2(2 downto 0) => or_ln127_48_fu_8492_p3(4 downto 2),
      q1_reg_i_130_3(2 downto 0) => or_ln127_47_fu_8486_p3(4 downto 2),
      q1_reg_i_138_0(2 downto 0) => x_assign_72_reg_23512(3 downto 1),
      q1_reg_i_172_0(7 downto 0) => xor_ln117_166_reg_24420(7 downto 0),
      q1_reg_i_26_0 => clefia_s1_U_n_160,
      q1_reg_i_26_1(7 downto 0) => xor_ln117_46_reg_22920(7 downto 0),
      q1_reg_i_26_2 => clefia_s1_U_n_245,
      q1_reg_i_26_3 => clefia_s1_U_n_246,
      q1_reg_i_26_4(7 downto 0) => or_ln127_23_reg_23000(7 downto 0),
      q1_reg_i_27_0(7 downto 0) => or_ln127_87_reg_24431(7 downto 0),
      q1_reg_i_31_0 => clefia_s1_U_n_242,
      q1_reg_i_31_1 => clefia_s1_U_n_193,
      q1_reg_i_31_2 => clefia_s1_U_n_241,
      q1_reg_i_35_0 => clefia_s1_U_n_161,
      q1_reg_i_35_1 => clefia_s1_U_n_192,
      q1_reg_i_39_0 => clefia_s1_U_n_247,
      q1_reg_i_39_1(2 downto 0) => or_ln127_55_fu_9618_p3(4 downto 2),
      q1_reg_i_39_2(2 downto 0) => or_ln127_56_fu_9624_p3(4 downto 2),
      q1_reg_i_39_3(2 downto 0) => or_ln127_32_fu_6228_p3(4 downto 2),
      q1_reg_i_39_4(2 downto 0) => or_ln127_31_fu_6222_p3(4 downto 2),
      q1_reg_i_44_0 => clefia_s1_U_n_190,
      q1_reg_i_44_1 => clefia_s1_U_n_191,
      q1_reg_i_48_0 => clefia_s1_U_n_248,
      q1_reg_i_52_0 => clefia_s1_U_n_250,
      q1_reg_i_56_0 => clefia_s1_U_n_249,
      q1_reg_i_56_1 => clefia_s1_U_n_243,
      q1_reg_i_62_0 => clefia_s1_U_n_288,
      q1_reg_i_62_1 => clefia_s1_U_n_202,
      q1_reg_i_64_0 => clefia_s1_U_n_170,
      q1_reg_i_64_1 => clefia_s1_U_n_388,
      q1_reg_i_64_2(7 downto 0) => xor_ln117_39_reg_22989(7 downto 0),
      q1_reg_i_64_3 => clefia_s1_U_n_436,
      q1_reg_i_67_0 => clefia_s1_U_n_203,
      q1_reg_i_67_1 => clefia_s1_U_n_204,
      q1_reg_i_69_0 => clefia_s1_U_n_169,
      q1_reg_i_69_1 => clefia_s1_U_n_389,
      q1_reg_i_69_2 => clefia_s1_U_n_437,
      q1_reg_i_72_0 => clefia_s1_U_n_205,
      q1_reg_i_72_1 => clefia_s1_U_n_206,
      q1_reg_i_74_0 => clefia_s1_U_n_422,
      q1_reg_i_74_1 => clefia_s1_U_n_391,
      q1_reg_i_74_2 => clefia_s1_U_n_438,
      q1_reg_i_77_0 => clefia_s1_U_n_446,
      q1_reg_i_77_1 => clefia_s1_U_n_200,
      q1_reg_i_79_0 => clefia_s1_U_n_168,
      q1_reg_i_79_1 => clefia_s1_U_n_393,
      q1_reg_i_79_2 => clefia_s1_U_n_440,
      q1_reg_i_82_0 => clefia_s1_U_n_208,
      q1_reg_i_82_1 => clefia_s1_U_n_207,
      q1_reg_i_84_0 => clefia_s1_U_n_394,
      q1_reg_i_84_1 => clefia_s1_U_n_441,
      q1_reg_i_87_0 => clefia_s1_U_n_210,
      q1_reg_i_87_1 => clefia_s1_U_n_209,
      q1_reg_i_89_0 => clefia_s1_U_n_423,
      q1_reg_i_89_1 => clefia_s1_U_n_395,
      q1_reg_i_89_2 => clefia_s1_U_n_442,
      q1_reg_i_92_0 => clefia_s1_U_n_212,
      q1_reg_i_92_1 => clefia_s1_U_n_211,
      q1_reg_i_94_0 => clefia_s1_U_n_167,
      q1_reg_i_94_1 => clefia_s1_U_n_396,
      q1_reg_i_94_2 => clefia_s1_U_n_443,
      q1_reg_i_97_0 => clefia_s1_U_n_214,
      q1_reg_i_97_1 => clefia_s1_U_n_213,
      q1_reg_i_99_0 => clefia_s1_U_n_166,
      q1_reg_i_99_1 => clefia_s1_U_n_397,
      q1_reg_i_99_2 => clefia_s1_U_n_444,
      q2_reg(7 downto 6) => xor_ln117_190_fu_14127_p2(7 downto 6),
      q2_reg(5) => clefia_s0_U_n_358,
      q2_reg(4 downto 0) => xor_ln117_190_fu_14127_p2(4 downto 0),
      q2_reg_0(7 downto 0) => xor_ln117_61_fu_5046_p2(7 downto 0),
      q3_reg_0(7 downto 0) => clefia_s0_q3(7 downto 0),
      q3_reg_1(7 downto 0) => q0_reg(7 downto 0),
      q3_reg_10(3) => clefia_s0_U_n_389,
      q3_reg_10(2) => clefia_s0_U_n_390,
      q3_reg_10(1 downto 0) => or_ln127_12_fu_4611_p3(3 downto 2),
      q3_reg_11 => clefia_s0_U_n_394,
      q3_reg_12 => clefia_s0_U_n_405,
      q3_reg_13(1) => clefia_s0_U_n_410,
      q3_reg_13(0) => clefia_s0_U_n_411,
      q3_reg_14 => clefia_s0_U_n_498,
      q3_reg_15(3) => x_assign_104_fu_12265_p3(4),
      q3_reg_15(2) => clefia_s0_U_n_535,
      q3_reg_15(1) => clefia_s0_U_n_536,
      q3_reg_15(0) => clefia_s0_U_n_537,
      q3_reg_16(1 downto 0) => x_assign_104_fu_12265_p3(3 downto 2),
      q3_reg_17 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      q3_reg_18 => clefia_s1_U_n_109,
      q3_reg_19 => clefia_s1_U_n_107,
      q3_reg_2 => clefia_s0_U_n_45,
      q3_reg_20 => clefia_s1_U_n_132,
      q3_reg_21 => clefia_s1_U_n_157,
      q3_reg_22 => clefia_s1_U_n_152,
      q3_reg_23 => clefia_s1_U_n_146,
      q3_reg_24 => clefia_s1_U_n_467,
      q3_reg_25 => clefia_s1_U_n_239,
      q3_reg_26(7 downto 0) => xor_ln117_155_reg_24160(7 downto 0),
      q3_reg_27 => clefia_s1_U_n_96,
      q3_reg_28 => clefia_s1_U_n_465,
      q3_reg_29 => clefia_s1_U_n_238,
      q3_reg_3 => clefia_s0_U_n_46,
      q3_reg_30 => clefia_s1_U_n_462,
      q3_reg_31 => clefia_s1_U_n_236,
      q3_reg_32 => clefia_s1_U_n_461,
      q3_reg_33 => clefia_s1_U_n_233,
      q3_reg_34 => clefia_s1_U_n_458,
      q3_reg_35 => clefia_s1_U_n_270,
      q3_reg_36 => clefia_s1_U_n_457,
      q3_reg_37 => clefia_s1_U_n_232,
      q3_reg_38 => clefia_s1_U_n_455,
      q3_reg_39 => clefia_s1_U_n_229,
      q3_reg_4 => clefia_s0_U_n_47,
      q3_reg_40 => clefia_s1_U_n_453,
      q3_reg_41 => clefia_s1_U_n_228,
      q3_reg_42 => clefia_s1_U_n_227,
      q3_reg_43 => clefia_s1_U_n_230,
      q3_reg_44 => clefia_s1_U_n_231,
      q3_reg_45 => clefia_s1_U_n_347,
      q3_reg_46 => clefia_s1_U_n_234,
      q3_reg_47 => clefia_s1_U_n_235,
      q3_reg_48 => clefia_s1_U_n_237,
      q3_reg_49 => clefia_s1_U_n_240,
      q3_reg_5 => clefia_s0_U_n_48,
      q3_reg_50 => clefia_s1_U_n_424,
      q3_reg_51 => clefia_s1_U_n_352,
      q3_reg_52 => clefia_s1_U_n_425,
      q3_reg_53 => clefia_s1_U_n_353,
      q3_reg_54 => clefia_s1_U_n_428,
      q3_reg_55 => clefia_s1_U_n_354,
      q3_reg_56 => clefia_s1_U_n_429,
      q3_reg_57 => clefia_s1_U_n_355,
      q3_reg_58 => clefia_s1_U_n_430,
      q3_reg_59 => clefia_s1_U_n_356,
      q3_reg_6 => clefia_s0_U_n_49,
      q3_reg_60 => clefia_s1_U_n_197,
      q3_reg_61 => clefia_s1_U_n_357,
      q3_reg_62 => clefia_s1_U_n_195,
      q3_reg_63 => clefia_s1_U_n_358,
      q3_reg_64 => clefia_s1_U_n_435,
      q3_reg_65 => clefia_s1_U_n_359,
      q3_reg_66 => clefia_s1_U_n_480,
      q3_reg_67 => clefia_s1_U_n_180,
      q3_reg_68(7 downto 0) => xor_ln117_187_reg_24489(7 downto 0),
      q3_reg_69(7 downto 0) => reg_1820(7 downto 0),
      q3_reg_7(7 downto 0) => p_1_in(7 downto 0),
      q3_reg_70(4) => xor_ln117_203_reg_24667(6),
      q3_reg_70(3 downto 0) => xor_ln117_203_reg_24667(4 downto 1),
      q3_reg_8(7) => clefia_s0_U_n_83,
      q3_reg_8(6) => clefia_s0_U_n_84,
      q3_reg_8(5) => clefia_s0_U_n_85,
      q3_reg_8(4) => clefia_s0_U_n_86,
      q3_reg_8(3) => clefia_s0_U_n_87,
      q3_reg_8(2) => clefia_s0_U_n_88,
      q3_reg_8(1) => clefia_s0_U_n_89,
      q3_reg_8(0) => clefia_s0_U_n_90,
      q3_reg_9(7 downto 0) => xor_ln117_188_fu_14097_p2(7 downto 0),
      q3_reg_i_157_0(2 downto 0) => or_ln127_98_fu_15305_p3(4 downto 2),
      \q3_reg_i_18__0_0\ => clefia_s1_U_n_216,
      \q3_reg_i_18__0_1\ => clefia_s1_U_n_215,
      q3_reg_i_20_0(7 downto 0) => xor_ln117_23_reg_22882(7 downto 0),
      q3_reg_i_20_1(7 downto 0) => xor_ln117_28_reg_22801(7 downto 0),
      q3_reg_i_20_2(7 downto 0) => xor_ln117_37_reg_22984(7 downto 0),
      q3_reg_i_23_0 => clefia_s1_U_n_445,
      q3_reg_i_23_1 => clefia_s1_U_n_406,
      q3_reg_i_25_0 => clefia_s1_U_n_421,
      q3_reg_i_25_1 => clefia_s1_U_n_390,
      q3_reg_i_28_0 => clefia_s1_U_n_217,
      q3_reg_i_28_1 => clefia_s1_U_n_218,
      \q3_reg_i_33__0_0\ => clefia_s1_U_n_407,
      \q3_reg_i_33__0_1\ => clefia_s1_U_n_219,
      q3_reg_i_35_0 => clefia_s1_U_n_392,
      q3_reg_i_35_1 => clefia_s1_U_n_439,
      \q3_reg_i_38__0_0\ => clefia_s1_U_n_221,
      \q3_reg_i_38__0_1\ => clefia_s1_U_n_220,
      q3_reg_i_40_0 => clefia_s1_U_n_253,
      \q3_reg_i_43__0_0\ => clefia_s1_U_n_198,
      \q3_reg_i_43__0_1\ => clefia_s1_U_n_225,
      q3_reg_i_45_0 => clefia_s1_U_n_252,
      q3_reg_i_48_0 => clefia_s1_U_n_196,
      q3_reg_i_48_1 => clefia_s1_U_n_224,
      q3_reg_i_50_0 => clefia_s1_U_n_251,
      \q3_reg_i_53__0_0\ => clefia_s1_U_n_223,
      \q3_reg_i_53__0_1\ => clefia_s1_U_n_222,
      \q3_reg_i_57__0_0\ => clefia_s1_U_n_164,
      \q3_reg_i_58__0_0\(7 downto 0) => or_ln127_25_reg_23016(7 downto 0),
      q3_reg_i_71_0 => clefia_s1_U_n_163,
      \q3_reg_i_74__0_0\(2 downto 0) => or_ln127_114_fu_17569_p3(4 downto 2),
      \q3_reg_i_79__0_0\(3 downto 0) => x_assign_196_reg_25627(3 downto 0),
      q3_reg_i_84_0 => clefia_s1_U_n_162,
      q3_reg_i_84_1 => clefia_s1_U_n_154,
      q3_reg_i_86_0 => clefia_s1_U_n_165,
      q3_reg_i_96_0(7 downto 0) => xor_ln117_164_reg_24415(7 downto 0),
      q4_reg_0(7 downto 0) => clefia_s0_q4(7 downto 0),
      q4_reg_1(7) => clefia_s0_U_n_74,
      q4_reg_1(6) => clefia_s0_U_n_75,
      q4_reg_1(5) => clefia_s0_U_n_76,
      q4_reg_1(4) => clefia_s0_U_n_77,
      q4_reg_1(3) => clefia_s0_U_n_78,
      q4_reg_1(2) => clefia_s0_U_n_79,
      q4_reg_1(1) => clefia_s0_U_n_80,
      q4_reg_1(0) => clefia_s0_U_n_81,
      q4_reg_2 => clefia_s0_U_n_477,
      q4_reg_3(3) => x_assign_4_fu_2485_p3(4),
      q4_reg_3(2) => clefia_s0_U_n_479,
      q4_reg_3(1) => clefia_s0_U_n_480,
      q4_reg_3(0) => clefia_s0_U_n_481,
      q4_reg_4(1) => clefia_s0_U_n_482,
      q4_reg_4(0) => clefia_s0_U_n_483,
      q4_reg_5(1 downto 0) => x_assign_4_fu_2485_p3(3 downto 2),
      \reg_1820_reg[2]\ => clefia_s0_U_n_206,
      \reg_1820_reg[4]\ => clefia_s0_U_n_207,
      \reg_1820_reg[5]\ => clefia_s0_U_n_208,
      \reg_1825_reg[7]\ => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      \reg_1832_reg[1]\ => clefia_s0_U_n_287,
      \reg_1832_reg[4]\ => clefia_s0_U_n_282,
      \reg_1839_reg[3]\ => clefia_s0_U_n_472,
      \reg_1846_reg[3]\ => \reg_1846[3]_i_3_n_0\,
      \reg_1846_reg[3]_0\ => \reg_1846[7]_i_3_n_0\,
      \reg_1846_reg[7]\(4 downto 3) => xor_ln117_189_fu_14287_p2(7 downto 6),
      \reg_1846_reg[7]\(2) => xor_ln117_189_fu_14287_p2(3),
      \reg_1846_reg[7]\(1) => clefia_s0_U_n_121,
      \reg_1846_reg[7]\(0) => xor_ln117_189_fu_14287_p2(0),
      \reg_1846_reg[7]_0\ => \reg_1846[7]_i_6_n_0\,
      \reg_1846_reg[7]_1\ => \reg_1846[7]_i_7_n_0\,
      \reg_1862_reg[0]\ => \reg_1862[6]_i_3_n_0\,
      \reg_1862_reg[3]\ => \reg_1862[3]_i_3_n_0\,
      \reg_1862_reg[7]\ => \reg_1846[7]_i_4_n_0\,
      \reg_1862_reg[7]_0\ => \reg_1862[7]_i_3_n_0\,
      \reg_1870_reg[5]\(0) => xor_ln117_75_fu_6268_p2(5),
      \reg_1870_reg[5]_0\(0) => xor_ln117_203_fu_15333_p2(5),
      \reg_1877_reg[0]\(0) => xor_ln117_235_fu_17597_p2(0),
      \reg_1877_reg[3]\(2) => xor_ln117_123_fu_9664_p2(3),
      \reg_1877_reg[3]\(1 downto 0) => xor_ln117_123_fu_9664_p2(1 downto 0),
      \reg_1877_reg[6]\(2) => xor_ln117_93_fu_7456_p2(6),
      \reg_1877_reg[6]\(1) => xor_ln117_93_fu_7456_p2(3),
      \reg_1877_reg[6]\(0) => xor_ln117_93_fu_7456_p2(1),
      \reg_1877_reg[6]_0\(3) => xor_ln117_251_fu_18729_p2(6),
      \reg_1877_reg[6]_0\(2 downto 0) => xor_ln117_251_fu_18729_p2(4 downto 2),
      \reg_1877_reg[7]\(2 downto 1) => xor_ln117_77_fu_6324_p2(7 downto 6),
      \reg_1877_reg[7]\(0) => xor_ln117_77_fu_6324_p2(3),
      \reg_1877_reg[7]_0\ => \reg_1901[7]_i_3_n_0\,
      \reg_1883_reg[5]\ => clefia_s0_U_n_301,
      \reg_1883_reg[6]\ => clefia_s0_U_n_300,
      \reg_1883_reg[7]\ => clefia_s0_U_n_297,
      \reg_1901_reg[6]\(1) => xor_ln117_125_fu_9720_p2(6),
      \reg_1901_reg[6]\(0) => xor_ln117_125_fu_9720_p2(3),
      \reg_1901_reg[6]_0\(2) => xor_ln117_109_fu_8588_p2(6),
      \reg_1901_reg[6]_0\(1 downto 0) => xor_ln117_109_fu_8588_p2(1 downto 0),
      \reg_1901_reg[7]\(1) => xor_ln117_237_fu_17653_p2(7),
      \reg_1901_reg[7]\(0) => xor_ln117_237_fu_17653_p2(0),
      \reg_1901_reg[7]_0\(5 downto 4) => xor_ln117_253_fu_18785_p2(7 downto 6),
      \reg_1901_reg[7]_0\(3 downto 2) => xor_ln117_253_fu_18785_p2(4 downto 3),
      \reg_1901_reg[7]_0\(1 downto 0) => xor_ln117_253_fu_18785_p2(1 downto 0),
      \tmp_389_reg_24410_reg[0]\ => clefia_s0_U_n_462,
      \tmp_549_reg_25116_reg[0]\ => clefia_s0_U_n_311,
      \tmp_559_reg_25142_reg[0]\ => clefia_s0_U_n_299,
      \trunc_ln127_110_reg_23642_reg[3]\ => clefia_s0_U_n_244,
      \trunc_ln127_110_reg_23642_reg[4]\ => clefia_s0_U_n_243,
      \trunc_ln127_114_reg_23664_reg[1]\ => clefia_s0_U_n_248,
      \trunc_ln127_114_reg_23664_reg[2]\ => clefia_s0_U_n_455,
      \trunc_ln127_114_reg_23664_reg[2]_0\ => clefia_s0_U_n_465,
      \trunc_ln127_114_reg_23664_reg[5]\ => clefia_s0_U_n_249,
      \trunc_ln127_137_reg_23868_reg[6]\ => clefia_s0_U_n_242,
      \trunc_ln127_139_reg_23878_reg[6]\ => clefia_s0_U_n_281,
      \trunc_ln127_177_reg_24232_reg[1]\ => clefia_s0_U_n_125,
      \trunc_ln127_190_reg_24338_reg[6]\ => clefia_s0_U_n_468,
      \trunc_ln127_194_reg_24405_reg[0]\ => clefia_s0_U_n_461,
      \trunc_ln127_194_reg_24405_reg[3]\ => clefia_s0_U_n_459,
      \trunc_ln127_194_reg_24405_reg[4]\ => clefia_s0_U_n_458,
      \trunc_ln127_194_reg_24405_reg[5]\ => clefia_s0_U_n_471,
      \trunc_ln127_194_reg_24405_reg[6]\ => clefia_s0_U_n_470,
      \trunc_ln127_210_reg_24525_reg[3]\ => clefia_s0_U_n_236,
      \trunc_ln127_210_reg_24525_reg[4]\ => clefia_s0_U_n_234,
      \trunc_ln127_214_reg_24547_reg[5]\ => clefia_s0_U_n_512,
      \trunc_ln127_234_reg_24735_reg[1]\ => clefia_s0_U_n_213,
      \trunc_ln127_234_reg_24735_reg[1]_0\ => clefia_s0_U_n_217,
      \trunc_ln127_234_reg_24735_reg[2]\ => clefia_s0_U_n_315,
      \trunc_ln127_237_reg_24751_reg[5]\ => clefia_s0_U_n_235,
      \trunc_ln127_250_reg_24901_reg[3]\ => clefia_s0_U_n_501,
      \trunc_ln127_250_reg_24901_reg[4]\ => clefia_s0_U_n_500,
      \trunc_ln127_254_reg_24923_reg[1]\ => clefia_s0_U_n_212,
      \trunc_ln127_254_reg_24923_reg[1]_0\ => clefia_s0_U_n_216,
      \trunc_ln127_254_reg_24923_reg[2]\ => clefia_s0_U_n_218,
      \trunc_ln127_254_reg_24923_reg[2]_0\ => clefia_s0_U_n_502,
      \trunc_ln127_254_reg_24923_reg[5]\ => clefia_s0_U_n_505,
      \trunc_ln127_254_reg_24923_reg[6]\ => clefia_s0_U_n_220,
      \trunc_ln127_270_reg_25089_reg[1]\ => clefia_s0_U_n_307,
      \trunc_ln127_270_reg_25089_reg[1]_0\ => clefia_s0_U_n_308,
      \trunc_ln127_270_reg_25089_reg[2]\ => clefia_s0_U_n_305,
      \trunc_ln127_270_reg_25089_reg[2]_0\ => clefia_s0_U_n_306,
      \trunc_ln127_270_reg_25089_reg[3]\ => clefia_s0_U_n_303,
      \trunc_ln127_279_reg_25137_reg[5]\ => clefia_s0_U_n_304,
      \trunc_ln127_290_reg_25277_reg[1]\ => clefia_s0_U_n_518,
      \trunc_ln127_290_reg_25277_reg[1]_0\ => clefia_s0_U_n_528,
      \trunc_ln127_290_reg_25277_reg[2]\ => clefia_s0_U_n_517,
      \trunc_ln127_294_reg_25299_reg[3]\ => clefia_s0_U_n_516,
      \trunc_ln127_294_reg_25299_reg[4]\ => clefia_s0_U_n_515,
      \trunc_ln127_294_reg_25299_reg[5]\ => clefia_s0_U_n_514,
      \trunc_ln127_294_reg_25299_reg[6]\ => clefia_s0_U_n_513,
      \trunc_ln127_310_reg_25465_reg[5]\ => clefia_s0_U_n_272,
      \trunc_ln127_310_reg_25465_reg[6]\ => clefia_s0_U_n_184,
      \trunc_ln127_319_reg_25513_reg[2]\ => clefia_s0_U_n_183,
      \trunc_ln127_319_reg_25513_reg[2]_0\ => clefia_s0_U_n_271,
      \trunc_ln127_337_reg_25671_reg[6]\(6 downto 3) => xor_ln117_278_fu_21706_p2(7 downto 4),
      \trunc_ln127_337_reg_25671_reg[6]\(2 downto 0) => xor_ln117_278_fu_21706_p2(2 downto 0),
      \trunc_ln127_70_reg_23266_reg[1]\ => clefia_s0_U_n_251,
      \trunc_ln127_74_reg_23288_reg[0]\ => clefia_s0_U_n_161,
      \trunc_ln127_74_reg_23288_reg[4]\ => clefia_s0_U_n_252,
      \trunc_ln127_90_reg_23454_reg[3]\ => clefia_s0_U_n_494,
      \trunc_ln127_90_reg_23454_reg[4]\ => clefia_s0_U_n_493,
      \trunc_ln127_94_reg_23476_reg[0]\ => clefia_s0_U_n_496,
      \trunc_ln127_94_reg_23476_reg[2]\ => clefia_s0_U_n_173,
      x_assign_102_reg_24204(5 downto 4) => x_assign_102_reg_24204(7 downto 6),
      x_assign_102_reg_24204(3 downto 0) => x_assign_102_reg_24204(3 downto 0),
      x_assign_105_reg_24226(3 downto 0) => x_assign_105_reg_24226(7 downto 4),
      x_assign_112_reg_24332(5 downto 4) => x_assign_112_reg_24332(7 downto 6),
      x_assign_112_reg_24332(3 downto 0) => x_assign_112_reg_24332(3 downto 0),
      \x_assign_112_reg_24332_reg[3]\ => clefia_s0_U_n_460,
      \x_assign_112_reg_24332_reg[7]\(7 downto 0) => xor_ln117_166_fu_13731_p2(7 downto 0),
      x_assign_114_reg_24348(7 downto 0) => x_assign_114_reg_24348(7 downto 0),
      \x_assign_114_reg_24348_reg[7]\(7 downto 0) => xor_ln117_164_fu_13704_p2(7 downto 0),
      \x_assign_115_reg_24400_reg[0]\ => clefia_s0_U_n_476,
      \x_assign_115_reg_24400_reg[1]\ => clefia_s0_U_n_475,
      x_assign_117_reg_24354(7 downto 0) => x_assign_117_reg_24354(7 downto 0),
      \x_assign_117_reg_24354_reg[2]\ => clefia_s0_U_n_474,
      x_assign_120_reg_24267(7 downto 0) => x_assign_120_reg_24267(7 downto 0),
      \x_assign_120_reg_24267_reg[6]\(7 downto 6) => xor_ln117_174_fu_13142_p2(7 downto 6),
      \x_assign_120_reg_24267_reg[6]\(5) => clefia_s0_U_n_327,
      \x_assign_120_reg_24267_reg[6]\(4 downto 0) => xor_ln117_174_fu_13142_p2(4 downto 0),
      \x_assign_120_reg_24267_reg[6]_0\(7 downto 0) => xor_ln117_173_fu_13112_p2(7 downto 0),
      x_assign_126_reg_24535(7 downto 0) => x_assign_126_reg_24535(7 downto 0),
      \x_assign_126_reg_24535_reg[0]\ => clefia_s0_U_n_230,
      \x_assign_126_reg_24535_reg[1]\ => clefia_s0_U_n_229,
      \x_assign_126_reg_24535_reg[3]\ => clefia_s0_U_n_219,
      x_assign_127_reg_24541(5 downto 4) => x_assign_127_reg_24541(7 downto 6),
      x_assign_127_reg_24541(3 downto 0) => x_assign_127_reg_24541(3 downto 0),
      \x_assign_127_reg_24541_reg[2]\ => clefia_s0_U_n_524,
      \x_assign_127_reg_24541_reg[6]\ => clefia_s0_U_n_223,
      x_assign_129_reg_24557(5 downto 4) => x_assign_129_reg_24557(7 downto 6),
      x_assign_129_reg_24557(3 downto 0) => x_assign_129_reg_24557(3 downto 0),
      x_assign_132_reg_24425(3) => x_assign_132_reg_24425(7),
      x_assign_132_reg_24425(2 downto 0) => x_assign_132_reg_24425(3 downto 1),
      x_assign_134_reg_24436(7 downto 0) => x_assign_134_reg_24436(7 downto 0),
      \x_assign_134_reg_24436_reg[4]\(2 downto 1) => xor_ln117_187_fu_14261_p2(5 downto 4),
      \x_assign_134_reg_24436_reg[4]\(0) => xor_ln117_187_fu_14261_p2(2),
      x_assign_136_reg_24707(6 downto 5) => x_assign_136_reg_24707(7 downto 6),
      x_assign_136_reg_24707(4 downto 0) => x_assign_136_reg_24707(4 downto 0),
      x_assign_138_reg_24723(4) => x_assign_138_reg_24723(7),
      x_assign_138_reg_24723(3 downto 0) => x_assign_138_reg_24723(3 downto 0),
      \x_assign_138_reg_24723_reg[0]\ => clefia_s0_U_n_231,
      \x_assign_138_reg_24723_reg[1]\ => clefia_s0_U_n_228,
      \x_assign_138_reg_24723_reg[7]\ => clefia_s0_U_n_224,
      x_assign_139_reg_24729(4) => x_assign_139_reg_24729(7),
      x_assign_139_reg_24729(3 downto 0) => x_assign_139_reg_24729(3 downto 0),
      x_assign_141_reg_24745(5 downto 4) => x_assign_141_reg_24745(7 downto 6),
      x_assign_141_reg_24745(3 downto 0) => x_assign_141_reg_24745(3 downto 0),
      \x_assign_141_reg_24745_reg[0]\ => clefia_s0_U_n_241,
      \x_assign_141_reg_24745_reg[3]\ => clefia_s0_U_n_237,
      x_assign_144_reg_24583(7 downto 0) => x_assign_144_reg_24583(7 downto 0),
      x_assign_146_reg_24605(3) => x_assign_146_reg_24605(7),
      x_assign_146_reg_24605(2 downto 0) => x_assign_146_reg_24605(3 downto 1),
      x_assign_147_reg_24621(0) => x_assign_147_reg_24621(7),
      x_assign_150_reg_24911(7 downto 0) => x_assign_150_reg_24911(7 downto 0),
      \x_assign_150_reg_24911_reg[0]\ => clefia_s0_U_n_507,
      \x_assign_150_reg_24911_reg[1]\ => clefia_s0_U_n_506,
      x_assign_151_reg_24917(5 downto 4) => x_assign_151_reg_24917(7 downto 6),
      x_assign_151_reg_24917(3 downto 0) => x_assign_151_reg_24917(3 downto 0),
      \x_assign_151_reg_24917_reg[7]\ => clefia_s0_U_n_504,
      x_assign_153_reg_24933(5 downto 4) => x_assign_153_reg_24933(7 downto 6),
      x_assign_153_reg_24933(3 downto 0) => x_assign_153_reg_24933(3 downto 0),
      x_assign_156_reg_24771(3) => x_assign_156_reg_24771(7),
      x_assign_156_reg_24771(2 downto 0) => x_assign_156_reg_24771(3 downto 1),
      x_assign_157_reg_24777(3) => x_assign_157_reg_24777(7),
      x_assign_157_reg_24777(2 downto 1) => x_assign_157_reg_24777(5 downto 4),
      x_assign_157_reg_24777(0) => x_assign_157_reg_24777(0),
      x_assign_158_reg_24793(6) => x_assign_158_reg_24793(7),
      x_assign_158_reg_24793(5 downto 0) => x_assign_158_reg_24793(5 downto 0),
      x_assign_159_reg_24809(0) => x_assign_159_reg_24809(7),
      x_assign_160_reg_25083(6 downto 5) => x_assign_160_reg_25083(7 downto 6),
      x_assign_160_reg_25083(4 downto 0) => x_assign_160_reg_25083(4 downto 0),
      x_assign_162_reg_25099(4) => x_assign_162_reg_25099(7),
      x_assign_162_reg_25099(3 downto 0) => x_assign_162_reg_25099(3 downto 0),
      \x_assign_162_reg_25099_reg[0]\ => clefia_s0_U_n_312,
      \x_assign_162_reg_25099_reg[1]\ => clefia_s0_U_n_310,
      x_assign_163_reg_25105(4) => x_assign_163_reg_25105(7),
      x_assign_163_reg_25105(3 downto 0) => x_assign_163_reg_25105(3 downto 0),
      \x_assign_163_reg_25105_reg[7]\ => clefia_s0_U_n_309,
      x_assign_165_reg_25121(5 downto 4) => x_assign_165_reg_25121(7 downto 6),
      x_assign_165_reg_25121(3 downto 0) => x_assign_165_reg_25121(3 downto 0),
      x_assign_168_reg_24959(7 downto 0) => x_assign_168_reg_24959(7 downto 0),
      x_assign_16_reg_22892(5 downto 4) => x_assign_16_reg_22892(7 downto 6),
      x_assign_16_reg_22892(3 downto 0) => x_assign_16_reg_22892(3 downto 0),
      \x_assign_16_reg_22892_reg[3]\ => clefia_s0_U_n_444,
      x_assign_170_reg_24981(3) => x_assign_170_reg_24981(7),
      x_assign_170_reg_24981(2 downto 0) => x_assign_170_reg_24981(3 downto 1),
      x_assign_171_reg_24997(0) => x_assign_171_reg_24997(7),
      x_assign_174_reg_25287(4) => x_assign_174_reg_25287(6),
      x_assign_174_reg_25287(3 downto 0) => x_assign_174_reg_25287(4 downto 1),
      \x_assign_174_reg_25287_reg[1]\ => clefia_s0_U_n_529,
      x_assign_175_reg_25293(4 downto 3) => x_assign_175_reg_25293(7 downto 6),
      x_assign_175_reg_25293(2 downto 0) => x_assign_175_reg_25293(3 downto 1),
      \x_assign_175_reg_25293_reg[3]\ => clefia_s0_U_n_527,
      \x_assign_175_reg_25293_reg[6]\ => clefia_s0_U_n_525,
      x_assign_177_reg_25309(5 downto 4) => x_assign_177_reg_25309(7 downto 6),
      x_assign_177_reg_25309(3 downto 0) => x_assign_177_reg_25309(3 downto 0),
      x_assign_180_reg_25147(3) => x_assign_180_reg_25147(7),
      x_assign_180_reg_25147(2 downto 0) => x_assign_180_reg_25147(3 downto 1),
      x_assign_181_reg_25153(3) => x_assign_181_reg_25153(7),
      x_assign_181_reg_25153(2 downto 1) => x_assign_181_reg_25153(5 downto 4),
      x_assign_181_reg_25153(0) => x_assign_181_reg_25153(0),
      x_assign_182_reg_25169(6) => x_assign_182_reg_25169(7),
      x_assign_182_reg_25169(5 downto 0) => x_assign_182_reg_25169(5 downto 0),
      x_assign_183_reg_25185(0) => x_assign_183_reg_25185(7),
      x_assign_184_reg_25459(5 downto 4) => x_assign_184_reg_25459(7 downto 6),
      x_assign_184_reg_25459(3 downto 0) => x_assign_184_reg_25459(3 downto 0),
      x_assign_186_reg_25475(5 downto 4) => x_assign_186_reg_25475(7 downto 6),
      x_assign_186_reg_25475(3 downto 0) => x_assign_186_reg_25475(3 downto 0),
      \x_assign_186_reg_25475_reg[2]\ => clefia_s0_U_n_275,
      x_assign_187_reg_25481(5 downto 4) => x_assign_187_reg_25481(7 downto 6),
      x_assign_187_reg_25481(3 downto 0) => x_assign_187_reg_25481(3 downto 0),
      \x_assign_187_reg_25481_reg[0]\ => clefia_s0_U_n_274,
      \x_assign_187_reg_25481_reg[1]\ => clefia_s0_U_n_491,
      \x_assign_187_reg_25481_reg[6]\ => clefia_s0_U_n_177,
      \x_assign_187_reg_25481_reg[7]\ => clefia_s0_U_n_176,
      x_assign_189_reg_25497(5 downto 4) => x_assign_189_reg_25497(7 downto 6),
      x_assign_189_reg_25497(3 downto 0) => x_assign_189_reg_25497(3 downto 0),
      \x_assign_189_reg_25497_reg[2]\ => clefia_s0_U_n_268,
      \x_assign_189_reg_25497_reg[6]\ => clefia_s0_U_n_490,
      x_assign_18_reg_22937(7 downto 0) => x_assign_18_reg_22937(7 downto 0),
      \x_assign_18_reg_22937_reg[5]\(7 downto 0) => xor_ln117_37_fu_4653_p2(7 downto 0),
      x_assign_192_reg_25340(7 downto 0) => x_assign_192_reg_25340(7 downto 0),
      x_assign_194_reg_25362(3) => x_assign_194_reg_25362(7),
      x_assign_194_reg_25362(2 downto 0) => x_assign_194_reg_25362(3 downto 1),
      x_assign_195_reg_25378(0) => x_assign_195_reg_25378(7),
      x_assign_198_reg_25643(7 downto 0) => x_assign_198_reg_25643(7 downto 0),
      x_assign_199_reg_25649(5 downto 4) => x_assign_199_reg_25649(7 downto 6),
      x_assign_199_reg_25649(3 downto 0) => x_assign_199_reg_25649(3 downto 0),
      \x_assign_199_reg_25649_reg[7]\(6 downto 0) => xor_ln117_276_fu_21652_p2(7 downto 1),
      x_assign_201_reg_25665(5 downto 4) => x_assign_201_reg_25665(7 downto 6),
      x_assign_201_reg_25665(3 downto 0) => x_assign_201_reg_25665(3 downto 0),
      x_assign_21_reg_22846(7 downto 0) => x_assign_21_reg_22846(7 downto 0),
      \x_assign_21_reg_22846_reg[2]\ => clefia_s0_U_n_256,
      x_assign_28_reg_23088(6 downto 1) => x_assign_28_reg_23088(7 downto 2),
      x_assign_28_reg_23088(0) => x_assign_28_reg_23088(0),
      \x_assign_30_reg_23100_reg[2]\ => clefia_s0_U_n_259,
      \x_assign_30_reg_23100_reg[3]\ => clefia_s0_U_n_260,
      \x_assign_31_reg_23106_reg[0]\ => clefia_s0_U_n_257,
      \x_assign_31_reg_23106_reg[0]_0\ => clefia_s0_U_n_265,
      \x_assign_31_reg_23106_reg[1]\ => clefia_s0_U_n_258,
      \x_assign_31_reg_23106_reg[1]_0\ => clefia_s0_U_n_522,
      x_assign_33_reg_23118(4 downto 3) => x_assign_33_reg_23118(7 downto 6),
      x_assign_33_reg_23118(2 downto 1) => x_assign_33_reg_23118(3 downto 2),
      x_assign_33_reg_23118(0) => x_assign_33_reg_23118(0),
      x_assign_36_reg_22994(3) => x_assign_36_reg_22994(7),
      x_assign_36_reg_22994(2 downto 0) => x_assign_36_reg_22994(3 downto 1),
      x_assign_38_reg_23005(7 downto 0) => x_assign_38_reg_23005(7 downto 0),
      \x_assign_38_reg_23005_reg[5]\(0) => xor_ln117_60_fu_5202_p2(6),
      x_assign_40_reg_23260(7 downto 0) => x_assign_40_reg_23260(7 downto 0),
      \x_assign_43_reg_23282_reg[0]\ => clefia_s0_U_n_169,
      x_assign_45_reg_23298(5 downto 4) => x_assign_45_reg_23298(7 downto 6),
      x_assign_45_reg_23298(3 downto 0) => x_assign_45_reg_23298(3 downto 0),
      x_assign_49_fu_5856_p3(2 downto 0) => x_assign_49_fu_5856_p3(4 downto 2),
      x_assign_49_reg_23142(4 downto 1) => x_assign_49_reg_23142(7 downto 4),
      x_assign_49_reg_23142(0) => x_assign_49_reg_23142(0),
      x_assign_50_reg_23158(7 downto 0) => x_assign_50_reg_23158(7 downto 0),
      x_assign_51_reg_23174(0) => x_assign_51_reg_23174(7),
      x_assign_52_reg_23448(6 downto 2) => x_assign_52_reg_23448(7 downto 3),
      x_assign_52_reg_23448(1 downto 0) => x_assign_52_reg_23448(1 downto 0),
      \x_assign_54_reg_23464_reg[2]\ => clefia_s0_U_n_166,
      \x_assign_54_reg_23464_reg[2]_0\ => clefia_s0_U_n_172,
      \x_assign_55_reg_23470_reg[0]\ => clefia_s0_U_n_168,
      \x_assign_55_reg_23470_reg[1]\ => clefia_s0_U_n_167,
      \x_assign_55_reg_23470_reg[1]_0\ => clefia_s0_U_n_171,
      \x_assign_55_reg_23470_reg[3]\ => clefia_s0_U_n_165,
      x_assign_57_reg_23486(4 downto 3) => x_assign_57_reg_23486(7 downto 6),
      x_assign_57_reg_23486(2) => x_assign_57_reg_23486(3),
      x_assign_57_reg_23486(1 downto 0) => x_assign_57_reg_23486(1 downto 0),
      \x_assign_57_reg_23486_reg[3]\ => clefia_s0_U_n_159,
      x_assign_61_reg_23330(4 downto 1) => x_assign_61_reg_23330(7 downto 4),
      x_assign_61_reg_23330(0) => x_assign_61_reg_23330(0),
      x_assign_62_reg_23346(7 downto 0) => x_assign_62_reg_23346(7 downto 0),
      x_assign_63_reg_23362(0) => x_assign_63_reg_23362(7),
      x_assign_64_reg_23636(7 downto 0) => x_assign_64_reg_23636(7 downto 0),
      \x_assign_64_reg_23636_reg[2]\ => clefia_s0_U_n_246,
      \x_assign_67_reg_23658_reg[0]\ => clefia_s0_U_n_467,
      \x_assign_67_reg_23658_reg[1]\ => clefia_s0_U_n_466,
      x_assign_69_reg_23674(5 downto 4) => x_assign_69_reg_23674(7 downto 6),
      x_assign_69_reg_23674(3 downto 0) => x_assign_69_reg_23674(3 downto 0),
      x_assign_73_reg_23518(4 downto 1) => x_assign_73_reg_23518(7 downto 4),
      x_assign_73_reg_23518(0) => x_assign_73_reg_23518(0),
      x_assign_74_reg_23534(7 downto 0) => x_assign_74_reg_23534(7 downto 0),
      x_assign_75_reg_23550(0) => x_assign_75_reg_23550(7),
      x_assign_76_reg_23824(7 downto 0) => x_assign_76_reg_23824(7 downto 0),
      \x_assign_76_reg_23824_reg[2]\ => clefia_s0_U_n_245,
      \x_assign_76_reg_23824_reg[3]\ => clefia_s0_U_n_285,
      \x_assign_76_reg_23824_reg[4]\ => clefia_s0_U_n_279,
      \x_assign_76_reg_23824_reg[5]\ => clefia_s0_U_n_278,
      \x_assign_79_reg_23846_reg[2]\ => clefia_s0_U_n_286,
      \x_assign_79_reg_23846_reg[3]\ => clefia_s0_U_n_284,
      x_assign_81_reg_23862(5 downto 4) => x_assign_81_reg_23862(7 downto 6),
      x_assign_81_reg_23862(3 downto 0) => x_assign_81_reg_23862(3 downto 0),
      \x_assign_81_reg_23862_reg[0]\ => clefia_s0_U_n_289,
      \x_assign_81_reg_23862_reg[1]\ => clefia_s0_U_n_288,
      x_assign_85_reg_23706(4 downto 1) => x_assign_85_reg_23706(7 downto 4),
      x_assign_85_reg_23706(0) => x_assign_85_reg_23706(0),
      x_assign_86_reg_23722(7 downto 0) => x_assign_86_reg_23722(7 downto 0),
      x_assign_87_reg_23738(0) => x_assign_87_reg_23738(7),
      x_assign_88_reg_24012(7 downto 0) => x_assign_88_reg_24012(7 downto 0),
      \x_assign_88_reg_24012_reg[3]\ => clefia_s0_U_n_126,
      \x_assign_88_reg_24012_reg[4]\ => clefia_s0_U_n_127,
      \x_assign_88_reg_24012_reg[5]\ => clefia_s0_U_n_135,
      x_assign_90_reg_24028(1 downto 0) => x_assign_90_reg_24028(7 downto 6),
      \x_assign_90_reg_24028_reg[6]\ => clefia_s0_U_n_117,
      \x_assign_93_reg_24050_reg[2]\ => clefia_s0_U_n_124,
      x_assign_97_reg_23894(4 downto 1) => x_assign_97_reg_23894(7 downto 4),
      x_assign_97_reg_23894(0) => x_assign_97_reg_23894(0),
      x_assign_98_reg_23910(7 downto 0) => x_assign_98_reg_23910(7 downto 0),
      \x_assign_98_reg_23910_reg[1]\(0) => xor_ln117_141_fu_10852_p2(1),
      \x_assign_98_reg_23910_reg[7]\(6 downto 0) => xor_ln117_139_fu_10796_p2(7 downto 1),
      x_assign_99_reg_23926(0) => x_assign_99_reg_23926(7),
      \xor_ln117_107_reg_23596_reg[7]\(7 downto 0) => xor_ln117_44_reg_22908(7 downto 0),
      \xor_ln117_108_reg_23601_reg[3]\(3 downto 0) => x_assign_55_reg_23470(3 downto 0),
      \xor_ln117_108_reg_23601_reg[3]_0\(3 downto 0) => x_assign_54_reg_23464(3 downto 0),
      \xor_ln117_108_reg_23601_reg[7]\(6) => xor_ln117_45_reg_22914(7),
      \xor_ln117_108_reg_23601_reg[7]\(5 downto 0) => xor_ln117_45_reg_22914(5 downto 0),
      \xor_ln117_109_reg_23606_reg[5]\(3 downto 0) => or_ln127_35_fu_8310_p3(5 downto 2),
      \xor_ln117_110_reg_23611_reg[3]\(0) => xor_ln117_47_reg_22926(3),
      \xor_ln117_11_reg_22653_reg[5]\ => clefia_s0_U_n_261,
      \xor_ln117_11_reg_22653_reg[6]\ => clefia_s0_U_n_262,
      \xor_ln117_11_reg_22653_reg[7]\ => clefia_s0_U_n_263,
      \xor_ln117_123_reg_23784_reg[2]\ => clefia_s0_U_n_473,
      \xor_ln117_123_reg_23784_reg[3]\(3 downto 0) => x_assign_67_reg_23658(3 downto 0),
      \xor_ln117_123_reg_23784_reg[3]_0\(3 downto 0) => x_assign_66_reg_23652(3 downto 0),
      \xor_ln117_123_reg_23784_reg[4]\(4 downto 0) => xor_ln117_60_reg_23058(4 downto 0),
      \xor_ln117_123_reg_23784_reg[6]\ => clefia_s0_U_n_469,
      \xor_ln117_125_reg_23794_reg[3]\(2 downto 0) => x_assign_84_reg_23700(3 downto 1),
      \xor_ln117_125_reg_23794_reg[5]\(3 downto 0) => or_ln127_43_fu_9442_p3(5 downto 2),
      \xor_ln117_125_reg_23794_reg[6]\ => clefia_s0_U_n_457,
      \xor_ln117_125_reg_23794_reg[7]\ => clefia_s0_U_n_456,
      \xor_ln117_125_reg_23794_reg[7]_0\(7 downto 0) => xor_ln117_62_reg_23063(7 downto 0),
      \xor_ln117_139_reg_23972_reg[3]\(2 downto 0) => x_assign_96_reg_23888(3 downto 1),
      \xor_ln117_139_reg_23972_reg[3]_0\(3 downto 0) => x_assign_79_reg_23846(3 downto 0),
      \xor_ln117_139_reg_23972_reg[3]_1\(3 downto 0) => x_assign_78_reg_23840(3 downto 0),
      \xor_ln117_139_reg_23972_reg[4]\ => clefia_s0_U_n_226,
      \xor_ln117_139_reg_23972_reg[4]_0\(2 downto 0) => or_ln127_63_fu_10750_p3(4 downto 2),
      \xor_ln117_139_reg_23972_reg[4]_1\(2 downto 0) => or_ln127_64_fu_10756_p3(4 downto 2),
      \xor_ln117_139_reg_23972_reg[5]\ => clefia_s0_U_n_523,
      \xor_ln117_139_reg_23972_reg[7]\ => clefia_s0_U_n_225,
      \xor_ln117_139_reg_23972_reg[7]_0\(7) => \reg_1877_reg_n_0_[7]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(6) => \reg_1877_reg_n_0_[6]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(5) => \reg_1877_reg_n_0_[5]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(4) => \reg_1877_reg_n_0_[4]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(3) => \reg_1877_reg_n_0_[3]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(2) => \reg_1877_reg_n_0_[2]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(1) => \reg_1877_reg_n_0_[1]\,
      \xor_ln117_139_reg_23972_reg[7]_0\(0) => \reg_1877_reg_n_0_[0]\,
      \xor_ln117_139_reg_23972_reg[7]_1\(7 downto 0) => reg_1832(7 downto 0),
      \xor_ln117_139_reg_23972_reg[7]_2\(7 downto 0) => xor_ln117_75_reg_23220(7 downto 0),
      \xor_ln117_141_reg_23982_reg[0]\ => clefia_s0_U_n_240,
      \xor_ln117_141_reg_23982_reg[1]\ => clefia_s0_U_n_211,
      \xor_ln117_141_reg_23982_reg[2]\ => clefia_s0_U_n_239,
      \xor_ln117_141_reg_23982_reg[3]\ => clefia_s0_U_n_238,
      \xor_ln117_141_reg_23982_reg[5]\(3 downto 0) => or_ln127_51_fu_10574_p3(5 downto 2),
      \xor_ln117_141_reg_23982_reg[7]\ => clefia_s0_U_n_232,
      \xor_ln117_141_reg_23982_reg[7]_0\(7 downto 0) => xor_ln117_77_reg_23230(7 downto 0),
      \xor_ln117_141_reg_23982_reg[7]_1\(7 downto 0) => reg_1883(7 downto 0),
      \xor_ln117_14_reg_22679_reg[0]\ => clefia_s0_U_n_264,
      \xor_ln117_14_reg_22679_reg[6]\ => clefia_s0_U_n_509,
      \xor_ln117_14_reg_22679_reg[7]\ => clefia_s0_U_n_508,
      \xor_ln117_155_reg_24160_reg[4]\ => clefia_s0_U_n_227,
      \xor_ln117_155_reg_24160_reg[5]\ => clefia_s0_U_n_221,
      \xor_ln117_155_reg_24160_reg[6]\ => clefia_s0_U_n_313,
      \xor_ln117_157_reg_24171_reg[1]\ => clefia_s0_U_n_316,
      \xor_ln117_157_reg_24171_reg[5]\ => clefia_s0_U_n_314,
      \xor_ln117_157_reg_24171_reg[6]\ => clefia_s0_U_n_214,
      \xor_ln117_157_reg_24171_reg[7]\ => clefia_s0_U_n_233,
      \xor_ln117_158_reg_24177_reg[3]\(3 downto 0) => x_assign_93_reg_24050(3 downto 0),
      \xor_ln117_158_reg_24177_reg[7]\(7 downto 0) => xor_ln117_94_reg_23423(7 downto 0),
      \xor_ln117_164_reg_24415_reg[2]\ => \xor_ln117_164_reg_24415[2]_i_2_n_0\,
      \xor_ln117_164_reg_24415_reg[3]\ => \xor_ln117_164_reg_24415[3]_i_2_n_0\,
      \xor_ln117_164_reg_24415_reg[4]\ => \xor_ln117_164_reg_24415[4]_i_2_n_0\,
      \xor_ln117_164_reg_24415_reg[5]\(3 downto 0) => or_ln127_77_fu_13670_p3(5 downto 2),
      \xor_ln117_164_reg_24415_reg[5]_0\(3 downto 0) => or_ln127_78_fu_13676_p3(5 downto 2),
      \xor_ln117_164_reg_24415_reg[7]\(7 downto 0) => xor_ln117_124_reg_23789(7 downto 0),
      \xor_ln117_164_reg_24415_reg[7]_0\(7) => \reg_1862_reg_n_0_[7]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(6) => \reg_1862_reg_n_0_[6]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(5) => \reg_1862_reg_n_0_[5]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(4) => \reg_1862_reg_n_0_[4]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(3) => \reg_1862_reg_n_0_[3]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(2) => \reg_1862_reg_n_0_[2]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(1) => \reg_1862_reg_n_0_[1]\,
      \xor_ln117_164_reg_24415_reg[7]_0\(0) => \reg_1862_reg_n_0_[0]\,
      \xor_ln117_166_reg_24420_reg[7]\(7 downto 0) => xor_ln117_126_reg_23799(7 downto 0),
      \xor_ln117_171_reg_24303_reg[4]\ => clefia_s1_U_n_115,
      \xor_ln117_171_reg_24303_reg[6]\ => clefia_s0_U_n_222,
      \xor_ln117_171_reg_24303_reg[6]_0\ => clefia_s1_U_n_117,
      \xor_ln117_171_reg_24303_reg[7]\ => clefia_s1_U_n_119,
      \xor_ln117_172_reg_24309_reg[3]\(3 downto 0) => x_assign_103_reg_24210(3 downto 0),
      \xor_ln117_172_reg_24309_reg[5]\(3 downto 0) => or_ln127_69_fu_12619_p3(5 downto 2),
      \xor_ln117_172_reg_24309_reg[7]\(7) => \reg_1854_reg_n_0_[7]\,
      \xor_ln117_172_reg_24309_reg[7]\(6) => \reg_1854_reg_n_0_[6]\,
      \xor_ln117_172_reg_24309_reg[7]\(5) => \reg_1854_reg_n_0_[5]\,
      \xor_ln117_172_reg_24309_reg[7]\(4) => \reg_1854_reg_n_0_[4]\,
      \xor_ln117_172_reg_24309_reg[7]\(3) => \reg_1854_reg_n_0_[3]\,
      \xor_ln117_172_reg_24309_reg[7]\(2) => \reg_1854_reg_n_0_[2]\,
      \xor_ln117_172_reg_24309_reg[7]\(1) => \reg_1854_reg_n_0_[1]\,
      \xor_ln117_172_reg_24309_reg[7]\(0) => \reg_1854_reg_n_0_[0]\,
      \xor_ln117_172_reg_24309_reg[7]_0\(7 downto 0) => xor_ln117_108_reg_23601(7 downto 0),
      \xor_ln117_173_reg_24315_reg[0]\ => clefia_s0_U_n_503,
      \xor_ln117_173_reg_24315_reg[0]_0\ => clefia_s1_U_n_121,
      \xor_ln117_173_reg_24315_reg[1]\ => clefia_s0_U_n_210,
      \xor_ln117_173_reg_24315_reg[1]_0\ => clefia_s1_U_n_122,
      \xor_ln117_173_reg_24315_reg[2]\ => clefia_s1_U_n_123,
      \xor_ln117_173_reg_24315_reg[3]\ => clefia_s1_U_n_127,
      \xor_ln117_173_reg_24315_reg[4]\ => clefia_s1_U_n_128,
      \xor_ln117_173_reg_24315_reg[4]_0\ => clefia_s1_U_n_343,
      \xor_ln117_173_reg_24315_reg[5]\ => clefia_s1_U_n_129,
      \xor_ln117_173_reg_24315_reg[6]\ => clefia_s0_U_n_215,
      \xor_ln117_173_reg_24315_reg[6]_0\ => clefia_s1_U_n_130,
      \xor_ln117_173_reg_24315_reg[7]\ => clefia_s0_U_n_499,
      \xor_ln117_173_reg_24315_reg[7]_0\ => clefia_s1_U_n_131,
      \xor_ln117_174_reg_24321_reg[2]\ => \xor_ln117_174_reg_24321[2]_i_2_n_0\,
      \xor_ln117_174_reg_24321_reg[4]\(2 downto 0) => or_ln127_82_fu_13024_p3(4 downto 2),
      \xor_ln117_174_reg_24321_reg[7]\(6 downto 2) => xor_ln117_150_fu_12733_p2(7 downto 3),
      \xor_ln117_174_reg_24321_reg[7]\(1 downto 0) => xor_ln117_150_fu_12733_p2(1 downto 0),
      \xor_ln117_187_reg_24489_reg[3]\(3 downto 0) => x_assign_115_reg_24400(3 downto 0),
      \xor_ln117_187_reg_24489_reg[4]\(2 downto 0) => or_ln127_88_reg_24442(4 downto 2),
      \xor_ln117_187_reg_24489_reg[5]\ => clefia_s0_U_n_302,
      \xor_ln117_187_reg_24489_reg[7]\ => clefia_s0_U_n_298,
      \xor_ln117_187_reg_24489_reg[7]_0\(7 downto 0) => reg_1839(7 downto 0),
      \xor_ln117_187_reg_24489_reg[7]_1\(7 downto 0) => xor_ln117_123_reg_23784(7 downto 0),
      \xor_ln117_188_reg_24457_reg[3]\ => clefia_s1_U_n_339,
      \xor_ln117_188_reg_24457_reg[4]\ => clefia_s1_U_n_338,
      \xor_ln117_189_reg_24494_reg[7]\(7) => \reg_1846_reg_n_0_[7]\,
      \xor_ln117_189_reg_24494_reg[7]\(6) => \reg_1846_reg_n_0_[6]\,
      \xor_ln117_189_reg_24494_reg[7]\(5) => \reg_1846_reg_n_0_[5]\,
      \xor_ln117_189_reg_24494_reg[7]\(4) => \reg_1846_reg_n_0_[4]\,
      \xor_ln117_189_reg_24494_reg[7]\(3) => \reg_1846_reg_n_0_[3]\,
      \xor_ln117_189_reg_24494_reg[7]\(2) => \reg_1846_reg_n_0_[2]\,
      \xor_ln117_189_reg_24494_reg[7]\(1) => \reg_1846_reg_n_0_[1]\,
      \xor_ln117_189_reg_24494_reg[7]\(0) => \reg_1846_reg_n_0_[0]\,
      \xor_ln117_189_reg_24494_reg[7]_0\(7 downto 0) => or_ln127_89_reg_24447(7 downto 0),
      \xor_ln117_189_reg_24494_reg[7]_1\(7 downto 0) => xor_ln117_125_reg_23794(7 downto 0),
      \xor_ln117_190_reg_24463_reg[2]\ => clefia_s1_U_n_327,
      \xor_ln117_190_reg_24463_reg[3]\ => clefia_s1_U_n_291,
      \xor_ln117_190_reg_24463_reg[5]\ => clefia_s1_U_n_301,
      \xor_ln117_203_reg_24667_reg[4]\ => clefia_s0_U_n_526,
      \xor_ln117_203_reg_24667_reg[7]\(7 downto 0) => xor_ln117_139_reg_23972(7 downto 0),
      \xor_ln117_205_reg_24677_reg[0]\ => clefia_s0_U_n_520,
      \xor_ln117_205_reg_24677_reg[1]\ => clefia_s0_U_n_519,
      \xor_ln117_205_reg_24677_reg[3]\(3 downto 0) => x_assign_124_reg_24519(3 downto 0),
      \xor_ln117_205_reg_24677_reg[7]\(7 downto 0) => xor_ln117_141_reg_23982(7 downto 0),
      \xor_ln117_21_reg_22795_reg[7]\(5 downto 2) => xor_ln117_45_fu_4260_p2(7 downto 4),
      \xor_ln117_21_reg_22795_reg[7]\(1 downto 0) => xor_ln117_45_fu_4260_p2(1 downto 0),
      \xor_ln117_220_reg_24860_reg[4]\ => clefia_s0_U_n_276,
      \xor_ln117_220_reg_24860_reg[5]\ => clefia_s0_U_n_182,
      \xor_ln117_222_reg_24870_reg[0]\ => clefia_s0_U_n_269,
      \xor_ln117_222_reg_24870_reg[1]\ => clefia_s0_U_n_270,
      \xor_ln117_222_reg_24870_reg[7]\ => clefia_s0_U_n_273,
      \xor_ln117_235_reg_25043_reg[7]\(7 downto 0) => xor_ln117_171_reg_24303(7 downto 0),
      \xor_ln117_237_reg_25053_reg[3]\(3 downto 0) => x_assign_148_reg_24895(3 downto 0),
      \xor_ln117_237_reg_25053_reg[7]\(7 downto 0) => xor_ln117_173_reg_24315(7 downto 0),
      \xor_ln117_237_reg_25053_reg[7]_0\(7 downto 0) => reg_1890(7 downto 0),
      \xor_ln117_253_reg_25241_reg[7]\(7 downto 0) => reg_1901(7 downto 0),
      \xor_ln117_253_reg_25241_reg[7]_0\(7 downto 0) => xor_ln117_189_reg_24494(7 downto 0),
      \xor_ln117_269_reg_25429_reg[3]\(3 downto 0) => x_assign_172_reg_25271(3 downto 0),
      \xor_ln117_269_reg_25429_reg[4]\(2 downto 0) => or_ln127_130_fu_19833_p3(4 downto 2),
      \xor_ln117_269_reg_25429_reg[7]\(7 downto 0) => z_130_reg_25335(7 downto 0),
      \xor_ln117_269_reg_25429_reg[7]_0\(7 downto 0) => xor_ln117_205_reg_24677(7 downto 0),
      \xor_ln117_276_reg_25691_reg[5]\(3 downto 0) => or_ln127_134_fu_21597_p3(5 downto 2),
      \xor_ln117_276_reg_25691_reg[7]\(7 downto 0) => reg_1825(7 downto 0),
      \xor_ln117_276_reg_25691_reg[7]_0\(7 downto 0) => xor_ln117_236_reg_25048(7 downto 0),
      \xor_ln117_278_reg_25701_reg[7]\(7 downto 0) => xor_ln117_238_reg_25058(7 downto 0),
      \xor_ln117_296_reg_25612_reg[7]\(7 downto 0) => xor_ln117_220_reg_24860(7 downto 0),
      \xor_ln117_298_reg_25622_reg[7]\(7 downto 0) => xor_ln117_222_reg_24870(7 downto 0),
      \xor_ln117_29_reg_22807_reg[5]\ => clefia_s0_U_n_163,
      \xor_ln117_30_reg_22813_reg[0]\ => clefia_s0_U_n_489,
      \xor_ln117_30_reg_22813_reg[1]\ => clefia_s0_U_n_488,
      \xor_ln117_30_reg_22813_reg[3]\ => clefia_s0_U_n_487,
      \xor_ln117_30_reg_22813_reg[6]\ => clefia_s0_U_n_486,
      \xor_ln117_30_reg_22813_reg[7]\ => clefia_s0_U_n_253,
      \xor_ln117_37_reg_22984_reg[3]\ => \xor_ln117_37_reg_22984[3]_i_2_n_0\,
      \xor_ln117_37_reg_22984_reg[4]\ => \xor_ln117_37_reg_22984[4]_i_2_n_0\,
      \xor_ln117_37_reg_22984_reg[5]\(3 downto 0) => or_ln127_14_fu_4625_p3(5 downto 2),
      \xor_ln117_37_reg_22984_reg[5]_0\(3 downto 0) => or_ln127_13_fu_4619_p3(5 downto 2),
      \xor_ln117_37_reg_22984_reg[7]\(7 downto 0) => reg_1816(7 downto 0),
      \xor_ln117_37_reg_22984_reg[7]_0\(7 downto 0) => pt_load_1_reg_22394(7 downto 0),
      \xor_ln117_39_reg_22989_reg[7]\(7 downto 0) => pt_load_3_reg_22456(7 downto 0),
      \xor_ln117_44_reg_22908_reg[4]\ => clefia_s0_U_n_158,
      \xor_ln117_44_reg_22908_reg[5]\ => clefia_s0_U_n_174,
      \xor_ln117_44_reg_22908_reg[7]\ => clefia_s0_U_n_175,
      \xor_ln117_45_reg_22914_reg[4]\ => clefia_s0_U_n_164,
      \xor_ln117_45_reg_22914_reg[4]_0\ => clefia_s1_U_n_325,
      \xor_ln117_45_reg_22914_reg[5]\ => clefia_s0_U_n_162,
      \xor_ln117_45_reg_22914_reg[7]\ => clefia_s0_U_n_160,
      \xor_ln117_45_reg_22914_reg[7]_0\(5 downto 2) => xor_ln117_21_reg_22795(7 downto 4),
      \xor_ln117_45_reg_22914_reg[7]_0\(1 downto 0) => xor_ln117_21_reg_22795(1 downto 0),
      \xor_ln117_46_reg_22920_reg[0]\ => clefia_s0_U_n_497,
      \xor_ln117_46_reg_22920_reg[3]\ => clefia_s0_U_n_495,
      \xor_ln117_46_reg_22920_reg[6]\ => clefia_s0_U_n_492,
      \xor_ln117_47_reg_22926_reg[1]\(5 downto 2) => clefia_s1_q4(7 downto 4),
      \xor_ln117_47_reg_22926_reg[1]\(1 downto 0) => clefia_s1_q4(1 downto 0),
      \xor_ln117_47_reg_22926_reg[2]\ => clefia_s1_U_n_307,
      \xor_ln117_47_reg_22926_reg[3]\ => clefia_s1_U_n_303,
      \xor_ln117_47_reg_22926_reg[4]\ => clefia_s1_U_n_387,
      \xor_ln117_47_reg_22926_reg[5]\ => clefia_s1_U_n_302,
      \xor_ln117_47_reg_22926_reg[6]\(6 downto 0) => xor_ln117_23_fu_3738_p2(6 downto 0),
      \xor_ln117_47_reg_22926_reg[7]\(7 downto 0) => clefia_s1_q3(7 downto 0),
      \xor_ln117_47_reg_22926_reg[7]_0\ => control_s_axi_U_n_90,
      \xor_ln117_5_reg_22626_reg[4]\ => clefia_s0_U_n_267,
      \xor_ln117_5_reg_22626_reg[5]\ => clefia_s0_U_n_521,
      \xor_ln117_60_reg_23058_reg[2]\(2 downto 0) => x_assign_19_reg_22973(2 downto 0),
      \xor_ln117_60_reg_23058_reg[7]\(6 downto 3) => pt_load_reg_22379_pp0_iter1_reg(7 downto 4),
      \xor_ln117_60_reg_23058_reg[7]\(2 downto 0) => pt_load_reg_22379_pp0_iter1_reg(2 downto 0),
      \xor_ln117_61_reg_23026_reg[2]\(0) => clefia_s1_U_n_342,
      \xor_ln117_61_reg_23026_reg[2]_0\ => \xor_ln117_61_reg_23026[2]_i_3_n_0\,
      \xor_ln117_61_reg_23026_reg[3]\ => clefia_s1_U_n_337,
      \xor_ln117_61_reg_23026_reg[4]\ => clefia_s1_U_n_481,
      \xor_ln117_62_reg_23063_reg[0]\ => clefia_s0_U_n_540,
      \xor_ln117_62_reg_23063_reg[1]\ => clefia_s0_U_n_247,
      \xor_ln117_62_reg_23063_reg[6]\ => clefia_s0_U_n_454,
      \xor_ln117_62_reg_23063_reg[7]\ => clefia_s0_U_n_453,
      \xor_ln117_62_reg_23063_reg[7]_0\(7 downto 0) => pt_load_2_reg_22425(7 downto 0),
      \xor_ln117_63_reg_23032_reg[3]\ => clefia_s1_U_n_328,
      \xor_ln117_63_reg_23032_reg[7]\(7 downto 0) => clefia_s1_q2(7 downto 0),
      \xor_ln117_75_reg_23220_reg[0]\ => clefia_s0_U_n_290,
      \xor_ln117_75_reg_23220_reg[6]\(6 downto 0) => xor_ln117_5_reg_22626(6 downto 0),
      \xor_ln117_76_reg_23225_reg[3]\(3 downto 0) => x_assign_30_reg_23100(3 downto 0),
      \xor_ln117_76_reg_23225_reg[3]_0\(3 downto 0) => x_assign_31_reg_23106(3 downto 0),
      \xor_ln117_76_reg_23225_reg[7]\(6 downto 4) => xor_ln117_11_reg_22653(7 downto 5),
      \xor_ln117_76_reg_23225_reg[7]\(3 downto 0) => xor_ln117_11_reg_22653(3 downto 0),
      \xor_ln117_77_reg_23230_reg[3]\(2 downto 0) => x_assign_48_reg_23136(3 downto 1),
      \xor_ln117_77_reg_23230_reg[4]\ => clefia_s0_U_n_283,
      \xor_ln117_77_reg_23230_reg[5]\(3 downto 0) => or_ln127_19_reg_23094(5 downto 2),
      \xor_ln117_77_reg_23230_reg[6]\ => clefia_s0_U_n_280,
      \xor_ln117_77_reg_23230_reg[7]\ => clefia_s0_U_n_277,
      \xor_ln117_77_reg_23230_reg[7]_0\(6 downto 1) => xor_ln117_14_reg_22679(7 downto 2),
      \xor_ln117_77_reg_23230_reg[7]_0\(0) => xor_ln117_14_reg_22679(0),
      \xor_ln117_835_reg_25778_reg[4]\(7 downto 0) => q1_reg_0(7 downto 0),
      \xor_ln117_92_reg_23413_reg[0]\(0) => x_assign_43_reg_23282(0),
      \xor_ln117_92_reg_23413_reg[0]_0\(0) => x_assign_42_reg_23276(0),
      \xor_ln117_92_reg_23413_reg[7]\(2) => xor_ln117_29_reg_22807(7),
      \xor_ln117_92_reg_23413_reg[7]\(1) => xor_ln117_29_reg_22807(5),
      \xor_ln117_92_reg_23413_reg[7]\(0) => xor_ln117_29_reg_22807(0),
      \xor_ln117_93_reg_23418_reg[3]\(2 downto 0) => x_assign_60_reg_23324(3 downto 1),
      \xor_ln117_93_reg_23418_reg[5]\(2) => or_ln127_27_fu_7178_p3(5),
      \xor_ln117_93_reg_23418_reg[5]\(1 downto 0) => or_ln127_27_fu_7178_p3(3 downto 2),
      \xor_ln117_93_reg_23418_reg[7]\(7 downto 0) => xor_ln117_30_reg_22813(7 downto 0),
      \xor_ln117_94_reg_23423_reg[1]\ => clefia_s0_U_n_123,
      \xor_ln117_94_reg_23423_reg[6]\ => clefia_s0_U_n_136,
      \xor_ln117_94_reg_23423_reg[7]\ => clefia_s0_U_n_137,
      \z_130_reg_25335_reg[7]\(5 downto 1) => xor_ln117_269_fu_19917_p2(7 downto 3),
      \z_130_reg_25335_reg[7]\(0) => xor_ln117_269_fu_19917_p2(1)
    );
clefia_s1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_clefia_s1_ROM_AUTO_1R
     port map (
      ADDRBWRADDR(7) => control_s_axi_U_n_81,
      ADDRBWRADDR(6) => control_s_axi_U_n_82,
      ADDRBWRADDR(5) => control_s_axi_U_n_83,
      ADDRBWRADDR(4) => control_s_axi_U_n_84,
      ADDRBWRADDR(3) => control_s_axi_U_n_85,
      ADDRBWRADDR(2) => control_s_axi_U_n_86,
      ADDRBWRADDR(1) => control_s_axi_U_n_87,
      ADDRBWRADDR(0) => control_s_axi_U_n_88,
      D(7) => clefia_s1_U_n_39,
      D(6) => clefia_s1_U_n_40,
      D(5) => clefia_s1_U_n_41,
      D(4) => clefia_s1_U_n_42,
      D(3) => clefia_s1_U_n_43,
      D(2) => clefia_s1_U_n_44,
      D(1) => clefia_s1_U_n_45,
      D(0) => clefia_s1_U_n_46,
      DOADO(7 downto 0) => q0_reg_1(7 downto 0),
      DOBDO(7 downto 0) => clefia_s0_q2(7 downto 0),
      Q(15) => ap_CS_fsm_pp0_stage15,
      Q(14) => ap_CS_fsm_pp0_stage14,
      Q(13) => ap_CS_fsm_pp0_stage13,
      Q(12) => ap_CS_fsm_pp0_stage12,
      Q(11) => ap_CS_fsm_pp0_stage11,
      Q(10) => ap_CS_fsm_pp0_stage10,
      Q(9) => ap_CS_fsm_pp0_stage9,
      Q(8) => ap_CS_fsm_pp0_stage8,
      Q(7) => ap_CS_fsm_pp0_stage7,
      Q(6) => ap_CS_fsm_pp0_stage6,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[10]\ => clefia_s1_U_n_180,
      \ap_CS_fsm_reg[11]\ => clefia_s1_U_n_154,
      \ap_CS_fsm_reg[12]\ => clefia_s1_U_n_156,
      \ap_CS_fsm_reg[12]_0\ => clefia_s1_U_n_480,
      \ap_CS_fsm_reg[13]\ => clefia_s1_U_n_132,
      \ap_CS_fsm_reg[14]\ => clefia_s1_U_n_468,
      \ap_CS_fsm_reg[14]_0\ => clefia_s1_U_n_478,
      \ap_CS_fsm_reg[14]_1\ => clefia_s1_U_n_479,
      \ap_CS_fsm_reg[15]\ => clefia_s1_U_n_97,
      \ap_CS_fsm_reg[1]\ => clefia_s1_U_n_109,
      \ap_CS_fsm_reg[4]\ => clefia_s1_U_n_107,
      \ap_CS_fsm_reg[4]_0\ => clefia_s1_U_n_108,
      \ap_CS_fsm_reg[6]\ => clefia_s1_U_n_96,
      \ap_CS_fsm_reg[6]_0\ => clefia_s1_U_n_106,
      \ap_CS_fsm_reg[7]\ => clefia_s1_U_n_146,
      \ap_CS_fsm_reg[7]_0\ => clefia_s1_U_n_152,
      \ap_CS_fsm_reg[7]_1\ => clefia_s1_U_n_482,
      \ap_CS_fsm_reg[9]\ => clefia_s1_U_n_157,
      ap_clk => ap_clk,
      \ap_enable_reg_pp0_iter1_reg_rep__0\ => clefia_s1_U_n_155,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg_rep => clefia_s1_U_n_95,
      ap_enable_reg_pp0_iter2_reg_rep_0 => clefia_s1_U_n_171,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce3 => clefia_s1_ce3,
      clefia_s1_ce4 => clefia_s1_ce4,
      or_ln127_100_fu_17381_p3(1 downto 0) => or_ln127_100_fu_17381_p3(7 downto 6),
      or_ln127_101_fu_17387_p3(5 downto 0) => or_ln127_101_fu_17387_p3(7 downto 2),
      or_ln127_103_fu_16419_p3(3) => or_ln127_103_fu_16419_p3(7),
      or_ln127_103_fu_16419_p3(2 downto 0) => or_ln127_103_fu_16419_p3(4 downto 2),
      or_ln127_104_fu_16425_p3(3) => or_ln127_104_fu_16425_p3(7),
      or_ln127_104_fu_16425_p3(2 downto 0) => or_ln127_104_fu_16425_p3(4 downto 2),
      or_ln127_105_fu_16431_p3(6 downto 0) => or_ln127_105_fu_16431_p3(7 downto 1),
      or_ln127_106_fu_16437_p3(6 downto 0) => or_ln127_106_fu_16437_p3(7 downto 1),
      or_ln127_107_fu_18507_p3(0) => or_ln127_107_fu_18507_p3(7),
      or_ln127_108_fu_18513_p3(2 downto 1) => or_ln127_108_fu_18513_p3(7 downto 6),
      or_ln127_108_fu_18513_p3(0) => or_ln127_108_fu_18513_p3(0),
      or_ln127_109_fu_18519_p3(5 downto 0) => or_ln127_109_fu_18519_p3(7 downto 2),
      or_ln127_10_fu_3386_p3(7 downto 0) => or_ln127_10_fu_3386_p3(7 downto 0),
      or_ln127_110_fu_18525_p3(6 downto 1) => or_ln127_110_fu_18525_p3(7 downto 2),
      or_ln127_110_fu_18525_p3(0) => or_ln127_110_fu_18525_p3(0),
      or_ln127_111_fu_17551_p3(7 downto 0) => or_ln127_111_fu_17551_p3(7 downto 0),
      or_ln127_112_fu_17557_p3(6 downto 0) => or_ln127_112_fu_17557_p3(7 downto 1),
      or_ln127_113_fu_17563_p3(6 downto 0) => or_ln127_113_fu_17563_p3(7 downto 1),
      or_ln127_115_fu_19639_p3(3 downto 2) => or_ln127_115_fu_19639_p3(7 downto 6),
      or_ln127_115_fu_19639_p3(1 downto 0) => or_ln127_115_fu_19639_p3(1 downto 0),
      or_ln127_116_fu_19645_p3(1 downto 0) => or_ln127_116_fu_19645_p3(7 downto 6),
      or_ln127_117_fu_19651_p3(5 downto 0) => or_ln127_117_fu_19651_p3(7 downto 2),
      or_ln127_119_fu_18683_p3(3) => or_ln127_119_fu_18683_p3(7),
      or_ln127_119_fu_18683_p3(2 downto 0) => or_ln127_119_fu_18683_p3(4 downto 2),
      or_ln127_120_fu_18689_p3(3) => or_ln127_120_fu_18689_p3(7),
      or_ln127_120_fu_18689_p3(2 downto 0) => or_ln127_120_fu_18689_p3(4 downto 2),
      or_ln127_121_fu_18695_p3(6 downto 0) => or_ln127_121_fu_18695_p3(7 downto 1),
      or_ln127_122_fu_18701_p3(6 downto 0) => or_ln127_122_fu_18701_p3(7 downto 1),
      or_ln127_123_fu_20771_p3(5 downto 0) => or_ln127_123_fu_20771_p3(7 downto 2),
      or_ln127_124_fu_20777_p3(5 downto 0) => or_ln127_124_fu_20777_p3(7 downto 2),
      or_ln127_125_fu_20783_p3(1 downto 0) => or_ln127_125_fu_20783_p3(7 downto 6),
      or_ln127_126_fu_20789_p3(1 downto 0) => or_ln127_126_fu_20789_p3(7 downto 6),
      or_ln127_127_fu_19815_p3(7 downto 0) => or_ln127_127_fu_19815_p3(7 downto 0),
      or_ln127_128_fu_19821_p3(6 downto 0) => or_ln127_128_fu_19821_p3(7 downto 1),
      or_ln127_129_fu_19827_p3(6 downto 0) => or_ln127_129_fu_19827_p3(7 downto 1),
      or_ln127_131_fu_21579_p3(7 downto 0) => or_ln127_131_fu_21579_p3(7 downto 0),
      or_ln127_132_fu_21585_p3(5 downto 0) => or_ln127_132_fu_21585_p3(7 downto 2),
      or_ln127_133_fu_21591_p3(1 downto 0) => or_ln127_133_fu_21591_p3(7 downto 6),
      or_ln127_20_reg_23112(2 downto 1) => or_ln127_20_reg_23112(7 downto 6),
      or_ln127_20_reg_23112(0) => or_ln127_20_reg_23112(1),
      \or_ln127_20_reg_23112_reg[1]\ => clefia_s1_U_n_246,
      or_ln127_21_reg_23124(5 downto 0) => or_ln127_21_reg_23124(7 downto 2),
      or_ln127_22_reg_23130(7 downto 0) => or_ln127_22_reg_23130(7 downto 0),
      or_ln127_28_fu_7184_p3(7 downto 0) => or_ln127_28_fu_7184_p3(7 downto 0),
      or_ln127_29_fu_7190_p3(5 downto 0) => or_ln127_29_fu_7190_p3(7 downto 2),
      or_ln127_30_fu_7196_p3(7 downto 0) => or_ln127_30_fu_7196_p3(7 downto 0),
      or_ln127_33_fu_6234_p3(6 downto 0) => or_ln127_33_fu_6234_p3(7 downto 1),
      or_ln127_34_fu_6240_p3(7 downto 0) => or_ln127_34_fu_6240_p3(7 downto 0),
      or_ln127_36_fu_8316_p3(3 downto 2) => or_ln127_36_fu_8316_p3(7 downto 6),
      or_ln127_36_fu_8316_p3(1) => or_ln127_36_fu_8316_p3(2),
      or_ln127_36_fu_8316_p3(0) => or_ln127_36_fu_8316_p3(0),
      or_ln127_37_fu_8322_p3(4 downto 1) => or_ln127_37_fu_8322_p3(7 downto 4),
      or_ln127_37_fu_8322_p3(0) => or_ln127_37_fu_8322_p3(2),
      or_ln127_38_fu_8328_p3(6 downto 3) => or_ln127_38_fu_8328_p3(7 downto 4),
      or_ln127_38_fu_8328_p3(2 downto 0) => or_ln127_38_fu_8328_p3(2 downto 0),
      or_ln127_41_fu_7366_p3(6 downto 0) => or_ln127_41_fu_7366_p3(7 downto 1),
      or_ln127_42_fu_7372_p3(7 downto 0) => or_ln127_42_fu_7372_p3(7 downto 0),
      or_ln127_44_fu_9448_p3(4 downto 2) => or_ln127_44_fu_9448_p3(7 downto 5),
      or_ln127_44_fu_9448_p3(1 downto 0) => or_ln127_44_fu_9448_p3(1 downto 0),
      or_ln127_45_fu_9454_p3(5 downto 0) => or_ln127_45_fu_9454_p3(7 downto 2),
      or_ln127_46_fu_9460_p3(7 downto 0) => or_ln127_46_fu_9460_p3(7 downto 0),
      or_ln127_49_fu_8498_p3(6 downto 0) => or_ln127_49_fu_8498_p3(7 downto 1),
      or_ln127_50_fu_8504_p3(7 downto 0) => or_ln127_50_fu_8504_p3(7 downto 0),
      or_ln127_52_fu_10580_p3(3 downto 2) => or_ln127_52_fu_10580_p3(7 downto 6),
      or_ln127_52_fu_10580_p3(1 downto 0) => or_ln127_52_fu_10580_p3(1 downto 0),
      or_ln127_53_fu_10586_p3(5 downto 0) => or_ln127_53_fu_10586_p3(7 downto 2),
      or_ln127_54_fu_10592_p3(7 downto 0) => or_ln127_54_fu_10592_p3(7 downto 0),
      or_ln127_57_fu_9630_p3(6 downto 0) => or_ln127_57_fu_9630_p3(7 downto 1),
      or_ln127_58_fu_9636_p3(7 downto 0) => or_ln127_58_fu_9636_p3(7 downto 0),
      or_ln127_61_fu_11718_p3(7 downto 0) => or_ln127_61_fu_11718_p3(7 downto 0),
      or_ln127_62_fu_11724_p3(5 downto 0) => or_ln127_62_fu_11724_p3(7 downto 2),
      or_ln127_65_fu_10762_p3(6 downto 0) => or_ln127_65_fu_10762_p3(7 downto 1),
      or_ln127_66_fu_10768_p3(7 downto 0) => or_ln127_66_fu_10768_p3(7 downto 0),
      or_ln127_67_fu_12607_p3(5 downto 0) => or_ln127_67_fu_12607_p3(7 downto 2),
      or_ln127_68_fu_12613_p3(7 downto 0) => or_ln127_68_fu_12613_p3(7 downto 0),
      or_ln127_70_fu_12625_p3(1 downto 0) => or_ln127_70_fu_12625_p3(7 downto 6),
      or_ln127_71_fu_11882_p3(6 downto 0) => or_ln127_71_fu_11882_p3(7 downto 1),
      or_ln127_72_fu_11888_p3(7 downto 0) => or_ln127_72_fu_11888_p3(7 downto 0),
      or_ln127_83_fu_15111_p3(3 downto 2) => or_ln127_83_fu_15111_p3(7 downto 6),
      or_ln127_83_fu_15111_p3(1 downto 0) => or_ln127_83_fu_15111_p3(1 downto 0),
      or_ln127_84_fu_15117_p3(1 downto 0) => or_ln127_84_fu_15117_p3(7 downto 6),
      or_ln127_85_fu_15123_p3(5 downto 0) => or_ln127_85_fu_15123_p3(7 downto 2),
      or_ln127_8_fu_3380_p3(6 downto 0) => or_ln127_8_fu_3380_p3(7 downto 1),
      or_ln127_91_fu_16243_p3(0) => or_ln127_91_fu_16243_p3(7),
      or_ln127_92_fu_16249_p3(2 downto 1) => or_ln127_92_fu_16249_p3(7 downto 6),
      or_ln127_92_fu_16249_p3(0) => or_ln127_92_fu_16249_p3(0),
      or_ln127_93_fu_16255_p3(5 downto 0) => or_ln127_93_fu_16255_p3(7 downto 2),
      or_ln127_94_fu_16261_p3(6 downto 1) => or_ln127_94_fu_16261_p3(7 downto 2),
      or_ln127_94_fu_16261_p3(0) => or_ln127_94_fu_16261_p3(0),
      or_ln127_95_fu_15287_p3(7 downto 0) => or_ln127_95_fu_15287_p3(7 downto 0),
      or_ln127_96_fu_15293_p3(6 downto 0) => or_ln127_96_fu_15293_p3(7 downto 1),
      or_ln127_97_fu_15299_p3(6 downto 0) => or_ln127_97_fu_15299_p3(7 downto 1),
      or_ln127_99_fu_17375_p3(3 downto 2) => or_ln127_99_fu_17375_p3(7 downto 6),
      or_ln127_99_fu_17375_p3(1 downto 0) => or_ln127_99_fu_17375_p3(1 downto 0),
      \pt_load_10_reg_22549_reg[7]\(7 downto 0) => xor_ln117_30_fu_3469_p2(7 downto 0),
      \pt_load_8_reg_22487_reg[7]\(7 downto 0) => xor_ln117_28_fu_3414_p2(7 downto 0),
      \pt_load_9_reg_22518_reg[7]\(7 downto 0) => xor_ln117_29_fu_3441_p2(7 downto 0),
      q0_reg_0(7 downto 0) => q1_reg_0(7 downto 0),
      q0_reg_1(7) => clefia_s1_U_n_55,
      q0_reg_1(6) => clefia_s1_U_n_56,
      q0_reg_1(5) => clefia_s1_U_n_57,
      q0_reg_1(4) => clefia_s1_U_n_58,
      q0_reg_1(3) => clefia_s1_U_n_59,
      q0_reg_1(2) => clefia_s1_U_n_60,
      q0_reg_1(1) => clefia_s1_U_n_61,
      q0_reg_1(0) => clefia_s1_U_n_62,
      q0_reg_10(1 downto 0) => x_assign_119_fu_13470_p3(3 downto 2),
      q0_reg_11 => clefia_s0_U_n_100,
      q0_reg_12 => clefia_s0_U_n_193,
      q0_reg_13(7 downto 0) => xor_ln117_190_reg_24463(7 downto 0),
      q0_reg_14 => clefia_s0_U_n_152,
      q0_reg_15 => control_s_axi_U_n_113,
      q0_reg_16 => clefia_s0_U_n_99,
      q0_reg_17 => clefia_s0_U_n_151,
      q0_reg_18 => clefia_s0_U_n_147,
      q0_reg_19 => clefia_s0_U_n_143,
      q0_reg_2(7) => clefia_s1_U_n_63,
      q0_reg_2(6) => clefia_s1_U_n_64,
      q0_reg_2(5) => clefia_s1_U_n_65,
      q0_reg_2(4) => clefia_s1_U_n_66,
      q0_reg_2(3) => clefia_s1_U_n_67,
      q0_reg_2(2) => clefia_s1_U_n_68,
      q0_reg_2(1) => clefia_s1_U_n_69,
      q0_reg_2(0) => clefia_s1_U_n_70,
      q0_reg_20 => clefia_s0_U_n_541,
      q0_reg_21 => clefia_s0_U_n_194,
      q0_reg_22(7 downto 0) => xor_ln117_235_reg_25043(7 downto 0),
      q0_reg_3(7) => clefia_s1_U_n_71,
      q0_reg_3(6) => clefia_s1_U_n_72,
      q0_reg_3(5) => clefia_s1_U_n_73,
      q0_reg_3(4) => clefia_s1_U_n_74,
      q0_reg_3(3) => clefia_s1_U_n_75,
      q0_reg_3(2) => clefia_s1_U_n_76,
      q0_reg_3(1) => clefia_s1_U_n_77,
      q0_reg_3(0) => clefia_s1_U_n_78,
      q0_reg_4(7) => clefia_s1_U_n_87,
      q0_reg_4(6) => clefia_s1_U_n_88,
      q0_reg_4(5) => clefia_s1_U_n_89,
      q0_reg_4(4) => clefia_s1_U_n_90,
      q0_reg_4(3) => clefia_s1_U_n_91,
      q0_reg_4(2) => clefia_s1_U_n_92,
      q0_reg_4(1) => clefia_s1_U_n_93,
      q0_reg_4(0) => clefia_s1_U_n_94,
      q0_reg_5 => clefia_s1_U_n_308,
      q0_reg_6(3) => x_assign_107_fu_12459_p3(4),
      q0_reg_6(2) => clefia_s1_U_n_310,
      q0_reg_6(1) => clefia_s1_U_n_311,
      q0_reg_6(0) => clefia_s1_U_n_312,
      q0_reg_7(1) => clefia_s1_U_n_313,
      q0_reg_7(0) => clefia_s1_U_n_314,
      q0_reg_8(1 downto 0) => x_assign_107_fu_12459_p3(3 downto 2),
      q0_reg_9(3) => x_assign_119_fu_13470_p3(4),
      q0_reg_9(2) => clefia_s1_U_n_473,
      q0_reg_9(1) => clefia_s1_U_n_474,
      q0_reg_9(0) => clefia_s1_U_n_475,
      q0_reg_i_101_0 => clefia_s0_U_n_169,
      q0_reg_i_101_1 => clefia_s0_U_n_257,
      q0_reg_i_101_2 => clefia_s0_U_n_168,
      q0_reg_i_115_0(7 downto 0) => reg_1906(7 downto 0),
      q0_reg_i_145_0(2 downto 0) => or_ln127_114_fu_17569_p3(4 downto 2),
      q0_reg_i_214_0(2 downto 0) => or_ln127_48_fu_8492_p3(4 downto 2),
      q0_reg_i_214_1(2 downto 0) => or_ln127_47_fu_8486_p3(4 downto 2),
      q0_reg_i_223_0(2 downto 0) => x_assign_145_reg_24589(3 downto 1),
      q0_reg_i_224_0(2 downto 0) => x_assign_169_reg_24965(3 downto 1),
      q0_reg_i_39_0(2 downto 0) => or_ln127_98_fu_15305_p3(4 downto 2),
      q0_reg_i_40_0(2 downto 0) => or_ln127_130_fu_19833_p3(4 downto 2),
      q0_reg_i_43_0 => clefia_s0_U_n_159,
      q0_reg_i_44_0(3 downto 0) => x_assign_196_reg_25627(3 downto 0),
      q0_reg_i_65_0 => clefia_s0_U_n_161,
      q0_reg_i_65_1 => clefia_s0_U_n_263,
      q0_reg_i_65_2 => clefia_s0_U_n_160,
      q0_reg_i_68_0 => clefia_s0_U_n_262,
      q0_reg_i_76_0 => clefia_s0_U_n_163,
      q0_reg_i_76_1 => clefia_s0_U_n_261,
      q0_reg_i_76_2 => clefia_s0_U_n_162,
      q0_reg_i_77_0(2 downto 0) => or_ln127_63_fu_10750_p3(4 downto 2),
      q0_reg_i_77_1(2 downto 0) => or_ln127_64_fu_10756_p3(4 downto 2),
      q0_reg_i_77_2(2 downto 0) => or_ln127_56_fu_9624_p3(4 downto 2),
      q0_reg_i_77_3(2 downto 0) => or_ln127_55_fu_9618_p3(4 downto 2),
      q0_reg_i_77_4 => clefia_s0_U_n_164,
      q0_reg_i_78_0(2 downto 0) => or_ln127_40_fu_7360_p3(4 downto 2),
      q0_reg_i_78_1(2 downto 0) => or_ln127_39_fu_7354_p3(4 downto 2),
      q0_reg_i_86_0 => clefia_s0_U_n_260,
      q0_reg_i_86_1 => clefia_s0_U_n_165,
      q0_reg_i_91_0 => clefia_s0_U_n_259,
      q0_reg_i_91_1 => clefia_s0_U_n_166,
      q0_reg_i_96_0 => clefia_s0_U_n_258,
      q0_reg_i_96_1 => clefia_s0_U_n_167,
      q1_reg_i_63 => clefia_s0_U_n_82,
      q2_reg_0(7 downto 0) => clefia_s1_q2(7 downto 0),
      q2_reg_1(0) => xor_ln117_172_fu_13083_p2(2),
      q2_reg_10 => clefia_s0_U_n_153,
      q2_reg_11 => clefia_s0_U_n_513,
      q2_reg_12 => clefia_s0_U_n_111,
      q2_reg_13 => clefia_s0_U_n_514,
      q2_reg_14 => clefia_s0_U_n_300,
      q2_reg_15 => clefia_s0_U_n_301,
      q2_reg_16 => clefia_s0_U_n_515,
      q2_reg_17 => clefia_s0_U_n_303,
      q2_reg_18 => clefia_s0_U_n_516,
      q2_reg_19 => clefia_s0_U_n_305,
      q2_reg_2 => clefia_s1_U_n_337,
      q2_reg_20 => clefia_s0_U_n_517,
      q2_reg_21 => clefia_s0_U_n_518,
      q2_reg_22 => clefia_s0_U_n_308,
      q2_reg_23 => clefia_s0_U_n_519,
      q2_reg_24 => clefia_s0_U_n_309,
      q2_reg_25 => clefia_s0_U_n_311,
      q2_reg_26 => clefia_s0_U_n_520,
      q2_reg_27 => \ap_enable_reg_pp0_iter1_reg_rep__0_n_0\,
      q2_reg_28 => clefia_s0_U_n_233,
      q2_reg_29 => clefia_s0_U_n_499,
      q2_reg_3(1) => clefia_s1_U_n_338,
      q2_reg_3(0) => clefia_s1_U_n_339,
      q2_reg_30 => clefia_s0_U_n_214,
      q2_reg_31 => clefia_s0_U_n_215,
      q2_reg_32 => clefia_s0_U_n_314,
      q2_reg_33 => clefia_s0_U_n_500,
      q2_reg_34 => clefia_s0_U_n_235,
      q2_reg_35 => clefia_s0_U_n_501,
      q2_reg_36 => clefia_s0_U_n_237,
      q2_reg_37 => clefia_s0_U_n_502,
      q2_reg_38 => clefia_s0_U_n_213,
      q2_reg_39 => clefia_s0_U_n_212,
      q2_reg_4(2) => clefia_s1_U_n_340,
      q2_reg_4(1) => clefia_s1_U_n_341,
      q2_reg_4(0) => clefia_s1_U_n_342,
      q2_reg_40 => clefia_s0_U_n_316,
      q2_reg_41 => clefia_s0_U_n_210,
      q2_reg_42 => clefia_s0_U_n_241,
      q2_reg_43 => clefia_s0_U_n_503,
      q2_reg_5 => clefia_s1_U_n_343,
      q2_reg_6(2) => clefia_s1_U_n_360,
      q2_reg_6(1) => clefia_s1_U_n_361,
      q2_reg_6(0) => clefia_s1_U_n_362,
      q2_reg_7 => clefia_s1_U_n_481,
      q2_reg_8 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      q2_reg_9 => clefia_s0_U_n_297,
      q2_reg_i_10_0 => clefia_s0_U_n_277,
      q2_reg_i_10_1 => clefia_s0_U_n_453,
      q2_reg_i_10_2 => clefia_s0_U_n_253,
      q2_reg_i_10_3 => clefia_s0_U_n_508,
      q2_reg_i_10_4 => clefia_s0_U_n_441,
      q2_reg_i_12_0 => clefia_s0_U_n_456,
      q2_reg_i_12_1 => clefia_s0_U_n_232,
      q2_reg_i_14_0 => clefia_s0_U_n_280,
      q2_reg_i_14_1 => clefia_s0_U_n_454,
      q2_reg_i_14_2 => clefia_s0_U_n_492,
      q2_reg_i_14_3 => clefia_s0_U_n_486,
      q2_reg_i_14_4 => clefia_s0_U_n_509,
      q2_reg_i_14_5 => clefia_s0_U_n_442,
      q2_reg_i_16_0 => clefia_s0_U_n_457,
      q2_reg_i_16_1 => clefia_s0_U_n_512,
      q2_reg_i_18_0 => clefia_s0_U_n_242,
      q2_reg_i_18_1 => clefia_s0_U_n_243,
      q2_reg_i_18_2 => clefia_s0_U_n_252,
      q2_reg_i_18_3 => clefia_s0_U_n_493,
      q2_reg_i_18_4 => clefia_s0_U_n_254,
      q2_reg_i_18_5 => clefia_s0_U_n_255,
      q2_reg_i_20_0 => clefia_s0_U_n_458,
      q2_reg_i_20_1 => clefia_s0_U_n_234,
      q2_reg_i_22_0 => clefia_s0_U_n_283,
      q2_reg_i_22_1 => clefia_s0_U_n_244,
      q2_reg_i_22_2 => clefia_s0_U_n_494,
      q2_reg_i_22_3 => clefia_s0_U_n_443,
      q2_reg_i_22_4 => clefia_s0_U_n_510,
      q2_reg_i_24_0 => clefia_s0_U_n_459,
      q2_reg_i_24_1 => clefia_s0_U_n_236,
      q2_reg_i_26_0 => clefia_s0_U_n_285,
      q2_reg_i_26_1 => clefia_s0_U_n_455,
      q2_reg_i_26_2 => clefia_s0_U_n_487,
      q2_reg_i_26_3 => clefia_s0_U_n_495,
      q2_reg_i_26_4 => clefia_s0_U_n_444,
      q2_reg_i_26_5 => clefia_s0_U_n_511,
      q2_reg_i_28_0 => clefia_s0_U_n_460,
      q2_reg_i_28_1 => clefia_s0_U_n_238,
      q2_reg_i_30_0 => clefia_s0_U_n_245,
      q2_reg_i_30_1 => clefia_s0_U_n_246,
      q2_reg_i_30_2 => clefia_s0_U_n_251,
      q2_reg_i_30_3 => clefia_s0_U_n_250,
      q2_reg_i_30_4 => clefia_s0_U_n_256,
      q2_reg_i_32_0 => clefia_s0_U_n_474,
      q2_reg_i_32_1 => clefia_s0_U_n_239,
      q2_reg_i_34_0 => clefia_s0_U_n_288,
      q2_reg_i_34_1 => clefia_s0_U_n_247,
      q2_reg_i_34_2 => clefia_s0_U_n_496,
      q2_reg_i_34_3 => clefia_s0_U_n_488,
      q2_reg_i_34_4 => clefia_s0_U_n_445,
      q2_reg_i_36_0 => clefia_s0_U_n_461,
      q2_reg_i_36_1 => clefia_s0_U_n_211,
      q2_reg_i_38_0 => clefia_s0_U_n_289,
      q2_reg_i_38_1 => clefia_s0_U_n_540,
      q2_reg_i_38_2 => clefia_s0_U_n_489,
      q2_reg_i_38_3 => clefia_s0_U_n_497,
      q2_reg_i_38_4 => clefia_s0_U_n_446,
      q2_reg_i_38_5 => clefia_s0_U_n_264,
      q2_reg_i_40_0 => clefia_s0_U_n_462,
      q2_reg_i_40_1 => clefia_s0_U_n_240,
      q3_reg_0(7 downto 0) => clefia_s1_q3(7 downto 0),
      q3_reg_1(5 downto 2) => clefia_s1_q4(7 downto 4),
      q3_reg_1(1 downto 0) => clefia_s1_q4(1 downto 0),
      q3_reg_10(0) => clefia_s1_U_n_304,
      q3_reg_11 => clefia_s1_U_n_306,
      q3_reg_12 => clefia_s1_U_n_307,
      q3_reg_13(7 downto 0) => xor_ln117_44_fu_4231_p2(7 downto 0),
      q3_reg_14(2) => clefia_s1_U_n_325,
      q3_reg_14(1) => clefia_s1_U_n_326,
      q3_reg_14(0) => clefia_s1_U_n_327,
      q3_reg_15 => clefia_s1_U_n_328,
      q3_reg_16(2) => clefia_s1_U_n_329,
      q3_reg_16(1) => clefia_s1_U_n_330,
      q3_reg_16(0) => clefia_s1_U_n_331,
      q3_reg_17(7 downto 0) => xor_ln117_31_fu_3496_p2(7 downto 0),
      q3_reg_18 => clefia_s1_U_n_387,
      q3_reg_19(1) => clefia_s1_U_n_416,
      q3_reg_19(0) => clefia_s1_U_n_417,
      q3_reg_2(7) => clefia_s1_U_n_47,
      q3_reg_2(6) => clefia_s1_U_n_48,
      q3_reg_2(5) => clefia_s1_U_n_49,
      q3_reg_2(4) => clefia_s1_U_n_50,
      q3_reg_2(3) => clefia_s1_U_n_51,
      q3_reg_2(2) => clefia_s1_U_n_52,
      q3_reg_2(1) => clefia_s1_U_n_53,
      q3_reg_2(0) => clefia_s1_U_n_54,
      q3_reg_20(2) => clefia_s1_U_n_418,
      q3_reg_20(1) => clefia_s1_U_n_419,
      q3_reg_20(0) => clefia_s1_U_n_420,
      q3_reg_21 => clefia_s0_U_n_298,
      q3_reg_22 => control_s_axi_U_n_119,
      q3_reg_23 => clefia_s0_U_n_299,
      q3_reg_24 => clefia_s0_U_n_525,
      q3_reg_25 => clefia_s0_U_n_302,
      q3_reg_26 => control_s_axi_U_n_120,
      q3_reg_27 => clefia_s0_U_n_304,
      q3_reg_28 => clefia_s0_U_n_526,
      q3_reg_29 => clefia_s0_U_n_306,
      q3_reg_3(7) => clefia_s1_U_n_79,
      q3_reg_3(6) => clefia_s1_U_n_80,
      q3_reg_3(5) => clefia_s1_U_n_81,
      q3_reg_3(4) => clefia_s1_U_n_82,
      q3_reg_3(3) => clefia_s1_U_n_83,
      q3_reg_3(2) => clefia_s1_U_n_84,
      q3_reg_3(1) => clefia_s1_U_n_85,
      q3_reg_3(0) => clefia_s1_U_n_86,
      q3_reg_30 => clefia_s0_U_n_527,
      q3_reg_31 => clefia_s0_U_n_307,
      q3_reg_32 => clefia_s0_U_n_528,
      q3_reg_33 => clefia_s0_U_n_310,
      q3_reg_34 => clefia_s0_U_n_529,
      q3_reg_35 => clefia_s0_U_n_312,
      q3_reg_36 => control_s_axi_U_n_121,
      q3_reg_37 => clefia_s0_U_n_224,
      q3_reg_38 => clefia_s0_U_n_504,
      q3_reg_39 => clefia_s0_U_n_313,
      q3_reg_4(1 downto 0) => xor_ln117_45_fu_4260_p2(3 downto 2),
      q3_reg_40 => clefia_s0_U_n_222,
      q3_reg_41 => clefia_s0_U_n_221,
      q3_reg_42 => clefia_s0_U_n_220,
      q3_reg_43 => clefia_s0_U_n_227,
      q3_reg_44 => clefia_s0_U_n_505,
      q3_reg_45 => clefia_s0_U_n_315,
      q3_reg_46 => clefia_s0_U_n_218,
      q3_reg_47 => clefia_s0_U_n_217,
      q3_reg_48 => clefia_s0_U_n_216,
      q3_reg_49 => clefia_s0_U_n_228,
      q3_reg_5 => clefia_s1_U_n_291,
      q3_reg_50 => clefia_s0_U_n_506,
      q3_reg_51 => clefia_s0_U_n_231,
      q3_reg_52 => clefia_s0_U_n_507,
      q3_reg_6 => clefia_s1_U_n_300,
      q3_reg_7 => clefia_s1_U_n_301,
      q3_reg_8 => clefia_s1_U_n_302,
      q3_reg_9 => clefia_s1_U_n_303,
      \q3_reg_i_21__0_0\ => clefia_s0_U_n_225,
      \q3_reg_i_21__0_1\ => clefia_s0_U_n_468,
      q3_reg_i_22_0 => clefia_s0_U_n_175,
      q3_reg_i_22_1 => clefia_s0_U_n_278,
      q3_reg_i_22_2(7 downto 0) => xor_ln117_45_reg_22914(7 downto 0),
      q3_reg_i_22_3 => clefia_s0_U_n_463,
      \q3_reg_i_25__0_0\ => clefia_s0_U_n_223,
      \q3_reg_i_25__0_1\ => clefia_s0_U_n_469,
      q3_reg_i_27_0 => clefia_s0_U_n_209,
      q3_reg_i_27_1 => clefia_s0_U_n_464,
      q3_reg_i_27_2 => clefia_s0_U_n_279,
      \q3_reg_i_29__0_0\ => clefia_s0_U_n_470,
      \q3_reg_i_29__0_1\ => clefia_s0_U_n_523,
      q3_reg_i_30_0 => clefia_s0_U_n_281,
      q3_reg_i_30_1 => clefia_s0_U_n_174,
      q3_reg_i_30_2 => clefia_s0_U_n_208,
      q3_reg_i_30_3 => clefia_s0_U_n_521,
      q3_reg_i_33_0 => clefia_s0_U_n_471,
      q3_reg_i_33_1 => clefia_s0_U_n_226,
      \q3_reg_i_34__0_0\ => clefia_s0_U_n_282,
      \q3_reg_i_34__0_1\ => clefia_s0_U_n_158,
      \q3_reg_i_34__0_2\ => clefia_s0_U_n_249,
      \q3_reg_i_34__0_3\ => clefia_s0_U_n_267,
      \q3_reg_i_34__0_4\ => clefia_s0_U_n_207,
      q3_reg_i_37_0 => clefia_s0_U_n_219,
      q3_reg_i_37_1 => clefia_s0_U_n_472,
      q3_reg_i_38_0 => clefia_s0_U_n_173,
      q3_reg_i_38_1 => clefia_s0_U_n_284,
      q3_reg_i_38_2 => clefia_s0_U_n_465,
      q3_reg_i_38_3 => clefia_s0_U_n_266,
      \q3_reg_i_41__0_0\ => clefia_s0_U_n_473,
      \q3_reg_i_41__0_1\ => clefia_s0_U_n_524,
      q3_reg_i_43_0 => clefia_s0_U_n_248,
      q3_reg_i_43_1 => clefia_s0_U_n_286,
      q3_reg_i_43_2 => clefia_s0_U_n_172,
      q3_reg_i_43_3 => clefia_s0_U_n_530,
      q3_reg_i_43_4 => clefia_s0_U_n_206,
      \q3_reg_i_45__0_0\ => clefia_s0_U_n_229,
      \q3_reg_i_45__0_1\ => clefia_s0_U_n_475,
      \q3_reg_i_46__0_0\ => clefia_s0_U_n_171,
      \q3_reg_i_46__0_1\ => clefia_s0_U_n_287,
      \q3_reg_i_46__0_2\ => clefia_s0_U_n_466,
      \q3_reg_i_46__0_3\ => clefia_s0_U_n_522,
      \q3_reg_i_46__0_4\ => clefia_s0_U_n_205,
      \q3_reg_i_49__0_0\ => clefia_s0_U_n_476,
      \q3_reg_i_49__0_1\ => clefia_s0_U_n_230,
      \q3_reg_i_51__0_0\ => clefia_s0_U_n_170,
      \q3_reg_i_51__0_1\ => clefia_s0_U_n_204,
      \q3_reg_i_51__0_2\ => clefia_s0_U_n_290,
      \q3_reg_i_51__0_3\ => clefia_s0_U_n_467,
      \q3_reg_i_51__0_4\ => clefia_s0_U_n_265,
      \reg_1820_reg[0]\ => \reg_1820[7]_i_3_n_0\,
      \reg_1820_reg[3]\ => clefia_s1_U_n_191,
      \reg_1832_reg[0]\ => \reg_1832[7]_i_4_n_0\,
      \reg_1832_reg[0]_0\ => \reg_1832[7]_i_6_n_0\,
      \reg_1839_reg[7]\(2) => xor_ln117_156_fu_11956_p2(7),
      \reg_1839_reg[7]\(1 downto 0) => xor_ln117_156_fu_11956_p2(4 downto 3),
      \reg_1839_reg[7]_0\ => \reg_1839[7]_i_3_n_0\,
      \reg_1854_reg[0]\ => \reg_1854[7]_i_8_n_0\,
      \reg_1854_reg[0]_0\ => \reg_1854[7]_i_9_n_0\,
      \reg_1854_reg[2]\ => \reg_1846[7]_i_6_n_0\,
      \reg_1854_reg[4]\(0) => xor_ln117_76_fu_6296_p2(4),
      \reg_1854_reg[5]\ => \reg_1854[7]_i_3_n_0\,
      \reg_1854_reg[5]_0\ => control_s_axi_U_n_114,
      \reg_1854_reg[7]\ => \reg_1854[7]_i_4_n_0\,
      \reg_1854_reg[7]_0\ => \reg_1854[7]_i_5_n_0\,
      \reg_1854_reg[7]_1\ => \reg_1854[7]_i_6_n_0\,
      \reg_1862_reg[6]\ => clefia_s1_U_n_229,
      \reg_1862_reg[7]\ => clefia_s1_U_n_228,
      \reg_1870_reg[7]\ => clefia_s1_U_n_344,
      \reg_1883_reg[0]\ => \reg_1896[7]_i_3_n_0\,
      \reg_1883_reg[6]\(4 downto 2) => xor_ln117_78_fu_6352_p2(6 downto 4),
      \reg_1883_reg[6]\(1 downto 0) => xor_ln117_78_fu_6352_p2(1 downto 0),
      \reg_1883_reg[7]\(4 downto 3) => xor_ln117_268_fu_19890_p2(7 downto 6),
      \reg_1883_reg[7]\(2 downto 1) => xor_ln117_268_fu_19890_p2(3 downto 2),
      \reg_1883_reg[7]\(0) => xor_ln117_268_fu_19890_p2(0),
      \reg_1890_reg[0]\ => \reg_1890[7]_i_3_n_0\,
      \reg_1890_reg[0]_0\ => \reg_1890[7]_i_4_n_0\,
      \reg_1890_reg[4]\(2 downto 1) => xor_ln117_252_fu_18757_p2(4 downto 3),
      \reg_1890_reg[4]\(0) => xor_ln117_252_fu_18757_p2(1),
      \reg_1890_reg[7]\(4) => xor_ln117_270_fu_19945_p2(7),
      \reg_1890_reg[7]\(3) => xor_ln117_270_fu_19945_p2(5),
      \reg_1890_reg[7]\(2) => xor_ln117_270_fu_19945_p2(3),
      \reg_1890_reg[7]\(1 downto 0) => xor_ln117_270_fu_19945_p2(1 downto 0),
      \reg_1896_reg[3]\(1) => xor_ln117_254_fu_18813_p2(3),
      \reg_1896_reg[3]\(0) => xor_ln117_254_fu_18813_p2(1),
      \reg_1896_reg[6]\(0) => xor_ln117_108_fu_8560_p2(6),
      \reg_1896_reg[6]_0\(0) => xor_ln117_236_fu_17625_p2(6),
      \reg_1896_reg[7]\(3 downto 2) => xor_ln117_126_fu_9748_p2(7 downto 6),
      \reg_1896_reg[7]\(1 downto 0) => xor_ln117_126_fu_9748_p2(2 downto 1),
      \reg_1896_reg[7]_0\(3 downto 1) => xor_ln117_142_fu_10880_p2(7 downto 5),
      \reg_1896_reg[7]_0\(0) => xor_ln117_142_fu_10880_p2(1),
      \reg_1896_reg[7]_1\(4 downto 2) => xor_ln117_94_fu_7484_p2(7 downto 5),
      \reg_1896_reg[7]_1\(1 downto 0) => xor_ln117_94_fu_7484_p2(3 downto 2),
      \reg_1896_reg[7]_2\ => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      \reg_1906_reg[1]\(1 downto 0) => xor_ln117_238_fu_17681_p2(1 downto 0),
      \tmp_149_reg_23293_reg[0]\ => clefia_s1_U_n_193,
      \tmp_149_reg_23293_reg[0]_0\ => clefia_s1_U_n_390,
      \tmp_479_reg_24766_reg[0]\ => clefia_s1_U_n_406,
      \trunc_ln127_114_reg_23664_reg[0]\ => clefia_s1_U_n_160,
      \trunc_ln127_114_reg_23664_reg[5]\ => clefia_s1_U_n_347,
      \trunc_ln127_114_reg_23664_reg[6]\ => clefia_s1_U_n_161,
      \trunc_ln127_119_reg_23690_reg[1]\ => clefia_s1_U_n_235,
      \trunc_ln127_137_reg_23868_reg[5]\ => clefia_s1_U_n_274,
      \trunc_ln127_139_reg_23878_reg[3]\ => clefia_s1_U_n_270,
      \trunc_ln127_139_reg_23878_reg[4]\ => clefia_s1_U_n_232,
      \trunc_ln127_150_reg_24018_reg[1]\ => clefia_s1_U_n_103,
      \trunc_ln127_150_reg_24018_reg[1]_0\ => clefia_s1_U_n_112,
      \trunc_ln127_150_reg_24018_reg[2]\ => clefia_s1_U_n_113,
      \trunc_ln127_154_reg_24040_reg[3]\ => clefia_s1_U_n_114,
      \trunc_ln127_154_reg_24040_reg[4]\ => clefia_s1_U_n_116,
      \trunc_ln127_170_reg_24194_reg[2]\ => clefia_s1_U_n_127,
      \trunc_ln127_174_reg_24216_reg[3]\ => clefia_s1_U_n_128,
      \trunc_ln127_174_reg_24216_reg[4]\ => clefia_s1_U_n_129,
      \trunc_ln127_210_reg_24525_reg[5]\ => clefia_s1_U_n_446,
      \trunc_ln127_210_reg_24525_reg[6]\ => clefia_s1_U_n_206,
      \trunc_ln127_219_reg_24573_reg[1]\ => clefia_s1_U_n_198,
      \trunc_ln127_219_reg_24573_reg[1]_0\ => clefia_s1_U_n_210,
      \trunc_ln127_219_reg_24573_reg[2]\ => clefia_s1_U_n_208,
      \trunc_ln127_219_reg_24573_reg[2]_0\ => clefia_s1_U_n_221,
      \trunc_ln127_237_reg_24751_reg[1]\ => clefia_s1_U_n_209,
      \trunc_ln127_237_reg_24751_reg[1]_0\ => clefia_s1_U_n_225,
      \trunc_ln127_237_reg_24751_reg[2]\ => clefia_s1_U_n_207,
      \trunc_ln127_237_reg_24751_reg[2]_0\ => clefia_s1_U_n_220,
      \trunc_ln127_239_reg_24761_reg[3]\ => clefia_s1_U_n_200,
      \trunc_ln127_239_reg_24761_reg[4]\ => clefia_s1_U_n_205,
      \trunc_ln127_250_reg_24901_reg[5]\ => clefia_s1_U_n_199,
      \trunc_ln127_254_reg_24923_reg[5]\ => clefia_s1_U_n_429,
      \trunc_ln127_254_reg_24923_reg[6]\ => clefia_s1_U_n_428,
      \trunc_ln127_277_reg_25127_reg[3]\ => clefia_s1_U_n_281,
      \trunc_ln127_277_reg_25127_reg[4]\ => clefia_s1_U_n_280,
      \trunc_ln127_279_reg_25137_reg[1]\ => clefia_s1_U_n_285,
      \trunc_ln127_279_reg_25137_reg[2]\ => clefia_s1_U_n_284,
      \trunc_ln127_279_reg_25137_reg[5]\ => clefia_s1_U_n_355,
      \trunc_ln127_294_reg_25299_reg[6]\ => clefia_s1_U_n_457,
      \trunc_ln127_299_reg_25325_reg[2]\ => clefia_s1_U_n_460,
      \trunc_ln127_310_reg_25465_reg[3]\ => clefia_s1_U_n_266,
      \trunc_ln127_310_reg_25465_reg[4]\ => clefia_s1_U_n_267,
      \trunc_ln127_314_reg_25487_reg[1]\ => clefia_s1_U_n_264,
      \trunc_ln127_314_reg_25487_reg[2]\ => clefia_s1_U_n_265,
      \trunc_ln127_70_reg_23266_reg[1]\ => clefia_s1_U_n_248,
      \trunc_ln127_70_reg_23266_reg[2]\ => clefia_s1_U_n_190,
      \trunc_ln127_74_reg_23288_reg[0]\ => clefia_s1_U_n_245,
      \trunc_ln127_74_reg_23288_reg[3]\ => clefia_s1_U_n_163,
      \trunc_ln127_74_reg_23288_reg[5]\ => clefia_s1_U_n_392,
      \trunc_ln127_74_reg_23288_reg[6]\ => clefia_s1_U_n_192,
      x_assign_100_reg_24188(5 downto 4) => x_assign_100_reg_24188(7 downto 6),
      x_assign_100_reg_24188(3 downto 0) => x_assign_100_reg_24188(3 downto 0),
      x_assign_102_reg_24204(5 downto 4) => x_assign_102_reg_24204(7 downto 6),
      x_assign_102_reg_24204(3 downto 0) => x_assign_102_reg_24204(3 downto 0),
      x_assign_105_reg_24226(7 downto 0) => x_assign_105_reg_24226(7 downto 0),
      \x_assign_105_reg_24226_reg[2]\ => clefia_s1_U_n_123,
      x_assign_109_reg_24082(3) => x_assign_109_reg_24082(7),
      x_assign_109_reg_24082(2 downto 0) => x_assign_109_reg_24082(3 downto 1),
      x_assign_111_reg_24114(7 downto 0) => x_assign_111_reg_24114(7 downto 0),
      x_assign_120_reg_24267(4) => x_assign_120_reg_24267(5),
      x_assign_120_reg_24267(3 downto 0) => x_assign_120_reg_24267(3 downto 0),
      \x_assign_120_reg_24267_reg[5]\(4) => xor_ln117_171_fu_13053_p2(5),
      \x_assign_120_reg_24267_reg[5]\(3 downto 0) => xor_ln117_171_fu_13053_p2(3 downto 0),
      x_assign_126_reg_24535(7 downto 0) => x_assign_126_reg_24535(7 downto 0),
      \x_assign_126_reg_24535_reg[0]\ => clefia_s1_U_n_223,
      \x_assign_126_reg_24535_reg[1]\ => clefia_s1_U_n_196,
      x_assign_127_reg_24541(5 downto 4) => x_assign_127_reg_24541(7 downto 6),
      x_assign_127_reg_24541(3 downto 0) => x_assign_127_reg_24541(3 downto 0),
      \x_assign_127_reg_24541_reg[6]\ => clefia_s1_U_n_445,
      \x_assign_127_reg_24541_reg[7]\ => clefia_s1_U_n_216,
      x_assign_129_reg_24557(5 downto 4) => x_assign_129_reg_24557(7 downto 6),
      x_assign_129_reg_24557(3 downto 0) => x_assign_129_reg_24557(3 downto 0),
      \x_assign_129_reg_24557_reg[0]\ => clefia_s1_U_n_214,
      x_assign_136_reg_24707(6 downto 5) => x_assign_136_reg_24707(7 downto 6),
      x_assign_136_reg_24707(4 downto 0) => x_assign_136_reg_24707(4 downto 0),
      x_assign_138_reg_24723(4) => x_assign_138_reg_24723(7),
      x_assign_138_reg_24723(3 downto 0) => x_assign_138_reg_24723(3 downto 0),
      \x_assign_138_reg_24723_reg[0]\ => clefia_s1_U_n_222,
      \x_assign_138_reg_24723_reg[1]\ => clefia_s1_U_n_224,
      x_assign_139_reg_24729(4) => x_assign_139_reg_24729(7),
      x_assign_139_reg_24729(3 downto 0) => x_assign_139_reg_24729(3 downto 0),
      x_assign_13_reg_22764(7 downto 0) => x_assign_13_reg_22764(7 downto 0),
      x_assign_141_reg_24745(5 downto 4) => x_assign_141_reg_24745(7 downto 6),
      x_assign_141_reg_24745(3 downto 0) => x_assign_141_reg_24745(3 downto 0),
      x_assign_144_reg_24583(4 downto 1) => x_assign_144_reg_24583(7 downto 4),
      x_assign_144_reg_24583(0) => x_assign_144_reg_24583(0),
      x_assign_146_reg_24605(0) => x_assign_146_reg_24605(7),
      x_assign_147_reg_24621(3) => x_assign_147_reg_24621(7),
      x_assign_147_reg_24621(2 downto 0) => x_assign_147_reg_24621(3 downto 1),
      x_assign_150_reg_24911(7 downto 0) => x_assign_150_reg_24911(7 downto 0),
      \x_assign_150_reg_24911_reg[0]\ => clefia_s1_U_n_435,
      \x_assign_150_reg_24911_reg[1]\ => clefia_s1_U_n_195,
      \x_assign_150_reg_24911_reg[7]\ => clefia_s1_U_n_433,
      x_assign_151_reg_24917(5 downto 4) => x_assign_151_reg_24917(7 downto 6),
      x_assign_151_reg_24917(3 downto 0) => x_assign_151_reg_24917(3 downto 0),
      \x_assign_151_reg_24917_reg[2]\ => clefia_s1_U_n_197,
      \x_assign_151_reg_24917_reg[3]\ => clefia_s1_U_n_430,
      x_assign_153_reg_24933(5 downto 4) => x_assign_153_reg_24933(7 downto 6),
      x_assign_153_reg_24933(3 downto 0) => x_assign_153_reg_24933(3 downto 0),
      \x_assign_153_reg_24933_reg[0]\ => clefia_s1_U_n_434,
      \x_assign_153_reg_24933_reg[3]\ => clefia_s1_U_n_431,
      x_assign_156_reg_24771(0) => x_assign_156_reg_24771(7),
      x_assign_157_reg_24777(6) => x_assign_157_reg_24777(7),
      x_assign_157_reg_24777(5 downto 0) => x_assign_157_reg_24777(5 downto 0),
      x_assign_158_reg_24793(3) => x_assign_158_reg_24793(7),
      x_assign_158_reg_24793(2 downto 1) => x_assign_158_reg_24793(5 downto 4),
      x_assign_158_reg_24793(0) => x_assign_158_reg_24793(0),
      x_assign_159_reg_24809(3) => x_assign_159_reg_24809(7),
      x_assign_159_reg_24809(2 downto 0) => x_assign_159_reg_24809(3 downto 1),
      x_assign_15_reg_22690(3) => x_assign_15_reg_22690(7),
      x_assign_15_reg_22690(2 downto 0) => x_assign_15_reg_22690(3 downto 1),
      x_assign_160_reg_25083(6 downto 5) => x_assign_160_reg_25083(7 downto 6),
      x_assign_160_reg_25083(4 downto 0) => x_assign_160_reg_25083(4 downto 0),
      x_assign_162_reg_25099(4) => x_assign_162_reg_25099(7),
      x_assign_162_reg_25099(3 downto 0) => x_assign_162_reg_25099(3 downto 0),
      \x_assign_162_reg_25099_reg[0]\ => clefia_s1_U_n_359,
      \x_assign_162_reg_25099_reg[1]\ => clefia_s1_U_n_358,
      \x_assign_162_reg_25099_reg[7]\ => clefia_s1_U_n_286,
      x_assign_163_reg_25105(4) => x_assign_163_reg_25105(7),
      x_assign_163_reg_25105(3 downto 0) => x_assign_163_reg_25105(3 downto 0),
      \x_assign_163_reg_25105_reg[2]\ => clefia_s1_U_n_357,
      \x_assign_163_reg_25105_reg[3]\ => clefia_s1_U_n_356,
      x_assign_165_reg_25121(5 downto 4) => x_assign_165_reg_25121(7 downto 6),
      x_assign_165_reg_25121(3 downto 0) => x_assign_165_reg_25121(3 downto 0),
      x_assign_168_reg_24959(4 downto 1) => x_assign_168_reg_24959(7 downto 4),
      x_assign_168_reg_24959(0) => x_assign_168_reg_24959(0),
      x_assign_170_reg_24981(0) => x_assign_170_reg_24981(7),
      x_assign_171_reg_24997(3) => x_assign_171_reg_24997(7),
      x_assign_171_reg_24997(2 downto 0) => x_assign_171_reg_24997(3 downto 1),
      \x_assign_172_reg_25271_reg[2]\ => clefia_s1_U_n_463,
      x_assign_174_reg_25287(7 downto 0) => x_assign_174_reg_25287(7 downto 0),
      \x_assign_174_reg_25287_reg[0]\ => clefia_s1_U_n_467,
      \x_assign_174_reg_25287_reg[1]\ => clefia_s1_U_n_465,
      \x_assign_174_reg_25287_reg[4]\ => clefia_s1_U_n_454,
      \x_assign_174_reg_25287_reg[6]\ => clefia_s1_U_n_466,
      \x_assign_174_reg_25287_reg[7]\ => clefia_s1_U_n_464,
      x_assign_175_reg_25293(5 downto 4) => x_assign_175_reg_25293(7 downto 6),
      x_assign_175_reg_25293(3 downto 0) => x_assign_175_reg_25293(3 downto 0),
      \x_assign_175_reg_25293_reg[2]\ => clefia_s1_U_n_462,
      \x_assign_175_reg_25293_reg[3]\ => clefia_s1_U_n_461,
      x_assign_177_reg_25309(5 downto 4) => x_assign_177_reg_25309(7 downto 6),
      x_assign_177_reg_25309(3 downto 0) => x_assign_177_reg_25309(3 downto 0),
      x_assign_180_reg_25147(0) => x_assign_180_reg_25147(7),
      x_assign_181_reg_25153(6) => x_assign_181_reg_25153(7),
      x_assign_181_reg_25153(5 downto 0) => x_assign_181_reg_25153(5 downto 0),
      x_assign_182_reg_25169(3) => x_assign_182_reg_25169(7),
      x_assign_182_reg_25169(2 downto 1) => x_assign_182_reg_25169(5 downto 4),
      x_assign_182_reg_25169(0) => x_assign_182_reg_25169(0),
      x_assign_183_reg_25185(3) => x_assign_183_reg_25185(7),
      x_assign_183_reg_25185(2 downto 0) => x_assign_183_reg_25185(3 downto 1),
      x_assign_184_reg_25459(5 downto 4) => x_assign_184_reg_25459(7 downto 6),
      x_assign_184_reg_25459(3 downto 0) => x_assign_184_reg_25459(3 downto 0),
      x_assign_186_reg_25475(5 downto 4) => x_assign_186_reg_25475(7 downto 6),
      x_assign_186_reg_25475(3 downto 0) => x_assign_186_reg_25475(3 downto 0),
      \x_assign_186_reg_25475_reg[2]\ => clefia_s1_U_n_256,
      \x_assign_186_reg_25475_reg[3]\ => clefia_s1_U_n_257,
      x_assign_187_reg_25481(5 downto 4) => x_assign_187_reg_25481(7 downto 6),
      x_assign_187_reg_25481(3 downto 0) => x_assign_187_reg_25481(3 downto 0),
      \x_assign_187_reg_25481_reg[0]\ => clefia_s1_U_n_254,
      \x_assign_187_reg_25481_reg[1]\ => clefia_s1_U_n_255,
      \x_assign_187_reg_25481_reg[6]\ => clefia_s1_U_n_260,
      \x_assign_187_reg_25481_reg[7]\ => clefia_s1_U_n_261,
      x_assign_189_reg_25497(5 downto 4) => x_assign_189_reg_25497(7 downto 6),
      x_assign_189_reg_25497(3 downto 0) => x_assign_189_reg_25497(3 downto 0),
      x_assign_192_reg_25340(4 downto 1) => x_assign_192_reg_25340(7 downto 4),
      x_assign_192_reg_25340(0) => x_assign_192_reg_25340(0),
      x_assign_194_reg_25362(0) => x_assign_194_reg_25362(7),
      x_assign_195_reg_25378(3) => x_assign_195_reg_25378(7),
      x_assign_195_reg_25378(2 downto 0) => x_assign_195_reg_25378(3 downto 1),
      x_assign_198_reg_25643(7 downto 0) => x_assign_198_reg_25643(7 downto 0),
      x_assign_199_reg_25649(5 downto 4) => x_assign_199_reg_25649(7 downto 6),
      x_assign_199_reg_25649(3 downto 0) => x_assign_199_reg_25649(3 downto 0),
      x_assign_201_reg_25665(5 downto 4) => x_assign_201_reg_25665(7 downto 6),
      x_assign_201_reg_25665(3 downto 0) => x_assign_201_reg_25665(3 downto 0),
      x_assign_28_reg_23088(7 downto 0) => x_assign_28_reg_23088(7 downto 0),
      \x_assign_28_reg_23088_reg[4]\ => clefia_s1_U_n_440,
      x_assign_33_reg_23118(5 downto 4) => x_assign_33_reg_23118(7 downto 6),
      x_assign_33_reg_23118(3 downto 0) => x_assign_33_reg_23118(3 downto 0),
      \x_assign_33_reg_23118_reg[2]\ => clefia_s1_U_n_442,
      \x_assign_33_reg_23118_reg[3]\ => clefia_s1_U_n_441,
      x_assign_40_reg_23260(7 downto 0) => x_assign_40_reg_23260(7 downto 0),
      \x_assign_43_reg_23282_reg[0]\ => clefia_s1_U_n_249,
      \x_assign_43_reg_23282_reg[1]\ => clefia_s1_U_n_250,
      \x_assign_43_reg_23282_reg[1]_0\ => clefia_s1_U_n_251,
      \x_assign_43_reg_23282_reg[2]\ => clefia_s1_U_n_252,
      \x_assign_43_reg_23282_reg[3]\ => clefia_s1_U_n_253,
      x_assign_45_reg_23298(5 downto 4) => x_assign_45_reg_23298(7 downto 6),
      x_assign_45_reg_23298(3 downto 0) => x_assign_45_reg_23298(3 downto 0),
      x_assign_49_reg_23142(7 downto 0) => x_assign_49_reg_23142(7 downto 0),
      x_assign_50_fu_5932_p3(2 downto 0) => x_assign_50_fu_5932_p3(4 downto 2),
      x_assign_50_reg_23158(4 downto 1) => x_assign_50_reg_23158(7 downto 4),
      x_assign_50_reg_23158(0) => x_assign_50_reg_23158(0),
      x_assign_51_reg_23174(3) => x_assign_51_reg_23174(7),
      x_assign_51_reg_23174(2 downto 0) => x_assign_51_reg_23174(3 downto 1),
      x_assign_52_reg_23448(6 downto 3) => x_assign_52_reg_23448(7 downto 4),
      x_assign_52_reg_23448(2 downto 0) => x_assign_52_reg_23448(2 downto 0),
      \x_assign_55_reg_23470_reg[0]\ => clefia_s1_U_n_243,
      x_assign_57_reg_23486(4 downto 3) => x_assign_57_reg_23486(7 downto 6),
      x_assign_57_reg_23486(2 downto 0) => x_assign_57_reg_23486(2 downto 0),
      \x_assign_57_reg_23486_reg[2]\ => clefia_s1_U_n_423,
      x_assign_61_reg_23330(7 downto 0) => x_assign_61_reg_23330(7 downto 0),
      x_assign_62_reg_23346(4 downto 1) => x_assign_62_reg_23346(7 downto 4),
      x_assign_62_reg_23346(0) => x_assign_62_reg_23346(0),
      x_assign_63_reg_23362(3) => x_assign_63_reg_23362(7),
      x_assign_63_reg_23362(2 downto 0) => x_assign_63_reg_23362(3 downto 1),
      x_assign_64_reg_23636(7 downto 0) => x_assign_64_reg_23636(7 downto 0),
      \x_assign_64_reg_23636_reg[1]\ => clefia_s1_U_n_350,
      \x_assign_64_reg_23636_reg[2]\ => clefia_s1_U_n_349,
      \x_assign_64_reg_23636_reg[3]\ => clefia_s1_U_n_348,
      \x_assign_64_reg_23636_reg[4]\ => clefia_s1_U_n_346,
      \x_assign_64_reg_23636_reg[5]\ => clefia_s1_U_n_226,
      \x_assign_66_reg_23652_reg[3]\ => clefia_s1_U_n_234,
      \x_assign_67_reg_23658_reg[0]\ => clefia_s1_U_n_240,
      \x_assign_67_reg_23658_reg[1]\ => clefia_s1_U_n_237,
      x_assign_69_reg_23674(5 downto 4) => x_assign_69_reg_23674(7 downto 6),
      x_assign_69_reg_23674(3 downto 0) => x_assign_69_reg_23674(3 downto 0),
      x_assign_73_reg_23518(7 downto 0) => x_assign_73_reg_23518(7 downto 0),
      \x_assign_73_reg_23518_reg[5]\(0) => xor_ln117_110_fu_8616_p2(5),
      x_assign_74_reg_23534(4 downto 1) => x_assign_74_reg_23534(7 downto 4),
      x_assign_74_reg_23534(0) => x_assign_74_reg_23534(0),
      x_assign_75_reg_23550(3) => x_assign_75_reg_23550(7),
      x_assign_75_reg_23550(2 downto 0) => x_assign_75_reg_23550(3 downto 1),
      x_assign_76_reg_23824(7 downto 0) => x_assign_76_reg_23824(7 downto 0),
      \x_assign_76_reg_23824_reg[2]\ => clefia_s1_U_n_244,
      \x_assign_76_reg_23824_reg[3]\ => clefia_s1_U_n_275,
      \x_assign_79_reg_23846_reg[2]\ => clefia_s1_U_n_236,
      \x_assign_79_reg_23846_reg[3]\ => clefia_s1_U_n_233,
      x_assign_81_reg_23862(5 downto 4) => x_assign_81_reg_23862(7 downto 6),
      x_assign_81_reg_23862(3 downto 0) => x_assign_81_reg_23862(3 downto 0),
      \x_assign_81_reg_23862_reg[0]\ => clefia_s1_U_n_277,
      \x_assign_81_reg_23862_reg[1]\ => clefia_s1_U_n_276,
      x_assign_85_reg_23706(7 downto 0) => x_assign_85_reg_23706(7 downto 0),
      x_assign_86_reg_23722(4 downto 1) => x_assign_86_reg_23722(7 downto 4),
      x_assign_86_reg_23722(0) => x_assign_86_reg_23722(0),
      x_assign_87_reg_23738(3) => x_assign_87_reg_23738(7),
      x_assign_87_reg_23738(2 downto 0) => x_assign_87_reg_23738(3 downto 1),
      x_assign_88_reg_24012(7 downto 0) => x_assign_88_reg_24012(7 downto 0),
      x_assign_90_reg_24028(5 downto 4) => x_assign_90_reg_24028(7 downto 6),
      x_assign_90_reg_24028(3 downto 0) => x_assign_90_reg_24028(3 downto 0),
      \x_assign_90_reg_24028_reg[3]\ => clefia_s1_U_n_402,
      x_assign_91_reg_24034(7 downto 0) => x_assign_91_reg_24034(7 downto 0),
      \x_assign_91_reg_24034_reg[0]\ => clefia_s1_U_n_105,
      \x_assign_91_reg_24034_reg[0]_0\ => clefia_s1_U_n_405,
      \x_assign_91_reg_24034_reg[1]\ => clefia_s1_U_n_104,
      \x_assign_91_reg_24034_reg[1]_0\ => clefia_s1_U_n_404,
      \x_assign_91_reg_24034_reg[2]\ => clefia_s1_U_n_403,
      \x_assign_91_reg_24034_reg[3]\ => clefia_s1_U_n_102,
      \x_assign_91_reg_24034_reg[6]\ => clefia_s1_U_n_110,
      x_assign_97_reg_23894(7 downto 0) => x_assign_97_reg_23894(7 downto 0),
      x_assign_98_reg_23910(4 downto 1) => x_assign_98_reg_23910(7 downto 4),
      x_assign_98_reg_23910(0) => x_assign_98_reg_23910(0),
      x_assign_99_reg_23926(3) => x_assign_99_reg_23926(7),
      x_assign_99_reg_23926(2 downto 0) => x_assign_99_reg_23926(3 downto 1),
      \xor_ln117_107_reg_23596_reg[0]\(0) => x_assign_55_reg_23470(0),
      \xor_ln117_107_reg_23596_reg[0]_0\(0) => x_assign_54_reg_23464(0),
      \xor_ln117_107_reg_23596_reg[4]\ => clefia_s1_U_n_115,
      \xor_ln117_107_reg_23596_reg[6]\ => clefia_s1_U_n_117,
      \xor_ln117_107_reg_23596_reg[6]_0\(1) => xor_ln117_44_reg_22908(6),
      \xor_ln117_107_reg_23596_reg[6]_0\(0) => xor_ln117_44_reg_22908(0),
      \xor_ln117_107_reg_23596_reg[7]\ => clefia_s1_U_n_119,
      \xor_ln117_109_reg_23606_reg[0]\ => clefia_s1_U_n_121,
      \xor_ln117_109_reg_23606_reg[1]\ => clefia_s1_U_n_122,
      \xor_ln117_109_reg_23606_reg[2]\(0) => or_ln127_35_fu_8310_p3(2),
      \xor_ln117_109_reg_23606_reg[6]\ => clefia_s1_U_n_130,
      \xor_ln117_109_reg_23606_reg[7]\ => clefia_s1_U_n_131,
      \xor_ln117_109_reg_23606_reg[7]_0\(1) => xor_ln117_46_reg_22920(7),
      \xor_ln117_109_reg_23606_reg[7]_0\(0) => xor_ln117_46_reg_22920(2),
      \xor_ln117_110_reg_23611_reg[7]\(7 downto 0) => xor_ln117_47_reg_22926(7 downto 0),
      \xor_ln117_11_reg_22653_reg[4]\ => clefia_s1_U_n_439,
      \xor_ln117_123_reg_23784_reg[5]\(0) => or_ln127_43_fu_9442_p3(5),
      \xor_ln117_123_reg_23784_reg[7]\(2 downto 0) => xor_ln117_60_reg_23058(7 downto 5),
      \xor_ln117_124_reg_23789_reg[3]\(3 downto 0) => x_assign_66_reg_23652(3 downto 0),
      \xor_ln117_124_reg_23789_reg[3]_0\(3 downto 0) => x_assign_67_reg_23658(3 downto 0),
      \xor_ln117_124_reg_23789_reg[7]\(7 downto 0) => xor_ln117_61_reg_23026(7 downto 0),
      \xor_ln117_126_reg_23799_reg[7]\(7 downto 0) => xor_ln117_63_reg_23032(7 downto 0),
      \xor_ln117_140_reg_23977_reg[3]\(3 downto 0) => x_assign_78_reg_23840(3 downto 0),
      \xor_ln117_140_reg_23977_reg[3]_0\(3 downto 0) => x_assign_79_reg_23846(3 downto 0),
      \xor_ln117_140_reg_23977_reg[4]\ => clefia_s1_U_n_219,
      \xor_ln117_140_reg_23977_reg[5]\ => clefia_s1_U_n_217,
      \xor_ln117_140_reg_23977_reg[7]\(7 downto 0) => xor_ln117_76_reg_23225(7 downto 0),
      \xor_ln117_142_reg_23987_reg[1]\ => clefia_s1_U_n_212,
      \xor_ln117_142_reg_23987_reg[6]\ => clefia_s1_U_n_203,
      \xor_ln117_142_reg_23987_reg[7]\ => clefia_s1_U_n_202,
      \xor_ln117_142_reg_23987_reg[7]_0\(7) => \reg_1896_reg_n_0_[7]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(6) => \reg_1896_reg_n_0_[6]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(5) => \reg_1896_reg_n_0_[5]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(4) => \reg_1896_reg_n_0_[4]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(3) => \reg_1896_reg_n_0_[3]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(2) => \reg_1896_reg_n_0_[2]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(1) => \reg_1896_reg_n_0_[1]\,
      \xor_ln117_142_reg_23987_reg[7]_0\(0) => \reg_1896_reg_n_0_[0]\,
      \xor_ln117_142_reg_23987_reg[7]_1\(7 downto 0) => xor_ln117_78_reg_23235(7 downto 0),
      \xor_ln117_142_reg_23987_reg[7]_2\(7 downto 0) => reg_1870(7 downto 0),
      \xor_ln117_14_reg_22679_reg[1]\ => clefia_s1_U_n_165,
      \xor_ln117_155_reg_24160_reg[7]\(7 downto 0) => xor_ln117_91_reg_23408(7 downto 0),
      \xor_ln117_156_reg_24166_reg[4]\ => clefia_s1_U_n_407,
      \xor_ln117_156_reg_24166_reg[5]\ => clefia_s1_U_n_218,
      \xor_ln117_156_reg_24166_reg[7]\ => clefia_s1_U_n_215,
      \xor_ln117_156_reg_24166_reg[7]_0\(7 downto 0) => reg_1839(7 downto 0),
      \xor_ln117_156_reg_24166_reg[7]_1\(7 downto 0) => xor_ln117_92_reg_23413(7 downto 0),
      \xor_ln117_157_reg_24171_reg[3]\(3 downto 0) => x_assign_93_reg_24050(3 downto 0),
      \xor_ln117_157_reg_24171_reg[5]\(3 downto 0) => or_ln127_60_fu_11712_p3(5 downto 2),
      \xor_ln117_157_reg_24171_reg[5]_0\(3 downto 0) => or_ln127_59_fu_11706_p3(5 downto 2),
      \xor_ln117_157_reg_24171_reg[7]\(7 downto 0) => xor_ln117_93_reg_23418(7 downto 0),
      \xor_ln117_157_reg_24171_reg[7]_0\(7 downto 0) => reg_1832(7 downto 0),
      \xor_ln117_158_reg_24177_reg[0]\ => clefia_s1_U_n_213,
      \xor_ln117_158_reg_24177_reg[1]\ => clefia_s1_U_n_211,
      \xor_ln117_158_reg_24177_reg[6]\ => clefia_s1_U_n_204,
      \xor_ln117_158_reg_24177_reg[7]\ => clefia_s1_U_n_288,
      \xor_ln117_15_reg_22711_reg[0]\ => clefia_s1_U_n_444,
      \xor_ln117_15_reg_22711_reg[1]\ => clefia_s1_U_n_443,
      \xor_ln117_15_reg_22711_reg[5]\ => clefia_s1_U_n_438,
      \xor_ln117_15_reg_22711_reg[6]\ => clefia_s1_U_n_437,
      \xor_ln117_15_reg_22711_reg[7]\ => clefia_s1_U_n_436,
      \xor_ln117_171_reg_24303_reg[3]\(3 downto 0) => x_assign_103_reg_24210(3 downto 0),
      \xor_ln117_171_reg_24303_reg[7]\(7 downto 0) => xor_ln117_107_reg_23596(7 downto 0),
      \xor_ln117_172_reg_24309_reg[2]\ => clefia_s0_U_n_125,
      \xor_ln117_172_reg_24309_reg[6]\ => clefia_s1_U_n_425,
      \xor_ln117_172_reg_24309_reg[7]\ => clefia_s1_U_n_424,
      \xor_ln117_173_reg_24315_reg[7]\(7 downto 0) => xor_ln117_109_reg_23606(7 downto 0),
      \xor_ln117_174_reg_24321_reg[2]\ => clefia_s1_U_n_432,
      \xor_ln117_174_reg_24321_reg[5]\ => clefia_s1_U_n_427,
      \xor_ln117_174_reg_24321_reg[6]\ => clefia_s1_U_n_426,
      \xor_ln117_174_reg_24321_reg[7]\ => clefia_s1_U_n_201,
      \xor_ln117_188_reg_24457_reg[5]\ => clefia_s1_U_n_354,
      \xor_ln117_188_reg_24457_reg[6]\ => clefia_s1_U_n_353,
      \xor_ln117_188_reg_24457_reg[7]\ => clefia_s1_U_n_352,
      \xor_ln117_190_reg_24463_reg[0]\ => clefia_s1_U_n_287,
      \xor_ln117_190_reg_24463_reg[6]\ => clefia_s1_U_n_279,
      \xor_ln117_190_reg_24463_reg[7]\ => clefia_s1_U_n_278,
      \xor_ln117_204_reg_24672_reg[4]\ => clefia_s1_U_n_458,
      \xor_ln117_204_reg_24672_reg[5]\(3 downto 0) => or_ln127_86_fu_15129_p3(5 downto 2),
      \xor_ln117_204_reg_24672_reg[6]\ => clefia_s1_U_n_455,
      \xor_ln117_204_reg_24672_reg[7]\ => clefia_s1_U_n_453,
      \xor_ln117_204_reg_24672_reg[7]_0\(7) => \reg_1846_reg_n_0_[7]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(6) => \reg_1846_reg_n_0_[6]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(5) => \reg_1846_reg_n_0_[5]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(4) => \reg_1846_reg_n_0_[4]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(3) => \reg_1846_reg_n_0_[3]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(2) => \reg_1846_reg_n_0_[2]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(1) => \reg_1846_reg_n_0_[1]\,
      \xor_ln117_204_reg_24672_reg[7]_0\(0) => \reg_1846_reg_n_0_[0]\,
      \xor_ln117_204_reg_24672_reg[7]_1\(7 downto 0) => xor_ln117_140_reg_23977(7 downto 0),
      \xor_ln117_206_reg_24682_reg[3]\(3 downto 0) => x_assign_124_reg_24519(3 downto 0),
      \xor_ln117_206_reg_24682_reg[4]\ => clefia_s1_U_n_459,
      \xor_ln117_206_reg_24682_reg[5]\ => clefia_s1_U_n_456,
      \xor_ln117_206_reg_24682_reg[7]\ => clefia_s1_U_n_452,
      \xor_ln117_206_reg_24682_reg[7]_0\(7 downto 0) => xor_ln117_142_reg_23987(7 downto 0),
      \xor_ln117_219_reg_24855_reg[4]\ => clefia_s1_U_n_258,
      \xor_ln117_219_reg_24855_reg[5]\ => clefia_s1_U_n_259,
      \xor_ln117_220_reg_24860_reg[7]\(7 downto 0) => xor_ln117_156_reg_24166(7 downto 0),
      \xor_ln117_221_reg_24865_reg[0]\ => clefia_s1_U_n_262,
      \xor_ln117_221_reg_24865_reg[1]\ => clefia_s1_U_n_263,
      \xor_ln117_221_reg_24865_reg[6]\ => clefia_s1_U_n_268,
      \xor_ln117_221_reg_24865_reg[7]\ => clefia_s1_U_n_269,
      \xor_ln117_222_reg_24870_reg[7]\(7 downto 0) => xor_ln117_158_reg_24177(7 downto 0),
      \xor_ln117_22_reg_22835_reg[7]\(7 downto 0) => xor_ln117_46_fu_4289_p2(7 downto 0),
      \xor_ln117_236_reg_25048_reg[5]\(3 downto 0) => or_ln127_102_fu_17393_p3(5 downto 2),
      \xor_ln117_236_reg_25048_reg[7]\(7 downto 0) => xor_ln117_172_reg_24309(7 downto 0),
      \xor_ln117_237_reg_25053_reg[7]\(6 downto 3) => xor_ln117_277_fu_21679_p2(7 downto 4),
      \xor_ln117_237_reg_25053_reg[7]\(2 downto 0) => xor_ln117_277_fu_21679_p2(2 downto 0),
      \xor_ln117_238_reg_25058_reg[3]\(3 downto 0) => x_assign_148_reg_24895(3 downto 0),
      \xor_ln117_238_reg_25058_reg[7]\(7 downto 0) => xor_ln117_174_reg_24321(7 downto 0),
      \xor_ln117_252_reg_25236_reg[7]\(7 downto 0) => xor_ln117_188_reg_24457(7 downto 0),
      \xor_ln117_268_reg_25424_reg[7]\(7 downto 0) => reg_1883(7 downto 0),
      \xor_ln117_268_reg_25424_reg[7]_0\(7 downto 0) => xor_ln117_204_reg_24672(7 downto 0),
      \xor_ln117_270_reg_25434_reg[3]\(2 downto 0) => x_assign_193_reg_25346(3 downto 1),
      \xor_ln117_270_reg_25434_reg[3]_0\(3 downto 0) => x_assign_172_reg_25271(3 downto 0),
      \xor_ln117_270_reg_25434_reg[5]\(3 downto 0) => or_ln127_118_fu_19657_p3(5 downto 2),
      \xor_ln117_270_reg_25434_reg[7]\(7 downto 0) => reg_1890(7 downto 0),
      \xor_ln117_270_reg_25434_reg[7]_0\(7 downto 0) => xor_ln117_206_reg_24682(7 downto 0),
      \xor_ln117_270_reg_25434_reg[7]_1\(7) => \reg_1877_reg_n_0_[7]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(6) => \reg_1877_reg_n_0_[6]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(5) => \reg_1877_reg_n_0_[5]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(4) => \reg_1877_reg_n_0_[4]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(3) => \reg_1877_reg_n_0_[3]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(2) => \reg_1877_reg_n_0_[2]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(1) => \reg_1877_reg_n_0_[1]\,
      \xor_ln117_270_reg_25434_reg[7]_1\(0) => \reg_1877_reg_n_0_[0]\,
      \xor_ln117_277_reg_25696_reg[7]\(7) => \reg_1854_reg_n_0_[7]\,
      \xor_ln117_277_reg_25696_reg[7]\(6) => \reg_1854_reg_n_0_[6]\,
      \xor_ln117_277_reg_25696_reg[7]\(5) => \reg_1854_reg_n_0_[5]\,
      \xor_ln117_277_reg_25696_reg[7]\(4) => \reg_1854_reg_n_0_[4]\,
      \xor_ln117_277_reg_25696_reg[7]\(3) => \reg_1854_reg_n_0_[3]\,
      \xor_ln117_277_reg_25696_reg[7]\(2) => \reg_1854_reg_n_0_[2]\,
      \xor_ln117_277_reg_25696_reg[7]\(1) => \reg_1854_reg_n_0_[1]\,
      \xor_ln117_277_reg_25696_reg[7]\(0) => \reg_1854_reg_n_0_[0]\,
      \xor_ln117_277_reg_25696_reg[7]_0\(7 downto 0) => xor_ln117_237_reg_25053(7 downto 0),
      \xor_ln117_28_reg_22801_reg[4]\ => clefia_s1_U_n_247,
      \xor_ln117_28_reg_22801_reg[7]\(7 downto 0) => reg_1825(7 downto 0),
      \xor_ln117_28_reg_22801_reg[7]_0\(7 downto 0) => pt_load_8_reg_22487(7 downto 0),
      \xor_ln117_295_reg_25607_reg[7]\(7 downto 0) => xor_ln117_219_reg_24855(7 downto 0),
      \xor_ln117_297_reg_25617_reg[7]\(7 downto 0) => xor_ln117_221_reg_24865(7 downto 0),
      \xor_ln117_29_reg_22807_reg[4]\(2 downto 0) => or_ln127_5_fu_3290_p3(4 downto 2),
      \xor_ln117_29_reg_22807_reg[7]\(7 downto 0) => reg_1820(7 downto 0),
      \xor_ln117_29_reg_22807_reg[7]_0\(7 downto 0) => pt_load_9_reg_22518(7 downto 0),
      \xor_ln117_30_reg_22813_reg[3]\(2 downto 0) => x_assign_12_reg_22722(3 downto 1),
      \xor_ln117_30_reg_22813_reg[7]\(7) => \reg_1862_reg_n_0_[7]\,
      \xor_ln117_30_reg_22813_reg[7]\(6) => \reg_1862_reg_n_0_[6]\,
      \xor_ln117_30_reg_22813_reg[7]\(5) => \reg_1862_reg_n_0_[5]\,
      \xor_ln117_30_reg_22813_reg[7]\(4) => \reg_1862_reg_n_0_[4]\,
      \xor_ln117_30_reg_22813_reg[7]\(3) => \reg_1862_reg_n_0_[3]\,
      \xor_ln117_30_reg_22813_reg[7]\(2) => \reg_1862_reg_n_0_[2]\,
      \xor_ln117_30_reg_22813_reg[7]\(1) => \reg_1862_reg_n_0_[1]\,
      \xor_ln117_30_reg_22813_reg[7]\(0) => \reg_1862_reg_n_0_[0]\,
      \xor_ln117_30_reg_22813_reg[7]_0\(7 downto 0) => pt_load_10_reg_22549(7 downto 0),
      \xor_ln117_31_reg_22819_reg[0]\ => clefia_s1_U_n_397,
      \xor_ln117_31_reg_22819_reg[1]\ => clefia_s1_U_n_396,
      \xor_ln117_31_reg_22819_reg[2]\ => clefia_s1_U_n_395,
      \xor_ln117_31_reg_22819_reg[3]\ => clefia_s1_U_n_394,
      \xor_ln117_31_reg_22819_reg[4]\ => clefia_s1_U_n_393,
      \xor_ln117_31_reg_22819_reg[5]\ => clefia_s1_U_n_391,
      \xor_ln117_31_reg_22819_reg[6]\ => clefia_s1_U_n_389,
      \xor_ln117_31_reg_22819_reg[7]\ => clefia_s1_U_n_388,
      \xor_ln117_31_reg_22819_reg[7]_0\(7 downto 0) => pt_load_11_reg_22585(7 downto 0),
      \xor_ln117_44_reg_22908_reg[3]\(3 downto 0) => clefia_s0_q3(3 downto 0),
      \xor_ln117_44_reg_22908_reg[5]\(4 downto 3) => clefia_s0_q3(5 downto 4),
      \xor_ln117_44_reg_22908_reg[5]\(2) => clefia_s0_U_n_411,
      \xor_ln117_44_reg_22908_reg[5]\(1 downto 0) => clefia_s0_q3(7 downto 6),
      \xor_ln117_44_reg_22908_reg[5]_0\(1) => clefia_s0_U_n_324,
      \xor_ln117_44_reg_22908_reg[5]_0\(0) => clefia_s0_U_n_323,
      \xor_ln117_44_reg_22908_reg[6]\ => clefia_s1_U_n_241,
      \xor_ln117_44_reg_22908_reg[7]\(7 downto 0) => xor_ln117_20_reg_22753(7 downto 0),
      \xor_ln117_45_reg_22914_reg[2]\ => clefia_s0_U_n_45,
      \xor_ln117_45_reg_22914_reg[2]_0\ => clefia_s0_U_n_412,
      \xor_ln117_45_reg_22914_reg[3]\ => clefia_s0_U_n_393,
      \xor_ln117_45_reg_22914_reg[3]_0\(1 downto 0) => xor_ln117_21_reg_22795(3 downto 2),
      \xor_ln117_45_reg_22914_reg[3]_1\ => clefia_s0_U_n_46,
      \xor_ln117_45_reg_22914_reg[6]\ => clefia_s1_U_n_421,
      \xor_ln117_46_reg_22920_reg[2]\ => clefia_s1_U_n_162,
      \xor_ln117_46_reg_22920_reg[3]\ => clefia_s0_U_n_394,
      \xor_ln117_46_reg_22920_reg[4]\ => clefia_s0_U_n_405,
      \xor_ln117_46_reg_22920_reg[5]\ => clefia_s0_U_n_498,
      \xor_ln117_46_reg_22920_reg[7]\ => clefia_s1_U_n_164,
      \xor_ln117_46_reg_22920_reg[7]_0\(7 downto 0) => xor_ln117_22_reg_22835(7 downto 0),
      \xor_ln117_47_reg_22926_reg[0]\ => clefia_s1_U_n_166,
      \xor_ln117_47_reg_22926_reg[1]\ => clefia_s1_U_n_167,
      \xor_ln117_47_reg_22926_reg[4]\ => clefia_s1_U_n_168,
      \xor_ln117_47_reg_22926_reg[5]\ => clefia_s1_U_n_422,
      \xor_ln117_47_reg_22926_reg[6]\ => clefia_s1_U_n_169,
      \xor_ln117_47_reg_22926_reg[7]\ => clefia_s1_U_n_170,
      \xor_ln117_60_reg_23058_reg[3]\(0) => x_assign_18_reg_22937(3),
      \xor_ln117_60_reg_23058_reg[3]_0\(0) => pt_load_reg_22379_pp0_iter1_reg(3),
      \xor_ln117_60_reg_23058_reg[3]_1\(0) => x_assign_19_reg_22973(3),
      \xor_ln117_60_reg_23058_reg[3]_2\(0) => or_ln127_12_reg_22978(3),
      \xor_ln117_60_reg_23058_reg[3]_3\(0) => or_ln127_11_fu_5082_p3(3),
      \xor_ln117_60_reg_23058_reg[6]\ => clefia_s1_U_n_242,
      \xor_ln117_61_reg_23026_reg[5]\ => clefia_s1_U_n_231,
      \xor_ln117_61_reg_23026_reg[6]\ => clefia_s1_U_n_230,
      \xor_ln117_61_reg_23026_reg[7]\ => clefia_s1_U_n_227,
      \xor_ln117_63_reg_23032_reg[0]\ => clefia_s1_U_n_351,
      \xor_ln117_63_reg_23032_reg[6]\ => clefia_s1_U_n_345,
      \xor_ln117_75_reg_23220_reg[7]\(0) => xor_ln117_5_reg_22626(7),
      \xor_ln117_76_reg_23225_reg[0]\ => clefia_s1_U_n_239,
      \xor_ln117_76_reg_23225_reg[1]\ => clefia_s1_U_n_238,
      \xor_ln117_76_reg_23225_reg[4]\(2 downto 0) => or_ln127_32_fu_6228_p3(4 downto 2),
      \xor_ln117_76_reg_23225_reg[4]_0\(2 downto 0) => or_ln127_31_fu_6222_p3(4 downto 2),
      \xor_ln117_76_reg_23225_reg[4]_1\(0) => xor_ln117_11_reg_22653(4),
      \xor_ln117_77_reg_23230_reg[1]\(0) => xor_ln117_14_reg_22679(1),
      \xor_ln117_78_reg_23235_reg[5]\ => clefia_s1_U_n_273,
      \xor_ln117_78_reg_23235_reg[6]\ => clefia_s1_U_n_272,
      \xor_ln117_78_reg_23235_reg[7]\ => clefia_s1_U_n_271,
      \xor_ln117_78_reg_23235_reg[7]_0\(7 downto 0) => xor_ln117_15_reg_22711(7 downto 0),
      \xor_ln117_91_reg_23408_reg[4]\ => clefia_s1_U_n_101,
      \xor_ln117_91_reg_23408_reg[5]\ => clefia_s1_U_n_100,
      \xor_ln117_91_reg_23408_reg[5]_0\(3 downto 0) => or_ln127_27_fu_7178_p3(5 downto 2),
      \xor_ln117_91_reg_23408_reg[6]\ => clefia_s1_U_n_99,
      \xor_ln117_91_reg_23408_reg[7]\ => clefia_s1_U_n_98,
      \xor_ln117_91_reg_23408_reg[7]_0\(7 downto 0) => xor_ln117_28_reg_22801(7 downto 0),
      \xor_ln117_92_reg_23413_reg[3]\(3 downto 0) => x_assign_43_reg_23282(3 downto 0),
      \xor_ln117_92_reg_23413_reg[3]_0\(3 downto 0) => x_assign_42_reg_23276(3 downto 0),
      \xor_ln117_92_reg_23413_reg[4]\ => clefia_s1_U_n_401,
      \xor_ln117_92_reg_23413_reg[5]\ => clefia_s1_U_n_400,
      \xor_ln117_92_reg_23413_reg[6]\ => clefia_s1_U_n_399,
      \xor_ln117_92_reg_23413_reg[6]_0\(4) => xor_ln117_29_reg_22807(6),
      \xor_ln117_92_reg_23413_reg[6]_0\(3 downto 0) => xor_ln117_29_reg_22807(4 downto 1),
      \xor_ln117_92_reg_23413_reg[7]\ => clefia_s1_U_n_398,
      \xor_ln117_93_reg_23418_reg[1]\ => clefia_s1_U_n_111,
      \xor_ln117_93_reg_23418_reg[4]\(0) => xor_ln117_30_reg_22813(4),
      \xor_ln117_93_reg_23418_reg[6]\ => clefia_s1_U_n_118,
      \xor_ln117_93_reg_23418_reg[7]\ => clefia_s1_U_n_120,
      \xor_ln117_94_reg_23423_reg[7]\(7 downto 0) => xor_ln117_31_reg_22819(7 downto 0)
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc_control_s_axi
     port map (
      ADDRARDADDR(7) => control_s_axi_U_n_72,
      ADDRARDADDR(6) => control_s_axi_U_n_73,
      ADDRARDADDR(5) => control_s_axi_U_n_74,
      ADDRARDADDR(4) => control_s_axi_U_n_75,
      ADDRARDADDR(3) => control_s_axi_U_n_76,
      ADDRARDADDR(2) => control_s_axi_U_n_77,
      ADDRARDADDR(1) => control_s_axi_U_n_78,
      ADDRARDADDR(0) => control_s_axi_U_n_79,
      ADDRBWRADDR(7) => control_s_axi_U_n_81,
      ADDRBWRADDR(6) => control_s_axi_U_n_82,
      ADDRBWRADDR(5) => control_s_axi_U_n_83,
      ADDRBWRADDR(4) => control_s_axi_U_n_84,
      ADDRBWRADDR(3) => control_s_axi_U_n_85,
      ADDRBWRADDR(2) => control_s_axi_U_n_86,
      ADDRBWRADDR(1) => control_s_axi_U_n_87,
      ADDRBWRADDR(0) => control_s_axi_U_n_88,
      D(7 downto 0) => xor_ln117_20_fu_3152_p2(7 downto 0),
      E(0) => control_s_axi_U_n_94,
      Q(7 downto 0) => reg_1839(7 downto 0),
      \ap_CS_fsm_reg[13]\(0) => reg_1862,
      \ap_CS_fsm_reg[13]_0\(2) => ap_NS_fsm(14),
      \ap_CS_fsm_reg[13]_0\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[14]\ => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      \ap_CS_fsm_reg[15]\ => control_s_axi_U_n_89,
      \ap_CS_fsm_reg[15]_0\ => control_s_axi_U_n_114,
      \ap_CS_fsm_reg[1]\(0) => pt_ce011,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_4_n_0\,
      \ap_CS_fsm_reg[2]\(0) => reg_1846,
      \ap_CS_fsm_reg[2]_0\(0) => pt_ce01,
      \ap_CS_fsm_reg[2]_1\(0) => control_s_axi_U_n_109,
      \ap_CS_fsm_reg[3]\(0) => control_s_axi_U_n_97,
      \ap_CS_fsm_reg[3]_0\(0) => control_s_axi_U_n_106,
      \ap_CS_fsm_reg[5]\(0) => control_s_axi_U_n_102,
      \ap_CS_fsm_reg[5]_0\(0) => pt_ce012,
      \ap_CS_fsm_reg[8]\ => control_s_axi_U_n_118,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg(0) => control_s_axi_U_n_123,
      ap_enable_reg_pp0_iter0_reg_reg_0(0) => control_s_axi_U_n_124,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_enable_reg_pp0_iter1_reg_rep__0\(0) => reg_18160,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => control_s_axi_U_n_113,
      ap_enable_reg_pp0_iter3_reg_0 => control_s_axi_U_n_117,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce2 => clefia_s0_ce2,
      clefia_s0_ce4 => clefia_s0_ce4,
      clefia_s1_ce3 => clefia_s1_ce3,
      clefia_s1_ce4 => clefia_s1_ce4,
      int_ap_start_reg_0(0) => pt_ce04,
      int_ap_start_reg_1(0) => pt_ce01529_out,
      int_ap_start_reg_2 => control_s_axi_U_n_122,
      int_ap_start_reg_3(0) => control_s_axi_U_n_125,
      int_ap_start_reg_4 => control_s_axi_U_n_126,
      int_ap_start_reg_5 => control_s_axi_U_n_127,
      interrupt => interrupt,
      mem_reg_0_3_1_1_i_1 => clefia_s0_U_n_529,
      mem_reg_0_3_2_2_i_1 => clefia_s0_U_n_528,
      mem_reg_0_3_31_31_i_1(7 downto 0) => xor_ln117_301_reg_25799(7 downto 0),
      mem_reg_0_3_31_31_i_1_0(7 downto 0) => xor_ln117_296_reg_25612(7 downto 0),
      mem_reg_0_3_31_31_i_3(7 downto 0) => xor_ln117_268_reg_25424(7 downto 0),
      mem_reg_0_3_31_31_i_3_0(7 downto 0) => xor_ln117_269_reg_25429(7 downto 0),
      mem_reg_0_3_31_31_i_3_1(7 downto 0) => xor_ln117_295_reg_25607(7 downto 0),
      mem_reg_0_3_31_31_i_3_2(7 downto 0) => xor_ln117_277_reg_25696(7 downto 0),
      mem_reg_0_3_31_31_i_3_3(7 downto 0) => xor_ln117_278_reg_25701(7 downto 0),
      mem_reg_0_3_31_31_i_5(7 downto 0) => xor_ln117_270_reg_25434(7 downto 0),
      mem_reg_0_3_31_31_i_5_0(7 downto 0) => xor_ln117_276_reg_25691(7 downto 0),
      mem_reg_0_3_31_31_i_5_1(7 downto 0) => xor_ln117_235_reg_25043(7 downto 0),
      mem_reg_0_3_3_3_i_1 => clefia_s0_U_n_527,
      mem_reg_0_3_4_4_i_1 => clefia_s0_U_n_526,
      mem_reg_0_3_6_6_i_1 => clefia_s0_U_n_525,
      mem_reg_0_3_7_7_i_3(7 downto 0) => xor_ln117_297_reg_25617(7 downto 0),
      mem_reg_0_3_7_7_i_3_0(7 downto 0) => xor_ln117_298_reg_25622(7 downto 0),
      mem_reg_0_3_7_7_i_3_1(7 downto 0) => xor_ln117_300_reg_25794(7 downto 0),
      mem_reg_0_3_7_7_i_3_2(7 downto 0) => xor_ln117_299_reg_25789(7 downto 0),
      mem_reg_0_3_8_8_i_1 => clefia_s0_U_n_99,
      or_ln127_115_fu_19639_p3(2) => or_ln127_115_fu_19639_p3(7),
      or_ln127_115_fu_19639_p3(1) => or_ln127_115_fu_19639_p3(5),
      or_ln127_115_fu_19639_p3(0) => or_ln127_115_fu_19639_p3(0),
      or_ln127_116_fu_19645_p3(1) => or_ln127_116_fu_19645_p3(7),
      or_ln127_116_fu_19645_p3(0) => or_ln127_116_fu_19645_p3(5),
      or_ln127_127_fu_19815_p3(7 downto 0) => or_ln127_127_fu_19815_p3(7 downto 0),
      or_ln127_128_fu_19821_p3(6 downto 0) => or_ln127_128_fu_19821_p3(7 downto 1),
      or_ln127_131_fu_21579_p3(7 downto 0) => or_ln127_131_fu_21579_p3(7 downto 0),
      or_ln127_132_fu_21585_p3(5 downto 0) => or_ln127_132_fu_21585_p3(7 downto 2),
      \or_ln127_1_reg_22785_reg[7]\ => control_s_axi_U_n_90,
      \or_ln127_9_reg_22743_reg[7]\(7 downto 4) => xor_ln117_22_fu_3538_p2(7 downto 4),
      \or_ln127_9_reg_22743_reg[7]\(3) => control_s_axi_U_n_20,
      \or_ln127_9_reg_22743_reg[7]\(2 downto 0) => xor_ln117_22_fu_3538_p2(2 downto 0),
      or_ln_fu_2868_p3(6 downto 0) => or_ln_fu_2868_p3(7 downto 1),
      pt_q0(7 downto 0) => pt_q0(7 downto 0),
      \q1_reg[7]\(7 downto 0) => xor_ln117_294_reg_25784(7 downto 0),
      q1_reg_i_30(7 downto 0) => reg_1901(7 downto 0),
      q3_reg(15) => ap_CS_fsm_pp0_stage15,
      q3_reg(14) => ap_CS_fsm_pp0_stage14,
      q3_reg(13) => ap_CS_fsm_pp0_stage13,
      q3_reg(12) => ap_CS_fsm_pp0_stage12,
      q3_reg(11) => ap_CS_fsm_pp0_stage11,
      q3_reg(10) => ap_CS_fsm_pp0_stage10,
      q3_reg(9) => ap_CS_fsm_pp0_stage9,
      q3_reg(8) => ap_CS_fsm_pp0_stage8,
      q3_reg(7) => ap_CS_fsm_pp0_stage7,
      q3_reg(6) => ap_CS_fsm_pp0_stage6,
      q3_reg(5) => ap_CS_fsm_pp0_stage5,
      q3_reg(4) => ap_CS_fsm_pp0_stage4,
      q3_reg(3) => ap_CS_fsm_pp0_stage3,
      q3_reg(2) => ap_CS_fsm_pp0_stage2,
      q3_reg(1) => ap_CS_fsm_pp0_stage1,
      q3_reg(0) => ap_CS_fsm_pp0_stage0,
      q3_reg_0(7 downto 0) => xor_ln117_20_reg_22753(7 downto 0),
      q3_reg_1(7 downto 0) => xor_ln117_29_reg_22807(7 downto 0),
      q3_reg_10 => \ap_enable_reg_pp0_iter1_reg_rep__0_n_0\,
      q3_reg_11 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      q3_reg_12(2) => xor_ln117_203_reg_24667(7),
      q3_reg_12(1) => xor_ln117_203_reg_24667(5),
      q3_reg_12(0) => xor_ln117_203_reg_24667(0),
      q3_reg_2(4 downto 0) => xor_ln117_15_reg_22711(4 downto 0),
      q3_reg_3(7 downto 0) => xor_ln117_11_reg_22653(7 downto 0),
      q3_reg_4 => clefia_s1_U_n_482,
      q3_reg_5 => clefia_s1_U_n_479,
      q3_reg_6 => clefia_s1_U_n_478,
      q3_reg_7 => clefia_s1_U_n_468,
      q3_reg_8 => clefia_s1_U_n_156,
      q3_reg_9 => clefia_s1_U_n_155,
      q4_reg(7 downto 0) => xor_ln117_21_reg_22795(7 downto 0),
      q4_reg_0 => clefia_s0_U_n_82,
      q4_reg_1(7 downto 0) => xor_ln117_150_reg_24283(7 downto 0),
      q4_reg_2(7 downto 0) => xor_ln117_14_reg_22679(7 downto 0),
      q4_reg_i_13(7 downto 0) => xor_ln117_5_reg_22626(7 downto 0),
      \reg_1820_reg[0]\ => \reg_1820[7]_i_3_n_0\,
      \reg_1832_reg[0]\ => \reg_1832[7]_i_3_n_0\,
      \reg_1832_reg[0]_0\ => \reg_1832[7]_i_4_n_0\,
      \reg_1839_reg[0]\ => \reg_1839[7]_i_3_n_0\,
      \reg_1839_reg[0]_0\ => \reg_1854[7]_i_4_n_0\,
      \reg_1846_reg[0]\ => \reg_1846[7]_i_3_n_0\,
      \reg_1854_reg[7]\ => \reg_1854[7]_i_3_n_0\,
      \reg_1862_reg[0]\ => \reg_1862[7]_i_3_n_0\,
      \reg_1862_reg[0]_0\ => \reg_1901[7]_i_3_n_0\,
      \reg_1862_reg[0]_1\ => \reg_1846[7]_i_4_n_0\,
      \reg_1901_reg[0]\ => control_s_axi_U_n_116,
      \reg_1901_reg[5]\ => control_s_axi_U_n_115,
      \reg_1901_reg[7]\ => control_s_axi_U_n_91,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      \trunc_ln127_7_reg_22446_reg[6]\(7 downto 0) => xor_ln117_14_fu_2902_p2(7 downto 0),
      x_assign_174_reg_25287(2) => x_assign_174_reg_25287(7),
      x_assign_174_reg_25287(1) => x_assign_174_reg_25287(5),
      x_assign_174_reg_25287(0) => x_assign_174_reg_25287(0),
      \x_assign_174_reg_25287_reg[0]\ => control_s_axi_U_n_121,
      x_assign_175_reg_25293(2 downto 1) => x_assign_175_reg_25293(7 downto 6),
      x_assign_175_reg_25293(0) => x_assign_175_reg_25293(0),
      x_assign_192_reg_25340(7 downto 0) => x_assign_192_reg_25340(7 downto 0),
      x_assign_194_reg_25362(3) => x_assign_194_reg_25362(7),
      x_assign_194_reg_25362(2 downto 0) => x_assign_194_reg_25362(3 downto 1),
      x_assign_198_reg_25643(7 downto 0) => x_assign_198_reg_25643(7 downto 0),
      x_assign_199_reg_25649(5 downto 4) => x_assign_199_reg_25649(7 downto 6),
      x_assign_199_reg_25649(3 downto 0) => x_assign_199_reg_25649(3 downto 0),
      x_assign_1_reg_22497(7 downto 0) => x_assign_1_reg_22497(7 downto 0),
      x_assign_2_reg_22409(7 downto 0) => x_assign_2_reg_22409(7 downto 0),
      x_assign_3_reg_22564(7 downto 0) => x_assign_3_reg_22564(7 downto 0),
      \x_assign_3_reg_22564_reg[7]\(7 downto 0) => xor_ln117_23_fu_3738_p2(7 downto 0),
      x_assign_5_reg_22595(7 downto 0) => x_assign_5_reg_22595(7 downto 0),
      x_assign_6_reg_22471(7 downto 0) => x_assign_6_reg_22471(7 downto 0),
      \x_assign_6_reg_22471_reg[6]\(7 downto 4) => xor_ln117_5_fu_2696_p2(7 downto 4),
      \x_assign_6_reg_22471_reg[6]\(3) => control_s_axi_U_n_68,
      \x_assign_6_reg_22471_reg[6]\(2 downto 0) => xor_ln117_5_fu_2696_p2(2 downto 0),
      \x_assign_6_reg_22471_reg[7]\(7 downto 0) => xor_ln117_15_fu_3020_p2(7 downto 0),
      \x_assign_6_reg_22471_reg[7]_0\(7 downto 0) => xor_ln117_11_fu_2846_p2(7 downto 0),
      x_assign_7_reg_22632(5 downto 4) => x_assign_7_reg_22632(7 downto 6),
      x_assign_7_reg_22632(3 downto 0) => x_assign_7_reg_22632(3 downto 0),
      x_assign_9_reg_22533(7 downto 0) => x_assign_9_reg_22533(7 downto 0),
      \x_assign_9_reg_22533_reg[5]\(7 downto 0) => xor_ln117_21_fu_3284_p2(7 downto 0),
      x_assign_s_reg_22440(3) => x_assign_s_reg_22440(7),
      x_assign_s_reg_22440(2 downto 0) => x_assign_s_reg_22440(3 downto 1),
      \xor_ln117_11_reg_22653_reg[7]\(7 downto 0) => or_ln127_4_reg_22621(7 downto 0),
      \xor_ln117_11_reg_22653_reg[7]_0\(7 downto 0) => reg_1820(7 downto 0),
      \xor_ln117_11_reg_22653_reg[7]_1\(7 downto 0) => or_ln127_2_reg_22616(7 downto 0),
      \xor_ln117_14_reg_22679_reg[4]\(2 downto 0) => or_ln127_6_fu_2862_p3(4 downto 2),
      \xor_ln117_14_reg_22679_reg[7]\(7 downto 0) => reg_1825(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]\(7 downto 0) => reg_1832(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]_0\(7 downto 0) => or_ln127_6_reg_22669(7 downto 0),
      \xor_ln117_15_reg_22711_reg[7]_1\(7 downto 0) => or_ln_reg_22674(7 downto 0),
      \xor_ln117_203_reg_24667_reg[5]\ => control_s_axi_U_n_120,
      \xor_ln117_203_reg_24667_reg[7]\ => control_s_axi_U_n_119,
      \xor_ln117_20_reg_22753_reg[5]\(3 downto 0) => or_ln127_9_fu_3112_p3(5 downto 2),
      \xor_ln117_20_reg_22753_reg[7]\(5 downto 0) => or_ln127_s_fu_3118_p3(7 downto 2),
      \xor_ln117_21_reg_22795_reg[5]\(3 downto 0) => or_ln127_1_fu_3244_p3(5 downto 2),
      \xor_ln117_21_reg_22795_reg[5]_0\(3 downto 0) => or_ln127_3_fu_3250_p3(5 downto 2),
      \xor_ln117_21_reg_22795_reg[7]\(7) => \reg_1846_reg_n_0_[7]\,
      \xor_ln117_21_reg_22795_reg[7]\(6) => \reg_1846_reg_n_0_[6]\,
      \xor_ln117_21_reg_22795_reg[7]\(5) => \reg_1846_reg_n_0_[5]\,
      \xor_ln117_21_reg_22795_reg[7]\(4) => \reg_1846_reg_n_0_[4]\,
      \xor_ln117_21_reg_22795_reg[7]\(3) => \reg_1846_reg_n_0_[3]\,
      \xor_ln117_21_reg_22795_reg[7]\(2) => \reg_1846_reg_n_0_[2]\,
      \xor_ln117_21_reg_22795_reg[7]\(1) => \reg_1846_reg_n_0_[1]\,
      \xor_ln117_21_reg_22795_reg[7]\(0) => \reg_1846_reg_n_0_[0]\,
      \xor_ln117_22_reg_22835_reg[7]\(7 downto 0) => or_ln127_9_reg_22743(7 downto 0),
      \xor_ln117_22_reg_22835_reg[7]_0\(7) => \reg_1854_reg_n_0_[7]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(6) => \reg_1854_reg_n_0_[6]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(5) => \reg_1854_reg_n_0_[5]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(4) => \reg_1854_reg_n_0_[4]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(3) => \reg_1854_reg_n_0_[3]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(2) => \reg_1854_reg_n_0_[2]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(1) => \reg_1854_reg_n_0_[1]\,
      \xor_ln117_22_reg_22835_reg[7]_0\(0) => \reg_1854_reg_n_0_[0]\,
      \xor_ln117_22_reg_22835_reg[7]_1\(7 downto 0) => or_ln127_s_reg_22748(7 downto 0),
      \xor_ln117_23_reg_22882_reg[7]\(7 downto 0) => or_ln127_1_reg_22785(7 downto 0),
      \xor_ln117_23_reg_22882_reg[7]_0\(7 downto 0) => or_ln127_3_reg_22790(7 downto 0),
      \xor_ln117_5_reg_22626_reg[4]\(2 downto 0) => or_ln127_2_fu_2656_p3(4 downto 2),
      \xor_ln117_5_reg_22626_reg[4]_0\(2 downto 0) => or_ln127_4_fu_2662_p3(4 downto 2),
      \xor_ln117_5_reg_22626_reg[7]\(7 downto 0) => reg_1816(7 downto 0)
    );
\or_ln127_12_reg_22978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q3(5),
      Q => or_ln127_12_reg_22978(0),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q3(6),
      Q => or_ln127_12_reg_22978(1),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_12_reg_22978(2),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_12_reg_22978(3),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_390,
      Q => or_ln127_12_reg_22978(4),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_389,
      Q => or_ln127_12_reg_22978(5),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_49,
      Q => or_ln127_12_reg_22978(6),
      R => '0'
    );
\or_ln127_12_reg_22978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q3(4),
      Q => or_ln127_12_reg_22978(7),
      R => '0'
    );
\or_ln127_19_reg_23094_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_19_reg_23094(2),
      R => '0'
    );
\or_ln127_19_reg_23094_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_19_reg_23094(3),
      R => '0'
    );
\or_ln127_19_reg_23094_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_390,
      Q => or_ln127_19_reg_23094(4),
      R => '0'
    );
\or_ln127_19_reg_23094_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_389,
      Q => or_ln127_19_reg_23094(5),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_9_reg_22533(6),
      Q => or_ln127_1_reg_22785(0),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_9_reg_22533(7),
      Q => or_ln127_1_reg_22785(1),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_1_fu_3244_p3(2),
      Q => or_ln127_1_reg_22785(2),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_1_fu_3244_p3(3),
      Q => or_ln127_1_reg_22785(3),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_1_fu_3244_p3(4),
      Q => or_ln127_1_reg_22785(4),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_1_fu_3244_p3(5),
      Q => or_ln127_1_reg_22785(5),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_9_reg_22533(4),
      Q => or_ln127_1_reg_22785(6),
      R => '0'
    );
\or_ln127_1_reg_22785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_9_reg_22533(5),
      Q => or_ln127_1_reg_22785(7),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q2(5),
      Q => or_ln127_20_reg_23112(0),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q2(6),
      Q => or_ln127_20_reg_23112(1),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_449,
      Q => or_ln127_20_reg_23112(2),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_448,
      Q => or_ln127_20_reg_23112(3),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_447,
      Q => or_ln127_20_reg_23112(4),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_323,
      Q => or_ln127_20_reg_23112(5),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_324,
      Q => or_ln127_20_reg_23112(6),
      R => '0'
    );
\or_ln127_20_reg_23112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q2(4),
      Q => or_ln127_20_reg_23112(7),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_331,
      Q => or_ln127_21_reg_23124(2),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_330,
      Q => or_ln127_21_reg_23124(3),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_329,
      Q => or_ln127_21_reg_23124(4),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_325,
      Q => or_ln127_21_reg_23124(5),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_301,
      Q => or_ln127_21_reg_23124(6),
      R => '0'
    );
\or_ln127_21_reg_23124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q3(4),
      Q => or_ln127_21_reg_23124(7),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q2(5),
      Q => or_ln127_22_reg_23130(0),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q2(6),
      Q => or_ln127_22_reg_23130(1),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_362,
      Q => or_ln127_22_reg_23130(2),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_361,
      Q => or_ln127_22_reg_23130(3),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_360,
      Q => or_ln127_22_reg_23130(4),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_340,
      Q => or_ln127_22_reg_23130(5),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_343,
      Q => or_ln127_22_reg_23130(6),
      R => '0'
    );
\or_ln127_22_reg_23130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q2(4),
      Q => or_ln127_22_reg_23130(7),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg(6),
      Q => or_ln127_23_reg_23000(0),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg(7),
      Q => or_ln127_23_reg_23000(1),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_408,
      Q => or_ln127_23_reg_23000(2),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_407,
      Q => or_ln127_23_reg_23000(3),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_406,
      Q => or_ln127_23_reg_23000(4),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_437,
      Q => or_ln127_23_reg_23000(5),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg(4),
      Q => or_ln127_23_reg_23000(6),
      R => '0'
    );
\or_ln127_23_reg_23000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg(5),
      Q => or_ln127_23_reg_23000(7),
      R => '0'
    );
\or_ln127_24_reg_23011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_342,
      Q => or_ln127_24_reg_23011(2),
      R => '0'
    );
\or_ln127_24_reg_23011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_341,
      Q => or_ln127_24_reg_23011(3),
      R => '0'
    );
\or_ln127_24_reg_23011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_340,
      Q => or_ln127_24_reg_23011(4),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q2(6),
      Q => or_ln127_25_reg_23016(0),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q2(7),
      Q => or_ln127_25_reg_23016(1),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_412,
      Q => or_ln127_25_reg_23016(2),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_393,
      Q => or_ln127_25_reg_23016(3),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_323,
      Q => or_ln127_25_reg_23016(4),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_324,
      Q => or_ln127_25_reg_23016(5),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q2(4),
      Q => or_ln127_25_reg_23016(6),
      R => '0'
    );
\or_ln127_25_reg_23016_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q2(5),
      Q => or_ln127_25_reg_23016(7),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q3(7),
      Q => or_ln127_26_reg_23021(1),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_327,
      Q => or_ln127_26_reg_23021(2),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_326,
      Q => or_ln127_26_reg_23021(3),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_325,
      Q => or_ln127_26_reg_23021(4),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_301,
      Q => or_ln127_26_reg_23021(5),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q3(4),
      Q => or_ln127_26_reg_23021(6),
      R => '0'
    );
\or_ln127_26_reg_23021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q3(5),
      Q => or_ln127_26_reg_23021(7),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_6_reg_22471(7),
      Q => or_ln127_2_reg_22616(0),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_6_reg_22471(0),
      Q => or_ln127_2_reg_22616(1),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_2_fu_2656_p3(2),
      Q => or_ln127_2_reg_22616(2),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_2_fu_2656_p3(3),
      Q => or_ln127_2_reg_22616(3),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_2_fu_2656_p3(4),
      Q => or_ln127_2_reg_22616(4),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_6_reg_22471(4),
      Q => or_ln127_2_reg_22616(5),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_6_reg_22471(5),
      Q => or_ln127_2_reg_22616(6),
      R => '0'
    );
\or_ln127_2_reg_22616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_6_reg_22471(6),
      Q => or_ln127_2_reg_22616(7),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_5_reg_22595(6),
      Q => or_ln127_3_reg_22790(0),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_5_reg_22595(7),
      Q => or_ln127_3_reg_22790(1),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_3_fu_3250_p3(2),
      Q => or_ln127_3_reg_22790(2),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_3_fu_3250_p3(3),
      Q => or_ln127_3_reg_22790(3),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_3_fu_3250_p3(4),
      Q => or_ln127_3_reg_22790(4),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_3_fu_3250_p3(5),
      Q => or_ln127_3_reg_22790(5),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_5_reg_22595(4),
      Q => or_ln127_3_reg_22790(6),
      R => '0'
    );
\or_ln127_3_reg_22790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_5_reg_22595(5),
      Q => or_ln127_3_reg_22790(7),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_1_reg_22497(7),
      Q => or_ln127_4_reg_22621(0),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_1_reg_22497(0),
      Q => or_ln127_4_reg_22621(1),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_4_fu_2662_p3(2),
      Q => or_ln127_4_reg_22621(2),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_4_fu_2662_p3(3),
      Q => or_ln127_4_reg_22621(3),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_4_fu_2662_p3(4),
      Q => or_ln127_4_reg_22621(4),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_1_reg_22497(4),
      Q => or_ln127_4_reg_22621(5),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_1_reg_22497(5),
      Q => or_ln127_4_reg_22621(6),
      R => '0'
    );
\or_ln127_4_reg_22621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_1_reg_22497(6),
      Q => or_ln127_4_reg_22621(7),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_2_reg_22409(7),
      Q => or_ln127_6_reg_22669(0),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_2_reg_22409(0),
      Q => or_ln127_6_reg_22669(1),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln127_6_fu_2862_p3(2),
      Q => or_ln127_6_reg_22669(2),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln127_6_fu_2862_p3(3),
      Q => or_ln127_6_reg_22669(3),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln127_6_fu_2862_p3(4),
      Q => or_ln127_6_reg_22669(4),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_2_reg_22409(4),
      Q => or_ln127_6_reg_22669(5),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_2_reg_22409(5),
      Q => or_ln127_6_reg_22669(6),
      R => '0'
    );
\or_ln127_6_reg_22669_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_2_reg_22409(6),
      Q => or_ln127_6_reg_22669(7),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q2(6),
      Q => or_ln127_87_reg_24431(0),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q2(7),
      Q => or_ln127_87_reg_24431(1),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_412,
      Q => or_ln127_87_reg_24431(2),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_393,
      Q => or_ln127_87_reg_24431(3),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_323,
      Q => or_ln127_87_reg_24431(4),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_324,
      Q => or_ln127_87_reg_24431(5),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q2(4),
      Q => or_ln127_87_reg_24431(6),
      R => '0'
    );
\or_ln127_87_reg_24431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q2(5),
      Q => or_ln127_87_reg_24431(7),
      R => '0'
    );
\or_ln127_88_reg_24442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_342,
      Q => or_ln127_88_reg_24442(2),
      R => '0'
    );
\or_ln127_88_reg_24442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_341,
      Q => or_ln127_88_reg_24442(3),
      R => '0'
    );
\or_ln127_88_reg_24442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_340,
      Q => or_ln127_88_reg_24442(4),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q3(6),
      Q => or_ln127_89_reg_24447(0),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q3(7),
      Q => or_ln127_89_reg_24447(1),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_411,
      Q => or_ln127_89_reg_24447(2),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_410,
      Q => or_ln127_89_reg_24447(3),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_389,
      Q => or_ln127_89_reg_24447(4),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_49,
      Q => or_ln127_89_reg_24447(5),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q3(4),
      Q => or_ln127_89_reg_24447(6),
      R => '0'
    );
\or_ln127_89_reg_24447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q3(5),
      Q => or_ln127_89_reg_24447(7),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q3(7),
      Q => or_ln127_90_reg_24452(1),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_327,
      Q => or_ln127_90_reg_24452(2),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_326,
      Q => or_ln127_90_reg_24452(3),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_325,
      Q => or_ln127_90_reg_24452(4),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_301,
      Q => or_ln127_90_reg_24452(5),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q3(4),
      Q => or_ln127_90_reg_24452(6),
      R => '0'
    );
\or_ln127_90_reg_24452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q3(5),
      Q => or_ln127_90_reg_24452(7),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_3_reg_22564(6),
      Q => or_ln127_9_reg_22743(0),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_3_reg_22564(7),
      Q => or_ln127_9_reg_22743(1),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_9_fu_3112_p3(2),
      Q => or_ln127_9_reg_22743(2),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_9_fu_3112_p3(3),
      Q => or_ln127_9_reg_22743(3),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_9_fu_3112_p3(4),
      Q => or_ln127_9_reg_22743(4),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_9_fu_3112_p3(5),
      Q => or_ln127_9_reg_22743(5),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_3_reg_22564(4),
      Q => or_ln127_9_reg_22743(6),
      R => '0'
    );
\or_ln127_9_reg_22743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_3_reg_22564(5),
      Q => or_ln127_9_reg_22743(7),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_7_reg_22632(6),
      Q => or_ln127_s_reg_22748(0),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_7_reg_22632(7),
      Q => or_ln127_s_reg_22748(1),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(2),
      Q => or_ln127_s_reg_22748(2),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(3),
      Q => or_ln127_s_reg_22748(3),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(4),
      Q => or_ln127_s_reg_22748(4),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(5),
      Q => or_ln127_s_reg_22748(5),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(6),
      Q => or_ln127_s_reg_22748(6),
      R => '0'
    );
\or_ln127_s_reg_22748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_s_fu_3118_p3(7),
      Q => or_ln127_s_reg_22748(7),
      R => '0'
    );
\or_ln_reg_22674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_s_reg_22440(7),
      Q => or_ln_reg_22674(0),
      R => '0'
    );
\or_ln_reg_22674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(1),
      Q => or_ln_reg_22674(1),
      R => '0'
    );
\or_ln_reg_22674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(2),
      Q => or_ln_reg_22674(2),
      R => '0'
    );
\or_ln_reg_22674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(3),
      Q => or_ln_reg_22674(3),
      R => '0'
    );
\or_ln_reg_22674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(4),
      Q => or_ln_reg_22674(4),
      R => '0'
    );
\or_ln_reg_22674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(5),
      Q => or_ln_reg_22674(5),
      R => '0'
    );
\or_ln_reg_22674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(6),
      Q => or_ln_reg_22674(6),
      R => '0'
    );
\or_ln_reg_22674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln_fu_2868_p3(7),
      Q => or_ln_reg_22674(7),
      R => '0'
    );
\pt_load_10_reg_22549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(0),
      Q => pt_load_10_reg_22549(0),
      R => '0'
    );
\pt_load_10_reg_22549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(1),
      Q => pt_load_10_reg_22549(1),
      R => '0'
    );
\pt_load_10_reg_22549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(2),
      Q => pt_load_10_reg_22549(2),
      R => '0'
    );
\pt_load_10_reg_22549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(3),
      Q => pt_load_10_reg_22549(3),
      R => '0'
    );
\pt_load_10_reg_22549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(4),
      Q => pt_load_10_reg_22549(4),
      R => '0'
    );
\pt_load_10_reg_22549_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(5),
      Q => pt_load_10_reg_22549(5),
      R => '0'
    );
\pt_load_10_reg_22549_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(6),
      Q => pt_load_10_reg_22549(6),
      R => '0'
    );
\pt_load_10_reg_22549_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_123,
      D => pt_q0(7),
      Q => pt_load_10_reg_22549(7),
      R => '0'
    );
\pt_load_11_reg_22585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(0),
      Q => pt_load_11_reg_22585(0),
      R => '0'
    );
\pt_load_11_reg_22585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(1),
      Q => pt_load_11_reg_22585(1),
      R => '0'
    );
\pt_load_11_reg_22585_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(2),
      Q => pt_load_11_reg_22585(2),
      R => '0'
    );
\pt_load_11_reg_22585_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(3),
      Q => pt_load_11_reg_22585(3),
      R => '0'
    );
\pt_load_11_reg_22585_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(4),
      Q => pt_load_11_reg_22585(4),
      R => '0'
    );
\pt_load_11_reg_22585_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(5),
      Q => pt_load_11_reg_22585(5),
      R => '0'
    );
\pt_load_11_reg_22585_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(6),
      Q => pt_load_11_reg_22585(6),
      R => '0'
    );
\pt_load_11_reg_22585_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01529_out,
      D => pt_q0(7),
      Q => pt_load_11_reg_22585(7),
      R => '0'
    );
\pt_load_1_reg_22394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(0),
      Q => pt_load_1_reg_22394(0),
      R => '0'
    );
\pt_load_1_reg_22394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(1),
      Q => pt_load_1_reg_22394(1),
      R => '0'
    );
\pt_load_1_reg_22394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(2),
      Q => pt_load_1_reg_22394(2),
      R => '0'
    );
\pt_load_1_reg_22394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(3),
      Q => pt_load_1_reg_22394(3),
      R => '0'
    );
\pt_load_1_reg_22394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(4),
      Q => pt_load_1_reg_22394(4),
      R => '0'
    );
\pt_load_1_reg_22394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(5),
      Q => pt_load_1_reg_22394(5),
      R => '0'
    );
\pt_load_1_reg_22394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(6),
      Q => pt_load_1_reg_22394(6),
      R => '0'
    );
\pt_load_1_reg_22394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce01,
      D => pt_q0(7),
      Q => pt_load_1_reg_22394(7),
      R => '0'
    );
\pt_load_2_reg_22425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(0),
      Q => pt_load_2_reg_22425(0),
      R => '0'
    );
\pt_load_2_reg_22425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(1),
      Q => pt_load_2_reg_22425(1),
      R => '0'
    );
\pt_load_2_reg_22425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(2),
      Q => pt_load_2_reg_22425(2),
      R => '0'
    );
\pt_load_2_reg_22425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(3),
      Q => pt_load_2_reg_22425(3),
      R => '0'
    );
\pt_load_2_reg_22425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(4),
      Q => pt_load_2_reg_22425(4),
      R => '0'
    );
\pt_load_2_reg_22425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(5),
      Q => pt_load_2_reg_22425(5),
      R => '0'
    );
\pt_load_2_reg_22425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(6),
      Q => pt_load_2_reg_22425(6),
      R => '0'
    );
\pt_load_2_reg_22425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce04,
      D => pt_q0(7),
      Q => pt_load_2_reg_22425(7),
      R => '0'
    );
\pt_load_3_reg_22456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(0),
      Q => pt_load_3_reg_22456(0),
      R => '0'
    );
\pt_load_3_reg_22456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(1),
      Q => pt_load_3_reg_22456(1),
      R => '0'
    );
\pt_load_3_reg_22456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(2),
      Q => pt_load_3_reg_22456(2),
      R => '0'
    );
\pt_load_3_reg_22456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(3),
      Q => pt_load_3_reg_22456(3),
      R => '0'
    );
\pt_load_3_reg_22456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(4),
      Q => pt_load_3_reg_22456(4),
      R => '0'
    );
\pt_load_3_reg_22456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(5),
      Q => pt_load_3_reg_22456(5),
      R => '0'
    );
\pt_load_3_reg_22456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(6),
      Q => pt_load_3_reg_22456(6),
      R => '0'
    );
\pt_load_3_reg_22456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_124,
      D => pt_q0(7),
      Q => pt_load_3_reg_22456(7),
      R => '0'
    );
\pt_load_8_reg_22487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(0),
      Q => pt_load_8_reg_22487(0),
      R => '0'
    );
\pt_load_8_reg_22487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(1),
      Q => pt_load_8_reg_22487(1),
      R => '0'
    );
\pt_load_8_reg_22487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(2),
      Q => pt_load_8_reg_22487(2),
      R => '0'
    );
\pt_load_8_reg_22487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(3),
      Q => pt_load_8_reg_22487(3),
      R => '0'
    );
\pt_load_8_reg_22487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(4),
      Q => pt_load_8_reg_22487(4),
      R => '0'
    );
\pt_load_8_reg_22487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(5),
      Q => pt_load_8_reg_22487(5),
      R => '0'
    );
\pt_load_8_reg_22487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(6),
      Q => pt_load_8_reg_22487(6),
      R => '0'
    );
\pt_load_8_reg_22487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce012,
      D => pt_q0(7),
      Q => pt_load_8_reg_22487(7),
      R => '0'
    );
\pt_load_9_reg_22518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(0),
      Q => pt_load_9_reg_22518(0),
      R => '0'
    );
\pt_load_9_reg_22518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(1),
      Q => pt_load_9_reg_22518(1),
      R => '0'
    );
\pt_load_9_reg_22518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(2),
      Q => pt_load_9_reg_22518(2),
      R => '0'
    );
\pt_load_9_reg_22518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(3),
      Q => pt_load_9_reg_22518(3),
      R => '0'
    );
\pt_load_9_reg_22518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(4),
      Q => pt_load_9_reg_22518(4),
      R => '0'
    );
\pt_load_9_reg_22518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(5),
      Q => pt_load_9_reg_22518(5),
      R => '0'
    );
\pt_load_9_reg_22518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(6),
      Q => pt_load_9_reg_22518(6),
      R => '0'
    );
\pt_load_9_reg_22518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_94,
      D => pt_q0(7),
      Q => pt_load_9_reg_22518(7),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(0),
      Q => pt_load_reg_22379_pp0_iter1_reg(0),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(1),
      Q => pt_load_reg_22379_pp0_iter1_reg(1),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(2),
      Q => pt_load_reg_22379_pp0_iter1_reg(2),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(3),
      Q => pt_load_reg_22379_pp0_iter1_reg(3),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(4),
      Q => pt_load_reg_22379_pp0_iter1_reg(4),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(5),
      Q => pt_load_reg_22379_pp0_iter1_reg(5),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(6),
      Q => pt_load_reg_22379_pp0_iter1_reg(6),
      R => '0'
    );
\pt_load_reg_22379_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => pt_load_reg_22379(7),
      Q => pt_load_reg_22379_pp0_iter1_reg(7),
      R => '0'
    );
\pt_load_reg_22379_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(0),
      Q => pt_load_reg_22379(0),
      R => '0'
    );
\pt_load_reg_22379_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(1),
      Q => pt_load_reg_22379(1),
      R => '0'
    );
\pt_load_reg_22379_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(2),
      Q => pt_load_reg_22379(2),
      R => '0'
    );
\pt_load_reg_22379_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(3),
      Q => pt_load_reg_22379(3),
      R => '0'
    );
\pt_load_reg_22379_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(4),
      Q => pt_load_reg_22379(4),
      R => '0'
    );
\pt_load_reg_22379_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(5),
      Q => pt_load_reg_22379(5),
      R => '0'
    );
\pt_load_reg_22379_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(6),
      Q => pt_load_reg_22379(6),
      R => '0'
    );
\pt_load_reg_22379_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pt_ce011,
      D => pt_q0(7),
      Q => pt_load_reg_22379(7),
      R => '0'
    );
\reg_1816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(0),
      Q => reg_1816(0),
      R => '0'
    );
\reg_1816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(1),
      Q => reg_1816(1),
      R => '0'
    );
\reg_1816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(2),
      Q => reg_1816(2),
      R => '0'
    );
\reg_1816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(3),
      Q => reg_1816(3),
      R => '0'
    );
\reg_1816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(4),
      Q => reg_1816(4),
      R => '0'
    );
\reg_1816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(5),
      Q => reg_1816(5),
      R => '0'
    );
\reg_1816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(6),
      Q => reg_1816(6),
      R => '0'
    );
\reg_1816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18160,
      D => clefia_s0_q4(7),
      Q => reg_1816(7),
      R => '0'
    );
\reg_1820[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF88888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1820[7]_i_3_n_0\
    );
\reg_1820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_86,
      Q => reg_1820(0),
      R => '0'
    );
\reg_1820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_85,
      Q => reg_1820(1),
      R => '0'
    );
\reg_1820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_84,
      Q => reg_1820(2),
      R => '0'
    );
\reg_1820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_83,
      Q => reg_1820(3),
      R => '0'
    );
\reg_1820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_82,
      Q => reg_1820(4),
      R => '0'
    );
\reg_1820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_81,
      Q => reg_1820(5),
      R => '0'
    );
\reg_1820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_80,
      Q => reg_1820(6),
      R => '0'
    );
\reg_1820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_97,
      D => clefia_s1_U_n_79,
      Q => reg_1820(7),
      R => '0'
    );
\reg_1825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_98,
      Q => reg_1825(0),
      R => '0'
    );
\reg_1825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_97,
      Q => reg_1825(1),
      R => '0'
    );
\reg_1825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_96,
      Q => reg_1825(2),
      R => '0'
    );
\reg_1825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_95,
      Q => reg_1825(3),
      R => '0'
    );
\reg_1825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_94,
      Q => reg_1825(4),
      R => '0'
    );
\reg_1825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_93,
      Q => reg_1825(5),
      R => '0'
    );
\reg_1825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_92,
      Q => reg_1825(6),
      R => '0'
    );
\reg_1825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_109,
      D => clefia_s0_U_n_91,
      Q => reg_1825(7),
      R => '0'
    );
\reg_1832[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5D5FFD5D5D5"
    )
        port map (
      I0 => \reg_1854[7]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I5 => ap_CS_fsm_pp0_stage12,
      O => \reg_1832[7]_i_3_n_0\
    );
\reg_1832[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \reg_1832[7]_i_4_n_0\
    );
\reg_1832[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAC0C0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      O => \reg_1832[7]_i_6_n_0\
    );
\reg_1832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_46,
      Q => reg_1832(0),
      R => '0'
    );
\reg_1832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_45,
      Q => reg_1832(1),
      R => '0'
    );
\reg_1832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_44,
      Q => reg_1832(2),
      R => '0'
    );
\reg_1832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_43,
      Q => reg_1832(3),
      R => '0'
    );
\reg_1832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_42,
      Q => reg_1832(4),
      R => '0'
    );
\reg_1832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_41,
      Q => reg_1832(5),
      R => '0'
    );
\reg_1832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_40,
      Q => reg_1832(6),
      R => '0'
    );
\reg_1832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_106,
      D => clefia_s1_U_n_39,
      Q => reg_1832(7),
      R => '0'
    );
\reg_1839[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707070"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I2 => \reg_1846[7]_i_6_n_0\,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1839[7]_i_3_n_0\
    );
\reg_1839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_54,
      Q => reg_1839(0),
      R => '0'
    );
\reg_1839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_53,
      Q => reg_1839(1),
      R => '0'
    );
\reg_1839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_52,
      Q => reg_1839(2),
      R => '0'
    );
\reg_1839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_51,
      Q => reg_1839(3),
      R => '0'
    );
\reg_1839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_50,
      Q => reg_1839(4),
      R => '0'
    );
\reg_1839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_49,
      Q => reg_1839(5),
      R => '0'
    );
\reg_1839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_48,
      Q => reg_1839(6),
      R => '0'
    );
\reg_1839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_102,
      D => clefia_s1_U_n_47,
      Q => reg_1839(7),
      R => '0'
    );
\reg_1846[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1846[3]_i_3_n_0\
    );
\reg_1846[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333077700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => \reg_1846[7]_i_6_n_0\,
      O => \reg_1846[7]_i_3_n_0\
    );
\reg_1846[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00153F3F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1846[7]_i_4_n_0\
    );
\reg_1846[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \reg_1846[7]_i_6_n_0\
    );
\reg_1846[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003F153F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \reg_1846[7]_i_7_n_0\
    );
\reg_1846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_90,
      Q => \reg_1846_reg_n_0_[0]\,
      R => '0'
    );
\reg_1846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_89,
      Q => \reg_1846_reg_n_0_[1]\,
      R => '0'
    );
\reg_1846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_88,
      Q => \reg_1846_reg_n_0_[2]\,
      R => '0'
    );
\reg_1846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_87,
      Q => \reg_1846_reg_n_0_[3]\,
      R => '0'
    );
\reg_1846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_86,
      Q => \reg_1846_reg_n_0_[4]\,
      R => '0'
    );
\reg_1846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_85,
      Q => \reg_1846_reg_n_0_[5]\,
      R => '0'
    );
\reg_1846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_84,
      Q => \reg_1846_reg_n_0_[6]\,
      R => '0'
    );
\reg_1846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1846,
      D => clefia_s0_U_n_83,
      Q => \reg_1846_reg_n_0_[7]\,
      R => '0'
    );
\reg_1854[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage7,
      I4 => \reg_1854[7]_i_4_n_0\,
      I5 => \reg_1854[7]_i_6_n_0\,
      O => \reg_1854[7]_i_3_n_0\
    );
\reg_1854[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage4,
      O => \reg_1854[7]_i_4_n_0\
    );
\reg_1854[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I3 => ap_CS_fsm_pp0_stage7,
      O => \reg_1854[7]_i_5_n_0\
    );
\reg_1854[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003F3F00153F3F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I5 => ap_CS_fsm_pp0_stage5,
      O => \reg_1854[7]_i_6_n_0\
    );
\reg_1854[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003F153F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => \reg_1854[7]_i_8_n_0\
    );
\reg_1854[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      O => \reg_1854[7]_i_9_n_0\
    );
\reg_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_78,
      Q => \reg_1854_reg_n_0_[0]\,
      R => '0'
    );
\reg_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_77,
      Q => \reg_1854_reg_n_0_[1]\,
      R => '0'
    );
\reg_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_76,
      Q => \reg_1854_reg_n_0_[2]\,
      R => '0'
    );
\reg_1854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_75,
      Q => \reg_1854_reg_n_0_[3]\,
      R => '0'
    );
\reg_1854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_74,
      Q => \reg_1854_reg_n_0_[4]\,
      R => '0'
    );
\reg_1854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_73,
      Q => \reg_1854_reg_n_0_[5]\,
      R => '0'
    );
\reg_1854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_72,
      Q => \reg_1854_reg_n_0_[6]\,
      R => '0'
    );
\reg_1854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => control_s_axi_U_n_125,
      D => clefia_s1_U_n_71,
      Q => \reg_1854_reg_n_0_[7]\,
      R => '0'
    );
\reg_1862[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I4 => \reg_1896[7]_i_4_n_0\,
      I5 => \reg_1846[7]_i_4_n_0\,
      O => \reg_1862[3]_i_3_n_0\
    );
\reg_1862[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I5 => ap_CS_fsm_pp0_stage14,
      O => \reg_1862[6]_i_3_n_0\
    );
\reg_1862[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003F153F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I3 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => control_s_axi_U_n_117,
      O => \reg_1862[7]_i_3_n_0\
    );
\reg_1862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_81,
      Q => \reg_1862_reg_n_0_[0]\,
      R => '0'
    );
\reg_1862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_80,
      Q => \reg_1862_reg_n_0_[1]\,
      R => '0'
    );
\reg_1862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_79,
      Q => \reg_1862_reg_n_0_[2]\,
      R => '0'
    );
\reg_1862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_78,
      Q => \reg_1862_reg_n_0_[3]\,
      R => '0'
    );
\reg_1862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_77,
      Q => \reg_1862_reg_n_0_[4]\,
      R => '0'
    );
\reg_1862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_76,
      Q => \reg_1862_reg_n_0_[5]\,
      R => '0'
    );
\reg_1862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_75,
      Q => \reg_1862_reg_n_0_[6]\,
      R => '0'
    );
\reg_1862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1862,
      D => clefia_s0_U_n_74,
      Q => \reg_1862_reg_n_0_[7]\,
      R => '0'
    );
\reg_1870[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \reg_1877[7]_i_1_n_0\,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => control_s_axi_U_n_117,
      O => \reg_1870[7]_i_1_n_0\
    );
\reg_1870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(0),
      Q => reg_1870(0),
      R => '0'
    );
\reg_1870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(1),
      Q => reg_1870(1),
      R => '0'
    );
\reg_1870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(2),
      Q => reg_1870(2),
      R => '0'
    );
\reg_1870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(3),
      Q => reg_1870(3),
      R => '0'
    );
\reg_1870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(4),
      Q => reg_1870(4),
      R => '0'
    );
\reg_1870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(5),
      Q => reg_1870(5),
      R => '0'
    );
\reg_1870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(6),
      Q => reg_1870(6),
      R => '0'
    );
\reg_1870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => p_1_in(7),
      Q => reg_1870(7),
      R => '0'
    );
\reg_1877[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => \reg_1846[7]_i_4_n_0\,
      I3 => \reg_1901[7]_i_3_n_0\,
      O => \reg_1877[7]_i_1_n_0\
    );
\reg_1877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_73,
      Q => \reg_1877_reg_n_0_[0]\,
      R => '0'
    );
\reg_1877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_72,
      Q => \reg_1877_reg_n_0_[1]\,
      R => '0'
    );
\reg_1877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_71,
      Q => \reg_1877_reg_n_0_[2]\,
      R => '0'
    );
\reg_1877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_70,
      Q => \reg_1877_reg_n_0_[3]\,
      R => '0'
    );
\reg_1877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_69,
      Q => \reg_1877_reg_n_0_[4]\,
      R => '0'
    );
\reg_1877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_68,
      Q => \reg_1877_reg_n_0_[5]\,
      R => '0'
    );
\reg_1877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_67,
      Q => \reg_1877_reg_n_0_[6]\,
      R => '0'
    );
\reg_1877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1877[7]_i_1_n_0\,
      D => clefia_s0_U_n_66,
      Q => \reg_1877_reg_n_0_[7]\,
      R => '0'
    );
\reg_1883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_70,
      Q => reg_1883(0),
      R => '0'
    );
\reg_1883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_69,
      Q => reg_1883(1),
      R => '0'
    );
\reg_1883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_68,
      Q => reg_1883(2),
      R => '0'
    );
\reg_1883_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_67,
      Q => reg_1883(3),
      R => '0'
    );
\reg_1883_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_66,
      Q => reg_1883(4),
      R => '0'
    );
\reg_1883_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_65,
      Q => reg_1883(5),
      R => '0'
    );
\reg_1883_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_64,
      Q => reg_1883(6),
      R => '0'
    );
\reg_1883_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1870[7]_i_1_n_0\,
      D => clefia_s1_U_n_63,
      Q => reg_1883(7),
      R => '0'
    );
\reg_1890[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => \reg_1896[7]_i_1_n_0\,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_CS_fsm_pp0_stage13,
      O => \reg_1890[7]_i_1_n_0\
    );
\reg_1890[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_CS_fsm_pp0_stage5,
      O => \reg_1890[7]_i_3_n_0\
    );
\reg_1890[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_enable_reg_pp0_iter2,
      O => \reg_1890[7]_i_4_n_0\
    );
\reg_1890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_62,
      Q => reg_1890(0),
      R => '0'
    );
\reg_1890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_61,
      Q => reg_1890(1),
      R => '0'
    );
\reg_1890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_60,
      Q => reg_1890(2),
      R => '0'
    );
\reg_1890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_59,
      Q => reg_1890(3),
      R => '0'
    );
\reg_1890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_58,
      Q => reg_1890(4),
      R => '0'
    );
\reg_1890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_57,
      Q => reg_1890(5),
      R => '0'
    );
\reg_1890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_56,
      Q => reg_1890(6),
      R => '0'
    );
\reg_1890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1890[7]_i_1_n_0\,
      D => clefia_s1_U_n_55,
      Q => reg_1890(7),
      R => '0'
    );
\reg_1896[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_1896[7]_i_3_n_0\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1896[7]_i_1_n_0\
    );
\reg_1896[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => \reg_1896[7]_i_4_n_0\,
      O => \reg_1896[7]_i_3_n_0\
    );
\reg_1896[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFECCFA00FA00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I4 => ap_CS_fsm_pp0_stage12,
      I5 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1896[7]_i_4_n_0\
    );
\reg_1896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_94,
      Q => \reg_1896_reg_n_0_[0]\,
      R => '0'
    );
\reg_1896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_93,
      Q => \reg_1896_reg_n_0_[1]\,
      R => '0'
    );
\reg_1896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_92,
      Q => \reg_1896_reg_n_0_[2]\,
      R => '0'
    );
\reg_1896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_91,
      Q => \reg_1896_reg_n_0_[3]\,
      R => '0'
    );
\reg_1896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_90,
      Q => \reg_1896_reg_n_0_[4]\,
      R => '0'
    );
\reg_1896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_89,
      Q => \reg_1896_reg_n_0_[5]\,
      R => '0'
    );
\reg_1896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_88,
      Q => \reg_1896_reg_n_0_[6]\,
      R => '0'
    );
\reg_1896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1896[7]_i_1_n_0\,
      D => clefia_s1_U_n_87,
      Q => \reg_1896_reg_n_0_[7]\,
      R => '0'
    );
\reg_1901[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => \reg_1901[7]_i_3_n_0\,
      O => \reg_1901[7]_i_1_n_0\
    );
\reg_1901[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_1896[7]_i_4_n_0\,
      I1 => ap_enable_reg_pp0_iter2_reg_rep_n_0,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => \reg_1901[7]_i_3_n_0\
    );
\reg_1901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_65,
      Q => reg_1901(0),
      R => '0'
    );
\reg_1901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_64,
      Q => reg_1901(1),
      R => '0'
    );
\reg_1901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_63,
      Q => reg_1901(2),
      R => '0'
    );
\reg_1901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_62,
      Q => reg_1901(3),
      R => '0'
    );
\reg_1901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_61,
      Q => reg_1901(4),
      R => '0'
    );
\reg_1901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_60,
      Q => reg_1901(5),
      R => '0'
    );
\reg_1901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_59,
      Q => reg_1901(6),
      R => '0'
    );
\reg_1901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_1901[7]_i_1_n_0\,
      D => clefia_s0_U_n_58,
      Q => reg_1901(7),
      R => '0'
    );
\reg_1906[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_enable_reg_pp0_iter1_reg_rep_n_0,
      O => reg_188313_out
    );
\reg_1906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(0),
      Q => reg_1906(0),
      R => '0'
    );
\reg_1906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(1),
      Q => reg_1906(1),
      R => '0'
    );
\reg_1906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(2),
      Q => reg_1906(2),
      R => '0'
    );
\reg_1906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(3),
      Q => reg_1906(3),
      R => '0'
    );
\reg_1906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(4),
      Q => reg_1906(4),
      R => '0'
    );
\reg_1906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(5),
      Q => reg_1906(5),
      R => '0'
    );
\reg_1906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(6),
      Q => reg_1906(6),
      R => '0'
    );
\reg_1906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_188313_out,
      D => q0_reg_1(7),
      Q => reg_1906(7),
      R => '0'
    );
\tmp_149_reg_23293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q2(5),
      Q => or_ln127_28_fu_7184_p3(0),
      R => '0'
    );
\tmp_159_reg_23319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q2(5),
      Q => or_ln127_30_fu_7196_p3(0),
      R => '0'
    );
\tmp_175_reg_23195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg_0(6),
      Q => or_ln127_34_fu_6240_p3(0),
      R => '0'
    );
\tmp_189_reg_23481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q2(5),
      Q => or_ln127_36_fu_8316_p3(0),
      R => '0'
    );
\tmp_199_reg_23507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q2(5),
      Q => or_ln127_38_fu_8328_p3(0),
      R => '0'
    );
\tmp_215_reg_23383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg_0(6),
      Q => or_ln127_42_fu_7372_p3(0),
      R => '0'
    );
\tmp_229_reg_23669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q2(5),
      Q => or_ln127_44_fu_9448_p3(0),
      R => '0'
    );
\tmp_239_reg_23695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q2(5),
      Q => or_ln127_46_fu_9460_p3(0),
      R => '0'
    );
\tmp_255_reg_23571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg_0(6),
      Q => or_ln127_50_fu_8504_p3(0),
      R => '0'
    );
\tmp_269_reg_23857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q2(5),
      Q => or_ln127_52_fu_10580_p3(0),
      R => '0'
    );
\tmp_279_reg_23883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q2(5),
      Q => or_ln127_54_fu_10592_p3(0),
      R => '0'
    );
\tmp_295_reg_23759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg_0(6),
      Q => or_ln127_58_fu_9636_p3(0),
      R => '0'
    );
\tmp_315_reg_24061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q3(5),
      Q => or_ln127_61_fu_11718_p3(0),
      R => '0'
    );
\tmp_335_reg_23947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg_0(6),
      Q => or_ln127_66_fu_10768_p3(0),
      R => '0'
    );
\tmp_349_reg_24221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg(5),
      Q => or_ln127_68_fu_12613_p3(0),
      R => '0'
    );
\tmp_369_reg_24109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg_1(6),
      Q => or_ln127_72_fu_11888_p3(0),
      R => '0'
    );
\tmp_389_reg_24410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q4(5),
      Q => or_ln127_76_fu_14139_p3(0),
      R => '0'
    );
\tmp_421_reg_24530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q3(5),
      Q => or_ln127_83_fu_15111_p3(0),
      R => '0'
    );
\tmp_469_reg_24740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q2(5),
      Q => or_ln127_92_fu_16249_p3(0),
      R => '0'
    );
\tmp_479_reg_24766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q2(5),
      Q => or_ln127_94_fu_16261_p3(0),
      R => '0'
    );
\tmp_485_reg_24600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg(6),
      Q => or_ln127_95_fu_15287_p3(0),
      R => '0'
    );
\tmp_501_reg_24906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q3(5),
      Q => or_ln127_99_fu_17375_p3(0),
      R => '0'
    );
\tmp_549_reg_25116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q2(5),
      Q => or_ln127_108_fu_18513_p3(0),
      R => '0'
    );
\tmp_559_reg_25142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q2(5),
      Q => or_ln127_110_fu_18525_p3(0),
      R => '0'
    );
\tmp_55_reg_22733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q4(6),
      Q => or_ln127_10_fu_3386_p3(0),
      R => '0'
    );
\tmp_565_reg_24976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg(6),
      Q => or_ln127_111_fu_17551_p3(0),
      R => '0'
    );
\tmp_581_reg_25282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q3(5),
      Q => or_ln127_115_fu_19639_p3(0),
      R => '0'
    );
\tmp_645_reg_25357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg(6),
      Q => or_ln127_127_fu_19815_p3(0),
      R => '0'
    );
\tmp_661_reg_25638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg(5),
      Q => or_ln127_131_fu_21579_p3(0),
      R => '0'
    );
\tmp_701_reg_25731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg(5),
      Q => or_ln127_139_fu_22234_p3(0),
      R => '0'
    );
\tmp_715_reg_25763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg_0(5),
      Q => or_ln127_141_fu_22246_p3(0),
      R => '0'
    );
\trunc_ln127_102_reg_23336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_39_fu_7354_p3(2),
      R => '0'
    );
\trunc_ln127_102_reg_23336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_39_fu_7354_p3(3),
      R => '0'
    );
\trunc_ln127_102_reg_23336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_39_fu_7354_p3(4),
      R => '0'
    );
\trunc_ln127_104_reg_23352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_40_fu_7360_p3(2),
      R => '0'
    );
\trunc_ln127_104_reg_23352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_40_fu_7360_p3(3),
      R => '0'
    );
\trunc_ln127_104_reg_23352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_40_fu_7360_p3(4),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg(7),
      Q => or_ln127_41_fu_7366_p3(1),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_408,
      Q => or_ln127_41_fu_7366_p3(2),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_407,
      Q => or_ln127_41_fu_7366_p3(3),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_406,
      Q => or_ln127_41_fu_7366_p3(4),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_437,
      Q => or_ln127_41_fu_7366_p3(5),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg(4),
      Q => or_ln127_41_fu_7366_p3(6),
      R => '0'
    );
\trunc_ln127_106_reg_23368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg(5),
      Q => or_ln127_41_fu_7366_p3(7),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg_0(7),
      Q => or_ln127_42_fu_7372_p3(1),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_42_fu_7372_p3(2),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_42_fu_7372_p3(3),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_42_fu_7372_p3(4),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_308,
      Q => or_ln127_42_fu_7372_p3(5),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg_0(4),
      Q => or_ln127_42_fu_7372_p3(6),
      R => '0'
    );
\trunc_ln127_107_reg_23378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg_0(5),
      Q => or_ln127_42_fu_7372_p3(7),
      R => '0'
    );
\trunc_ln127_10_reg_22570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_481,
      Q => or_ln127_9_fu_3112_p3(2),
      R => '0'
    );
\trunc_ln127_10_reg_22570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_480,
      Q => or_ln127_9_fu_3112_p3(3),
      R => '0'
    );
\trunc_ln127_10_reg_22570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_479,
      Q => or_ln127_9_fu_3112_p3(4),
      R => '0'
    );
\trunc_ln127_10_reg_22570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_9_fu_3112_p3(5),
      R => '0'
    );
\trunc_ln127_110_reg_23642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_43_fu_9442_p3(2),
      R => '0'
    );
\trunc_ln127_110_reg_23642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_43_fu_9442_p3(3),
      R => '0'
    );
\trunc_ln127_110_reg_23642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_390,
      Q => or_ln127_43_fu_9442_p3(4),
      R => '0'
    );
\trunc_ln127_110_reg_23642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_389,
      Q => or_ln127_43_fu_9442_p3(5),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q2(6),
      Q => or_ln127_44_fu_9448_p3(1),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_449,
      Q => or_ln127_44_fu_9448_p3(2),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_448,
      Q => or_ln127_44_fu_9448_p3(3),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_447,
      Q => or_ln127_44_fu_9448_p3(4),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_323,
      Q => or_ln127_44_fu_9448_p3(5),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_324,
      Q => or_ln127_44_fu_9448_p3(6),
      R => '0'
    );
\trunc_ln127_114_reg_23664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q2(4),
      Q => or_ln127_44_fu_9448_p3(7),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_331,
      Q => or_ln127_45_fu_9454_p3(2),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_330,
      Q => or_ln127_45_fu_9454_p3(3),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_329,
      Q => or_ln127_45_fu_9454_p3(4),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_325,
      Q => or_ln127_45_fu_9454_p3(5),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_301,
      Q => or_ln127_45_fu_9454_p3(6),
      R => '0'
    );
\trunc_ln127_117_reg_23680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q3(4),
      Q => or_ln127_45_fu_9454_p3(7),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q2(6),
      Q => or_ln127_46_fu_9460_p3(1),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_362,
      Q => or_ln127_46_fu_9460_p3(2),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_361,
      Q => or_ln127_46_fu_9460_p3(3),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_360,
      Q => or_ln127_46_fu_9460_p3(4),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_340,
      Q => or_ln127_46_fu_9460_p3(5),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_343,
      Q => or_ln127_46_fu_9460_p3(6),
      R => '0'
    );
\trunc_ln127_119_reg_23690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q2(4),
      Q => or_ln127_46_fu_9460_p3(7),
      R => '0'
    );
\trunc_ln127_122_reg_23524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_47_fu_8486_p3(2),
      R => '0'
    );
\trunc_ln127_122_reg_23524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_47_fu_8486_p3(3),
      R => '0'
    );
\trunc_ln127_122_reg_23524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_47_fu_8486_p3(4),
      R => '0'
    );
\trunc_ln127_124_reg_23540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_48_fu_8492_p3(2),
      R => '0'
    );
\trunc_ln127_124_reg_23540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_48_fu_8492_p3(3),
      R => '0'
    );
\trunc_ln127_124_reg_23540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_48_fu_8492_p3(4),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg(7),
      Q => or_ln127_49_fu_8498_p3(1),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_408,
      Q => or_ln127_49_fu_8498_p3(2),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_407,
      Q => or_ln127_49_fu_8498_p3(3),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_406,
      Q => or_ln127_49_fu_8498_p3(4),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_437,
      Q => or_ln127_49_fu_8498_p3(5),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg(4),
      Q => or_ln127_49_fu_8498_p3(6),
      R => '0'
    );
\trunc_ln127_126_reg_23556_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg(5),
      Q => or_ln127_49_fu_8498_p3(7),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg_0(7),
      Q => or_ln127_50_fu_8504_p3(1),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_50_fu_8504_p3(2),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_50_fu_8504_p3(3),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_50_fu_8504_p3(4),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_308,
      Q => or_ln127_50_fu_8504_p3(5),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg_0(4),
      Q => or_ln127_50_fu_8504_p3(6),
      R => '0'
    );
\trunc_ln127_127_reg_23566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg_0(5),
      Q => or_ln127_50_fu_8504_p3(7),
      R => '0'
    );
\trunc_ln127_130_reg_23830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_51_fu_10574_p3(2),
      R => '0'
    );
\trunc_ln127_130_reg_23830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_51_fu_10574_p3(3),
      R => '0'
    );
\trunc_ln127_130_reg_23830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_390,
      Q => or_ln127_51_fu_10574_p3(4),
      R => '0'
    );
\trunc_ln127_130_reg_23830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_389,
      Q => or_ln127_51_fu_10574_p3(5),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q2(6),
      Q => or_ln127_52_fu_10580_p3(1),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_449,
      Q => or_ln127_52_fu_10580_p3(2),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_448,
      Q => or_ln127_52_fu_10580_p3(3),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_447,
      Q => or_ln127_52_fu_10580_p3(4),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_323,
      Q => or_ln127_52_fu_10580_p3(5),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_324,
      Q => or_ln127_52_fu_10580_p3(6),
      R => '0'
    );
\trunc_ln127_134_reg_23852_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q2(4),
      Q => or_ln127_52_fu_10580_p3(7),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_331,
      Q => or_ln127_53_fu_10586_p3(2),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_330,
      Q => or_ln127_53_fu_10586_p3(3),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_329,
      Q => or_ln127_53_fu_10586_p3(4),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_325,
      Q => or_ln127_53_fu_10586_p3(5),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_301,
      Q => or_ln127_53_fu_10586_p3(6),
      R => '0'
    );
\trunc_ln127_137_reg_23868_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q3(4),
      Q => or_ln127_53_fu_10586_p3(7),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q2(6),
      Q => or_ln127_54_fu_10592_p3(1),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_362,
      Q => or_ln127_54_fu_10592_p3(2),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_361,
      Q => or_ln127_54_fu_10592_p3(3),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_360,
      Q => or_ln127_54_fu_10592_p3(4),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_340,
      Q => or_ln127_54_fu_10592_p3(5),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_343,
      Q => or_ln127_54_fu_10592_p3(6),
      R => '0'
    );
\trunc_ln127_139_reg_23878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q2(4),
      Q => or_ln127_54_fu_10592_p3(7),
      R => '0'
    );
\trunc_ln127_142_reg_23712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_55_fu_9618_p3(2),
      R => '0'
    );
\trunc_ln127_142_reg_23712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_55_fu_9618_p3(3),
      R => '0'
    );
\trunc_ln127_142_reg_23712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_55_fu_9618_p3(4),
      R => '0'
    );
\trunc_ln127_144_reg_23728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_56_fu_9624_p3(2),
      R => '0'
    );
\trunc_ln127_144_reg_23728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_56_fu_9624_p3(3),
      R => '0'
    );
\trunc_ln127_144_reg_23728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_56_fu_9624_p3(4),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg(7),
      Q => or_ln127_57_fu_9630_p3(1),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_408,
      Q => or_ln127_57_fu_9630_p3(2),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_407,
      Q => or_ln127_57_fu_9630_p3(3),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_406,
      Q => or_ln127_57_fu_9630_p3(4),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_437,
      Q => or_ln127_57_fu_9630_p3(5),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg(4),
      Q => or_ln127_57_fu_9630_p3(6),
      R => '0'
    );
\trunc_ln127_146_reg_23744_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg(5),
      Q => or_ln127_57_fu_9630_p3(7),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg_0(7),
      Q => or_ln127_58_fu_9636_p3(1),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_58_fu_9636_p3(2),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_58_fu_9636_p3(3),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_58_fu_9636_p3(4),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_308,
      Q => or_ln127_58_fu_9636_p3(5),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg_0(4),
      Q => or_ln127_58_fu_9636_p3(6),
      R => '0'
    );
\trunc_ln127_147_reg_23754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg_0(5),
      Q => or_ln127_58_fu_9636_p3(7),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_481,
      Q => or_ln127_s_fu_3118_p3(2),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_480,
      Q => or_ln127_s_fu_3118_p3(3),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_479,
      Q => or_ln127_s_fu_3118_p3(4),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_s_fu_3118_p3(5),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_477,
      Q => or_ln127_s_fu_3118_p3(6),
      R => '0'
    );
\trunc_ln127_14_reg_22638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q4(4),
      Q => or_ln127_s_fu_3118_p3(7),
      R => '0'
    );
\trunc_ln127_150_reg_24018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_59_fu_11706_p3(2),
      R => '0'
    );
\trunc_ln127_150_reg_24018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_59_fu_11706_p3(3),
      R => '0'
    );
\trunc_ln127_150_reg_24018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_390,
      Q => or_ln127_59_fu_11706_p3(4),
      R => '0'
    );
\trunc_ln127_150_reg_24018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_389,
      Q => or_ln127_59_fu_11706_p3(5),
      R => '0'
    );
\trunc_ln127_154_reg_24040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_449,
      Q => or_ln127_60_fu_11712_p3(2),
      R => '0'
    );
\trunc_ln127_154_reg_24040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_448,
      Q => or_ln127_60_fu_11712_p3(3),
      R => '0'
    );
\trunc_ln127_154_reg_24040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_447,
      Q => or_ln127_60_fu_11712_p3(4),
      R => '0'
    );
\trunc_ln127_154_reg_24040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_323,
      Q => or_ln127_60_fu_11712_p3(5),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q3(6),
      Q => or_ln127_61_fu_11718_p3(1),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_331,
      Q => or_ln127_61_fu_11718_p3(2),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_330,
      Q => or_ln127_61_fu_11718_p3(3),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_329,
      Q => or_ln127_61_fu_11718_p3(4),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_325,
      Q => or_ln127_61_fu_11718_p3(5),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_301,
      Q => or_ln127_61_fu_11718_p3(6),
      R => '0'
    );
\trunc_ln127_157_reg_24056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q3(4),
      Q => or_ln127_61_fu_11718_p3(7),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_362,
      Q => or_ln127_62_fu_11724_p3(2),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_361,
      Q => or_ln127_62_fu_11724_p3(3),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_360,
      Q => or_ln127_62_fu_11724_p3(4),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_340,
      Q => or_ln127_62_fu_11724_p3(5),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_343,
      Q => or_ln127_62_fu_11724_p3(6),
      R => '0'
    );
\trunc_ln127_159_reg_24066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q2(4),
      Q => or_ln127_62_fu_11724_p3(7),
      R => '0'
    );
\trunc_ln127_162_reg_23900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_63_fu_10750_p3(2),
      R => '0'
    );
\trunc_ln127_162_reg_23900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_63_fu_10750_p3(3),
      R => '0'
    );
\trunc_ln127_162_reg_23900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_63_fu_10750_p3(4),
      R => '0'
    );
\trunc_ln127_164_reg_23916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_64_fu_10756_p3(2),
      R => '0'
    );
\trunc_ln127_164_reg_23916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_64_fu_10756_p3(3),
      R => '0'
    );
\trunc_ln127_164_reg_23916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_64_fu_10756_p3(4),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg(7),
      Q => or_ln127_65_fu_10762_p3(1),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_408,
      Q => or_ln127_65_fu_10762_p3(2),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_407,
      Q => or_ln127_65_fu_10762_p3(3),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_406,
      Q => or_ln127_65_fu_10762_p3(4),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_437,
      Q => or_ln127_65_fu_10762_p3(5),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg(4),
      Q => or_ln127_65_fu_10762_p3(6),
      R => '0'
    );
\trunc_ln127_166_reg_23932_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg(5),
      Q => or_ln127_65_fu_10762_p3(7),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg_0(7),
      Q => or_ln127_66_fu_10768_p3(1),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_66_fu_10768_p3(2),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_66_fu_10768_p3(3),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_66_fu_10768_p3(4),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_308,
      Q => or_ln127_66_fu_10768_p3(5),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg_0(4),
      Q => or_ln127_66_fu_10768_p3(6),
      R => '0'
    );
\trunc_ln127_167_reg_23942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg_0(5),
      Q => or_ln127_66_fu_10768_p3(7),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_440,
      Q => or_ln127_67_fu_12607_p3(2),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_439,
      Q => or_ln127_67_fu_12607_p3(3),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_438,
      Q => or_ln127_67_fu_12607_p3(4),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_406,
      Q => or_ln127_67_fu_12607_p3(5),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_437,
      Q => or_ln127_67_fu_12607_p3(6),
      R => '0'
    );
\trunc_ln127_170_reg_24194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg(4),
      Q => or_ln127_67_fu_12607_p3(7),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg(6),
      Q => or_ln127_68_fu_12613_p3(1),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_537,
      Q => or_ln127_68_fu_12613_p3(2),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_536,
      Q => or_ln127_68_fu_12613_p3(3),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_535,
      Q => or_ln127_68_fu_12613_p3(4),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_68_fu_12613_p3(5),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_68_fu_12613_p3(6),
      R => '0'
    );
\trunc_ln127_174_reg_24216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg(4),
      Q => or_ln127_68_fu_12613_p3(7),
      R => '0'
    );
\trunc_ln127_177_reg_24232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_362,
      Q => or_ln127_69_fu_12619_p3(2),
      R => '0'
    );
\trunc_ln127_177_reg_24232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_361,
      Q => or_ln127_69_fu_12619_p3(3),
      R => '0'
    );
\trunc_ln127_177_reg_24232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_360,
      Q => or_ln127_69_fu_12619_p3(4),
      R => '0'
    );
\trunc_ln127_177_reg_24232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_340,
      Q => or_ln127_69_fu_12619_p3(5),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_312,
      Q => or_ln127_70_fu_12625_p3(2),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_311,
      Q => or_ln127_70_fu_12625_p3(3),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_310,
      Q => or_ln127_70_fu_12625_p3(4),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_70_fu_12625_p3(5),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_308,
      Q => or_ln127_70_fu_12625_p3(6),
      R => '0'
    );
\trunc_ln127_179_reg_24242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg_0(4),
      Q => or_ln127_70_fu_12625_p3(7),
      R => '0'
    );
\trunc_ln127_17_reg_22539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_420,
      Q => or_ln127_1_fu_3244_p3(2),
      R => '0'
    );
\trunc_ln127_17_reg_22539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_419,
      Q => or_ln127_1_fu_3244_p3(3),
      R => '0'
    );
\trunc_ln127_17_reg_22539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_418,
      Q => or_ln127_1_fu_3244_p3(4),
      R => '0'
    );
\trunc_ln127_17_reg_22539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_416,
      Q => or_ln127_1_fu_3244_p3(5),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg(7),
      Q => or_ln127_71_fu_11882_p3(1),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_71_fu_11882_p3(2),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_71_fu_11882_p3(3),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_71_fu_11882_p3(4),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_71_fu_11882_p3(5),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg(4),
      Q => or_ln127_71_fu_11882_p3(6),
      R => '0'
    );
\trunc_ln127_182_reg_24088_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg(5),
      Q => or_ln127_71_fu_11882_p3(7),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg_1(7),
      Q => or_ln127_72_fu_11888_p3(1),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_72_fu_11888_p3(2),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_72_fu_11888_p3(3),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_72_fu_11888_p3(4),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_72_fu_11888_p3(5),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg_1(4),
      Q => or_ln127_72_fu_11888_p3(6),
      R => '0'
    );
\trunc_ln127_184_reg_24104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg_1(5),
      Q => or_ln127_72_fu_11888_p3(7),
      R => '0'
    );
\trunc_ln127_186_reg_24120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_408,
      Q => or_ln127_73_fu_11894_p3(2),
      R => '0'
    );
\trunc_ln127_186_reg_24120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_407,
      Q => or_ln127_73_fu_11894_p3(3),
      R => '0'
    );
\trunc_ln127_186_reg_24120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_406,
      Q => or_ln127_73_fu_11894_p3(4),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg_0(7),
      Q => or_ln127_74_fu_11900_p3(1),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_74_fu_11900_p3(2),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_74_fu_11900_p3(3),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_74_fu_11900_p3(4),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_308,
      Q => or_ln127_74_fu_11900_p3(5),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg_0(4),
      Q => or_ln127_74_fu_11900_p3(6),
      R => '0'
    );
\trunc_ln127_187_reg_24130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg_0(5),
      Q => or_ln127_74_fu_11900_p3(7),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_537,
      Q => or_ln127_75_fu_14133_p3(2),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_536,
      Q => or_ln127_75_fu_14133_p3(3),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_535,
      Q => or_ln127_75_fu_14133_p3(4),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_75_fu_14133_p3(5),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_75_fu_14133_p3(6),
      R => '0'
    );
\trunc_ln127_190_reg_24338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg(4),
      Q => or_ln127_75_fu_14133_p3(7),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q4(6),
      Q => or_ln127_76_fu_14139_p3(1),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_481,
      Q => or_ln127_76_fu_14139_p3(2),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_480,
      Q => or_ln127_76_fu_14139_p3(3),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_479,
      Q => or_ln127_76_fu_14139_p3(4),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_76_fu_14139_p3(5),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_477,
      Q => or_ln127_76_fu_14139_p3(6),
      R => '0'
    );
\trunc_ln127_194_reg_24405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q4(4),
      Q => or_ln127_76_fu_14139_p3(7),
      R => '0'
    );
\trunc_ln127_197_reg_24360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_312,
      Q => or_ln127_77_fu_13670_p3(2),
      R => '0'
    );
\trunc_ln127_197_reg_24360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_311,
      Q => or_ln127_77_fu_13670_p3(3),
      R => '0'
    );
\trunc_ln127_197_reg_24360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_310,
      Q => or_ln127_77_fu_13670_p3(4),
      R => '0'
    );
\trunc_ln127_197_reg_24360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_77_fu_13670_p3(5),
      R => '0'
    );
\trunc_ln127_199_reg_24370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_475,
      Q => or_ln127_78_fu_13676_p3(2),
      R => '0'
    );
\trunc_ln127_199_reg_24370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_474,
      Q => or_ln127_78_fu_13676_p3(3),
      R => '0'
    );
\trunc_ln127_199_reg_24370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_473,
      Q => or_ln127_78_fu_13676_p3(4),
      R => '0'
    );
\trunc_ln127_199_reg_24370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_78_fu_13676_p3(5),
      R => '0'
    );
\trunc_ln127_19_reg_22601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_420,
      Q => or_ln127_3_fu_3250_p3(2),
      R => '0'
    );
\trunc_ln127_19_reg_22601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_419,
      Q => or_ln127_3_fu_3250_p3(3),
      R => '0'
    );
\trunc_ln127_19_reg_22601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_418,
      Q => or_ln127_3_fu_3250_p3(4),
      R => '0'
    );
\trunc_ln127_19_reg_22601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_416,
      Q => or_ln127_3_fu_3250_p3(5),
      R => '0'
    );
\trunc_ln127_207_reg_24273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_82_fu_13024_p3(2),
      R => '0'
    );
\trunc_ln127_207_reg_24273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_82_fu_13024_p3(3),
      R => '0'
    );
\trunc_ln127_207_reg_24273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_82_fu_13024_p3(4),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q3(6),
      Q => or_ln127_83_fu_15111_p3(1),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_83_fu_15111_p3(2),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_83_fu_15111_p3(3),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_390,
      Q => or_ln127_83_fu_15111_p3(4),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_389,
      Q => or_ln127_83_fu_15111_p3(5),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_49,
      Q => or_ln127_83_fu_15111_p3(6),
      R => '0'
    );
\trunc_ln127_210_reg_24525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q3(4),
      Q => or_ln127_83_fu_15111_p3(7),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_449,
      Q => or_ln127_84_fu_15117_p3(2),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_448,
      Q => or_ln127_84_fu_15117_p3(3),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_447,
      Q => or_ln127_84_fu_15117_p3(4),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_323,
      Q => or_ln127_84_fu_15117_p3(5),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_324,
      Q => or_ln127_84_fu_15117_p3(6),
      R => '0'
    );
\trunc_ln127_214_reg_24547_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q2(4),
      Q => or_ln127_84_fu_15117_p3(7),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_331,
      Q => or_ln127_85_fu_15123_p3(2),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_330,
      Q => or_ln127_85_fu_15123_p3(3),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_329,
      Q => or_ln127_85_fu_15123_p3(4),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_325,
      Q => or_ln127_85_fu_15123_p3(5),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_301,
      Q => or_ln127_85_fu_15123_p3(6),
      R => '0'
    );
\trunc_ln127_217_reg_24563_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q3(4),
      Q => or_ln127_85_fu_15123_p3(7),
      R => '0'
    );
\trunc_ln127_219_reg_24573_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_362,
      Q => or_ln127_86_fu_15129_p3(2),
      R => '0'
    );
\trunc_ln127_219_reg_24573_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_361,
      Q => or_ln127_86_fu_15129_p3(3),
      R => '0'
    );
\trunc_ln127_219_reg_24573_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_360,
      Q => or_ln127_86_fu_15129_p3(4),
      R => '0'
    );
\trunc_ln127_219_reg_24573_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_340,
      Q => or_ln127_86_fu_15129_p3(5),
      R => '0'
    );
\trunc_ln127_22_reg_22770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_4_fu_2485_p3(2),
      Q => or_ln127_5_fu_3290_p3(2),
      R => '0'
    );
\trunc_ln127_22_reg_22770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_4_fu_2485_p3(3),
      Q => or_ln127_5_fu_3290_p3(3),
      R => '0'
    );
\trunc_ln127_22_reg_22770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_5_fu_3290_p3(4),
      R => '0'
    );
\trunc_ln127_230_reg_24713_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_91_fu_16243_p3(2),
      R => '0'
    );
\trunc_ln127_230_reg_24713_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_91_fu_16243_p3(3),
      R => '0'
    );
\trunc_ln127_230_reg_24713_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_390,
      Q => or_ln127_91_fu_16243_p3(4),
      R => '0'
    );
\trunc_ln127_230_reg_24713_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_389,
      Q => or_ln127_91_fu_16243_p3(5),
      R => '0'
    );
\trunc_ln127_230_reg_24713_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q3(4),
      Q => or_ln127_91_fu_16243_p3(7),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_449,
      Q => or_ln127_92_fu_16249_p3(2),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_448,
      Q => or_ln127_92_fu_16249_p3(3),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_447,
      Q => or_ln127_92_fu_16249_p3(4),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_323,
      Q => or_ln127_92_fu_16249_p3(5),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_324,
      Q => or_ln127_92_fu_16249_p3(6),
      R => '0'
    );
\trunc_ln127_234_reg_24735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q2(4),
      Q => or_ln127_92_fu_16249_p3(7),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_331,
      Q => or_ln127_93_fu_16255_p3(2),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_330,
      Q => or_ln127_93_fu_16255_p3(3),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_329,
      Q => or_ln127_93_fu_16255_p3(4),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_325,
      Q => or_ln127_93_fu_16255_p3(5),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_301,
      Q => or_ln127_93_fu_16255_p3(6),
      R => '0'
    );
\trunc_ln127_237_reg_24751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q3(4),
      Q => or_ln127_93_fu_16255_p3(7),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_362,
      Q => or_ln127_94_fu_16261_p3(2),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_361,
      Q => or_ln127_94_fu_16261_p3(3),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_360,
      Q => or_ln127_94_fu_16261_p3(4),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_340,
      Q => or_ln127_94_fu_16261_p3(5),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_343,
      Q => or_ln127_94_fu_16261_p3(6),
      R => '0'
    );
\trunc_ln127_239_reg_24761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q2(4),
      Q => or_ln127_94_fu_16261_p3(7),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg(7),
      Q => or_ln127_95_fu_15287_p3(1),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_95_fu_15287_p3(2),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_95_fu_15287_p3(3),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_95_fu_15287_p3(4),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_95_fu_15287_p3(5),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg(4),
      Q => or_ln127_95_fu_15287_p3(6),
      R => '0'
    );
\trunc_ln127_242_reg_24595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg(5),
      Q => or_ln127_95_fu_15287_p3(7),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg_1(7),
      Q => or_ln127_96_fu_15293_p3(1),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_96_fu_15293_p3(2),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_96_fu_15293_p3(3),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_96_fu_15293_p3(4),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_96_fu_15293_p3(5),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg_1(4),
      Q => or_ln127_96_fu_15293_p3(6),
      R => '0'
    );
\trunc_ln127_244_reg_24611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg_1(5),
      Q => or_ln127_96_fu_15293_p3(7),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg(7),
      Q => or_ln127_97_fu_15299_p3(1),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_408,
      Q => or_ln127_97_fu_15299_p3(2),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_407,
      Q => or_ln127_97_fu_15299_p3(3),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_406,
      Q => or_ln127_97_fu_15299_p3(4),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_437,
      Q => or_ln127_97_fu_15299_p3(5),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg(4),
      Q => or_ln127_97_fu_15299_p3(6),
      R => '0'
    );
\trunc_ln127_246_reg_24627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg(5),
      Q => or_ln127_97_fu_15299_p3(7),
      R => '0'
    );
\trunc_ln127_247_reg_24637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_98_fu_15305_p3(2),
      R => '0'
    );
\trunc_ln127_247_reg_24637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_98_fu_15305_p3(3),
      R => '0'
    );
\trunc_ln127_247_reg_24637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_98_fu_15305_p3(4),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q3(6),
      Q => or_ln127_99_fu_17375_p3(1),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_99_fu_17375_p3(2),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_99_fu_17375_p3(3),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_390,
      Q => or_ln127_99_fu_17375_p3(4),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_389,
      Q => or_ln127_99_fu_17375_p3(5),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_49,
      Q => or_ln127_99_fu_17375_p3(6),
      R => '0'
    );
\trunc_ln127_250_reg_24901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q3(4),
      Q => or_ln127_99_fu_17375_p3(7),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_449,
      Q => or_ln127_100_fu_17381_p3(2),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_448,
      Q => or_ln127_100_fu_17381_p3(3),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_447,
      Q => or_ln127_100_fu_17381_p3(4),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_323,
      Q => or_ln127_100_fu_17381_p3(5),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_324,
      Q => or_ln127_100_fu_17381_p3(6),
      R => '0'
    );
\trunc_ln127_254_reg_24923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q2(4),
      Q => or_ln127_100_fu_17381_p3(7),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_331,
      Q => or_ln127_101_fu_17387_p3(2),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_330,
      Q => or_ln127_101_fu_17387_p3(3),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_329,
      Q => or_ln127_101_fu_17387_p3(4),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_325,
      Q => or_ln127_101_fu_17387_p3(5),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_301,
      Q => or_ln127_101_fu_17387_p3(6),
      R => '0'
    );
\trunc_ln127_257_reg_24939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q3(4),
      Q => or_ln127_101_fu_17387_p3(7),
      R => '0'
    );
\trunc_ln127_259_reg_24949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_362,
      Q => or_ln127_102_fu_17393_p3(2),
      R => '0'
    );
\trunc_ln127_259_reg_24949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_361,
      Q => or_ln127_102_fu_17393_p3(3),
      R => '0'
    );
\trunc_ln127_259_reg_24949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_360,
      Q => or_ln127_102_fu_17393_p3(4),
      R => '0'
    );
\trunc_ln127_259_reg_24949_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_340,
      Q => or_ln127_102_fu_17393_p3(5),
      R => '0'
    );
\trunc_ln127_262_reg_24783_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_103_fu_16419_p3(2),
      R => '0'
    );
\trunc_ln127_262_reg_24783_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_103_fu_16419_p3(3),
      R => '0'
    );
\trunc_ln127_262_reg_24783_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_103_fu_16419_p3(4),
      R => '0'
    );
\trunc_ln127_262_reg_24783_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg(5),
      Q => or_ln127_103_fu_16419_p3(7),
      R => '0'
    );
\trunc_ln127_264_reg_24799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_104_fu_16425_p3(2),
      R => '0'
    );
\trunc_ln127_264_reg_24799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_104_fu_16425_p3(3),
      R => '0'
    );
\trunc_ln127_264_reg_24799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_104_fu_16425_p3(4),
      R => '0'
    );
\trunc_ln127_264_reg_24799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg_1(5),
      Q => or_ln127_104_fu_16425_p3(7),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg(7),
      Q => or_ln127_105_fu_16431_p3(1),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_408,
      Q => or_ln127_105_fu_16431_p3(2),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_407,
      Q => or_ln127_105_fu_16431_p3(3),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_406,
      Q => or_ln127_105_fu_16431_p3(4),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_437,
      Q => or_ln127_105_fu_16431_p3(5),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg(4),
      Q => or_ln127_105_fu_16431_p3(6),
      R => '0'
    );
\trunc_ln127_266_reg_24815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg(5),
      Q => or_ln127_105_fu_16431_p3(7),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg_0(7),
      Q => or_ln127_106_fu_16437_p3(1),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_106_fu_16437_p3(2),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_106_fu_16437_p3(3),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_106_fu_16437_p3(4),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_308,
      Q => or_ln127_106_fu_16437_p3(5),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg_0(4),
      Q => or_ln127_106_fu_16437_p3(6),
      R => '0'
    );
\trunc_ln127_267_reg_24825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg_0(5),
      Q => or_ln127_106_fu_16437_p3(7),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q4(7),
      Q => or_ln127_8_fu_3380_p3(1),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_4_fu_2485_p3(2),
      Q => or_ln127_8_fu_3380_p3(2),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_4_fu_2485_p3(3),
      Q => or_ln127_8_fu_3380_p3(3),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_8_fu_3380_p3(4),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_477,
      Q => or_ln127_8_fu_3380_p3(5),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q4(4),
      Q => or_ln127_8_fu_3380_p3(6),
      R => '0'
    );
\trunc_ln127_26_reg_22696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q4(5),
      Q => or_ln127_8_fu_3380_p3(7),
      R => '0'
    );
\trunc_ln127_270_reg_25089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_107_fu_18507_p3(2),
      R => '0'
    );
\trunc_ln127_270_reg_25089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_107_fu_18507_p3(3),
      R => '0'
    );
\trunc_ln127_270_reg_25089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_390,
      Q => or_ln127_107_fu_18507_p3(4),
      R => '0'
    );
\trunc_ln127_270_reg_25089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_389,
      Q => or_ln127_107_fu_18507_p3(5),
      R => '0'
    );
\trunc_ln127_270_reg_25089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q3(4),
      Q => or_ln127_107_fu_18507_p3(7),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_449,
      Q => or_ln127_108_fu_18513_p3(2),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_448,
      Q => or_ln127_108_fu_18513_p3(3),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_447,
      Q => or_ln127_108_fu_18513_p3(4),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_323,
      Q => or_ln127_108_fu_18513_p3(5),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_324,
      Q => or_ln127_108_fu_18513_p3(6),
      R => '0'
    );
\trunc_ln127_274_reg_25111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q2(4),
      Q => or_ln127_108_fu_18513_p3(7),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_331,
      Q => or_ln127_109_fu_18519_p3(2),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_330,
      Q => or_ln127_109_fu_18519_p3(3),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_329,
      Q => or_ln127_109_fu_18519_p3(4),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_325,
      Q => or_ln127_109_fu_18519_p3(5),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_301,
      Q => or_ln127_109_fu_18519_p3(6),
      R => '0'
    );
\trunc_ln127_277_reg_25127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q3(4),
      Q => or_ln127_109_fu_18519_p3(7),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_362,
      Q => or_ln127_110_fu_18525_p3(2),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_361,
      Q => or_ln127_110_fu_18525_p3(3),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_360,
      Q => or_ln127_110_fu_18525_p3(4),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_340,
      Q => or_ln127_110_fu_18525_p3(5),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_343,
      Q => or_ln127_110_fu_18525_p3(6),
      R => '0'
    );
\trunc_ln127_279_reg_25137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q2(4),
      Q => or_ln127_110_fu_18525_p3(7),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q4(7),
      Q => or_ln127_10_fu_3386_p3(1),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_307,
      Q => or_ln127_10_fu_3386_p3(2),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_417,
      Q => or_ln127_10_fu_3386_p3(3),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_416,
      Q => or_ln127_10_fu_3386_p3(4),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_302,
      Q => or_ln127_10_fu_3386_p3(5),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q4(4),
      Q => or_ln127_10_fu_3386_p3(6),
      R => '0'
    );
\trunc_ln127_27_reg_22728_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q4(5),
      Q => or_ln127_10_fu_3386_p3(7),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg(7),
      Q => or_ln127_111_fu_17551_p3(1),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_111_fu_17551_p3(2),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_111_fu_17551_p3(3),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_111_fu_17551_p3(4),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_111_fu_17551_p3(5),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg(4),
      Q => or_ln127_111_fu_17551_p3(6),
      R => '0'
    );
\trunc_ln127_282_reg_24971_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg(5),
      Q => or_ln127_111_fu_17551_p3(7),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg_1(7),
      Q => or_ln127_112_fu_17557_p3(1),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_112_fu_17557_p3(2),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_112_fu_17557_p3(3),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_112_fu_17557_p3(4),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_112_fu_17557_p3(5),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg_1(4),
      Q => or_ln127_112_fu_17557_p3(6),
      R => '0'
    );
\trunc_ln127_284_reg_24987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg_1(5),
      Q => or_ln127_112_fu_17557_p3(7),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg(7),
      Q => or_ln127_113_fu_17563_p3(1),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_408,
      Q => or_ln127_113_fu_17563_p3(2),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_407,
      Q => or_ln127_113_fu_17563_p3(3),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_406,
      Q => or_ln127_113_fu_17563_p3(4),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_437,
      Q => or_ln127_113_fu_17563_p3(5),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg(4),
      Q => or_ln127_113_fu_17563_p3(6),
      R => '0'
    );
\trunc_ln127_286_reg_25003_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg(5),
      Q => or_ln127_113_fu_17563_p3(7),
      R => '0'
    );
\trunc_ln127_287_reg_25013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_114_fu_17569_p3(2),
      R => '0'
    );
\trunc_ln127_287_reg_25013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_114_fu_17569_p3(3),
      R => '0'
    );
\trunc_ln127_287_reg_25013_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_114_fu_17569_p3(4),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q3(6),
      Q => or_ln127_115_fu_19639_p3(1),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_115_fu_19639_p3(2),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_115_fu_19639_p3(3),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_390,
      Q => or_ln127_115_fu_19639_p3(4),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_389,
      Q => or_ln127_115_fu_19639_p3(5),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_49,
      Q => or_ln127_115_fu_19639_p3(6),
      R => '0'
    );
\trunc_ln127_290_reg_25277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q3(4),
      Q => or_ln127_115_fu_19639_p3(7),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_449,
      Q => or_ln127_116_fu_19645_p3(2),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_448,
      Q => or_ln127_116_fu_19645_p3(3),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_447,
      Q => or_ln127_116_fu_19645_p3(4),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_323,
      Q => or_ln127_116_fu_19645_p3(5),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_324,
      Q => or_ln127_116_fu_19645_p3(6),
      R => '0'
    );
\trunc_ln127_294_reg_25299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q2(4),
      Q => or_ln127_116_fu_19645_p3(7),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_331,
      Q => or_ln127_117_fu_19651_p3(2),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_330,
      Q => or_ln127_117_fu_19651_p3(3),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_329,
      Q => or_ln127_117_fu_19651_p3(4),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_325,
      Q => or_ln127_117_fu_19651_p3(5),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_301,
      Q => or_ln127_117_fu_19651_p3(6),
      R => '0'
    );
\trunc_ln127_297_reg_25315_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q3(4),
      Q => or_ln127_117_fu_19651_p3(7),
      R => '0'
    );
\trunc_ln127_299_reg_25325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_362,
      Q => or_ln127_118_fu_19657_p3(2),
      R => '0'
    );
\trunc_ln127_299_reg_25325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_361,
      Q => or_ln127_118_fu_19657_p3(3),
      R => '0'
    );
\trunc_ln127_299_reg_25325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_360,
      Q => or_ln127_118_fu_19657_p3(4),
      R => '0'
    );
\trunc_ln127_299_reg_25325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_340,
      Q => or_ln127_118_fu_19657_p3(5),
      R => '0'
    );
\trunc_ln127_2_reg_22477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_4_fu_2485_p3(2),
      Q => or_ln127_2_fu_2656_p3(2),
      R => '0'
    );
\trunc_ln127_2_reg_22477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_4_fu_2485_p3(3),
      Q => or_ln127_2_fu_2656_p3(3),
      R => '0'
    );
\trunc_ln127_2_reg_22477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_2_fu_2656_p3(4),
      R => '0'
    );
\trunc_ln127_302_reg_25159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_119_fu_18683_p3(2),
      R => '0'
    );
\trunc_ln127_302_reg_25159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_119_fu_18683_p3(3),
      R => '0'
    );
\trunc_ln127_302_reg_25159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_119_fu_18683_p3(4),
      R => '0'
    );
\trunc_ln127_302_reg_25159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg(5),
      Q => or_ln127_119_fu_18683_p3(7),
      R => '0'
    );
\trunc_ln127_304_reg_25175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_120_fu_18689_p3(2),
      R => '0'
    );
\trunc_ln127_304_reg_25175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_120_fu_18689_p3(3),
      R => '0'
    );
\trunc_ln127_304_reg_25175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_120_fu_18689_p3(4),
      R => '0'
    );
\trunc_ln127_304_reg_25175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg_1(5),
      Q => or_ln127_120_fu_18689_p3(7),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg(7),
      Q => or_ln127_121_fu_18695_p3(1),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_408,
      Q => or_ln127_121_fu_18695_p3(2),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_407,
      Q => or_ln127_121_fu_18695_p3(3),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_406,
      Q => or_ln127_121_fu_18695_p3(4),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_437,
      Q => or_ln127_121_fu_18695_p3(5),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg(4),
      Q => or_ln127_121_fu_18695_p3(6),
      R => '0'
    );
\trunc_ln127_306_reg_25191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg(5),
      Q => or_ln127_121_fu_18695_p3(7),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg_0(7),
      Q => or_ln127_122_fu_18701_p3(1),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_122_fu_18701_p3(2),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_122_fu_18701_p3(3),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_122_fu_18701_p3(4),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_308,
      Q => or_ln127_122_fu_18701_p3(5),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg_0(4),
      Q => or_ln127_122_fu_18701_p3(6),
      R => '0'
    );
\trunc_ln127_307_reg_25201_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg_0(5),
      Q => or_ln127_122_fu_18701_p3(7),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_481,
      Q => or_ln127_11_fu_5082_p3(2),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_480,
      Q => or_ln127_11_fu_5082_p3(3),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_479,
      Q => or_ln127_11_fu_5082_p3(4),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_11_fu_5082_p3(5),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_477,
      Q => or_ln127_11_fu_5082_p3(6),
      R => '0'
    );
\trunc_ln127_30_reg_22898_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_q4(4),
      Q => or_ln127_11_fu_5082_p3(7),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_123_fu_20771_p3(2),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_123_fu_20771_p3(3),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_390,
      Q => or_ln127_123_fu_20771_p3(4),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_389,
      Q => or_ln127_123_fu_20771_p3(5),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_49,
      Q => or_ln127_123_fu_20771_p3(6),
      R => '0'
    );
\trunc_ln127_310_reg_25465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q3(4),
      Q => or_ln127_123_fu_20771_p3(7),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_449,
      Q => or_ln127_124_fu_20777_p3(2),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_448,
      Q => or_ln127_124_fu_20777_p3(3),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_447,
      Q => or_ln127_124_fu_20777_p3(4),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_323,
      Q => or_ln127_124_fu_20777_p3(5),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_324,
      Q => or_ln127_124_fu_20777_p3(6),
      R => '0'
    );
\trunc_ln127_314_reg_25487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q2(4),
      Q => or_ln127_124_fu_20777_p3(7),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_331,
      Q => or_ln127_125_fu_20783_p3(2),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_330,
      Q => or_ln127_125_fu_20783_p3(3),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_329,
      Q => or_ln127_125_fu_20783_p3(4),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_325,
      Q => or_ln127_125_fu_20783_p3(5),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_301,
      Q => or_ln127_125_fu_20783_p3(6),
      R => '0'
    );
\trunc_ln127_317_reg_25503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q3(4),
      Q => or_ln127_125_fu_20783_p3(7),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_362,
      Q => or_ln127_126_fu_20789_p3(2),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_361,
      Q => or_ln127_126_fu_20789_p3(3),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_360,
      Q => or_ln127_126_fu_20789_p3(4),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_340,
      Q => or_ln127_126_fu_20789_p3(5),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_343,
      Q => or_ln127_126_fu_20789_p3(6),
      R => '0'
    );
\trunc_ln127_319_reg_25513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q2(4),
      Q => or_ln127_126_fu_20789_p3(7),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg(7),
      Q => or_ln127_127_fu_19815_p3(1),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_127_fu_19815_p3(2),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_127_fu_19815_p3(3),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_127_fu_19815_p3(4),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_127_fu_19815_p3(5),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg(4),
      Q => or_ln127_127_fu_19815_p3(6),
      R => '0'
    );
\trunc_ln127_322_reg_25352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg(5),
      Q => or_ln127_127_fu_19815_p3(7),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg_1(7),
      Q => or_ln127_128_fu_19821_p3(1),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_128_fu_19821_p3(2),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_128_fu_19821_p3(3),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_128_fu_19821_p3(4),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_128_fu_19821_p3(5),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg_1(4),
      Q => or_ln127_128_fu_19821_p3(6),
      R => '0'
    );
\trunc_ln127_324_reg_25368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg_1(5),
      Q => or_ln127_128_fu_19821_p3(7),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg(7),
      Q => or_ln127_129_fu_19827_p3(1),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_408,
      Q => or_ln127_129_fu_19827_p3(2),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_407,
      Q => or_ln127_129_fu_19827_p3(3),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_406,
      Q => or_ln127_129_fu_19827_p3(4),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_437,
      Q => or_ln127_129_fu_19827_p3(5),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg(4),
      Q => or_ln127_129_fu_19827_p3(6),
      R => '0'
    );
\trunc_ln127_326_reg_25384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg(5),
      Q => or_ln127_129_fu_19827_p3(7),
      R => '0'
    );
\trunc_ln127_327_reg_25394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_130_fu_19833_p3(2),
      R => '0'
    );
\trunc_ln127_327_reg_25394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_130_fu_19833_p3(3),
      R => '0'
    );
\trunc_ln127_327_reg_25394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_130_fu_19833_p3(4),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg(6),
      Q => or_ln127_131_fu_21579_p3(1),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_440,
      Q => or_ln127_131_fu_21579_p3(2),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_439,
      Q => or_ln127_131_fu_21579_p3(3),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_438,
      Q => or_ln127_131_fu_21579_p3(4),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_406,
      Q => or_ln127_131_fu_21579_p3(5),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_437,
      Q => or_ln127_131_fu_21579_p3(6),
      R => '0'
    );
\trunc_ln127_330_reg_25633_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg(4),
      Q => or_ln127_131_fu_21579_p3(7),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_537,
      Q => or_ln127_132_fu_21585_p3(2),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_536,
      Q => or_ln127_132_fu_21585_p3(3),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_535,
      Q => or_ln127_132_fu_21585_p3(4),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_132_fu_21585_p3(5),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_132_fu_21585_p3(6),
      R => '0'
    );
\trunc_ln127_334_reg_25655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(4),
      Q => or_ln127_132_fu_21585_p3(7),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_312,
      Q => or_ln127_133_fu_21591_p3(2),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_311,
      Q => or_ln127_133_fu_21591_p3(3),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_310,
      Q => or_ln127_133_fu_21591_p3(4),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_133_fu_21591_p3(5),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_308,
      Q => or_ln127_133_fu_21591_p3(6),
      R => '0'
    );
\trunc_ln127_337_reg_25671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg_0(4),
      Q => or_ln127_133_fu_21591_p3(7),
      R => '0'
    );
\trunc_ln127_339_reg_25681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_475,
      Q => or_ln127_134_fu_21597_p3(2),
      R => '0'
    );
\trunc_ln127_339_reg_25681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_474,
      Q => or_ln127_134_fu_21597_p3(3),
      R => '0'
    );
\trunc_ln127_339_reg_25681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_473,
      Q => or_ln127_134_fu_21597_p3(4),
      R => '0'
    );
\trunc_ln127_339_reg_25681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_134_fu_21597_p3(5),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg(7),
      Q => or_ln127_135_fu_20947_p3(1),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_135_fu_20947_p3(2),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_135_fu_20947_p3(3),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_135_fu_20947_p3(4),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_135_fu_20947_p3(5),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg(4),
      Q => or_ln127_135_fu_20947_p3(6),
      R => '0'
    );
\trunc_ln127_342_reg_25535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg(5),
      Q => or_ln127_135_fu_20947_p3(7),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg_1(7),
      Q => or_ln127_136_fu_20953_p3(1),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_136_fu_20953_p3(2),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_136_fu_20953_p3(3),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_136_fu_20953_p3(4),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_136_fu_20953_p3(5),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg_1(4),
      Q => or_ln127_136_fu_20953_p3(6),
      R => '0'
    );
\trunc_ln127_344_reg_25551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg_1(5),
      Q => or_ln127_136_fu_20953_p3(7),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg(7),
      Q => or_ln127_137_fu_20959_p3(1),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_408,
      Q => or_ln127_137_fu_20959_p3(2),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_407,
      Q => or_ln127_137_fu_20959_p3(3),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_406,
      Q => or_ln127_137_fu_20959_p3(4),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_437,
      Q => or_ln127_137_fu_20959_p3(5),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg(4),
      Q => or_ln127_137_fu_20959_p3(6),
      R => '0'
    );
\trunc_ln127_346_reg_25567_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg(5),
      Q => or_ln127_137_fu_20959_p3(7),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg_0(7),
      Q => or_ln127_138_fu_20965_p3(1),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_138_fu_20965_p3(2),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_138_fu_20965_p3(3),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_138_fu_20965_p3(4),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_308,
      Q => or_ln127_138_fu_20965_p3(5),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg_0(4),
      Q => or_ln127_138_fu_20965_p3(6),
      R => '0'
    );
\trunc_ln127_347_reg_25577_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg_0(5),
      Q => or_ln127_138_fu_20965_p3(7),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg(6),
      Q => or_ln127_139_fu_22234_p3(1),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_440,
      Q => or_ln127_139_fu_22234_p3(2),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_439,
      Q => or_ln127_139_fu_22234_p3(3),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_438,
      Q => or_ln127_139_fu_22234_p3(4),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_406,
      Q => or_ln127_139_fu_22234_p3(5),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_437,
      Q => or_ln127_139_fu_22234_p3(6),
      R => '0'
    );
\trunc_ln127_350_reg_25726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg(4),
      Q => or_ln127_139_fu_22234_p3(7),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_537,
      Q => or_ln127_140_fu_22240_p3(2),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_536,
      Q => or_ln127_140_fu_22240_p3(3),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_535,
      Q => or_ln127_140_fu_22240_p3(4),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_140_fu_22240_p3(5),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_49_fu_5856_p3(4),
      Q => or_ln127_140_fu_22240_p3(6),
      R => '0'
    );
\trunc_ln127_354_reg_25748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(4),
      Q => or_ln127_140_fu_22240_p3(7),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg_0(6),
      Q => or_ln127_141_fu_22246_p3(1),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_312,
      Q => or_ln127_141_fu_22246_p3(2),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_311,
      Q => or_ln127_141_fu_22246_p3(3),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_310,
      Q => or_ln127_141_fu_22246_p3(4),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_141_fu_22246_p3(5),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_308,
      Q => or_ln127_141_fu_22246_p3(6),
      R => '0'
    );
\trunc_ln127_357_reg_25758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q1_reg_0(4),
      Q => or_ln127_141_fu_22246_p3(7),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_475,
      Q => or_ln127_142_fu_22252_p3(2),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_474,
      Q => or_ln127_142_fu_22252_p3(3),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_473,
      Q => or_ln127_142_fu_22252_p3(4),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_142_fu_22252_p3(5),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_50_fu_5932_p3(4),
      Q => or_ln127_142_fu_22252_p3(6),
      R => '0'
    );
\trunc_ln127_359_reg_25768_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg_1(4),
      Q => or_ln127_142_fu_22252_p3(7),
      R => '0'
    );
\trunc_ln127_37_reg_22852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_420,
      Q => or_ln127_13_fu_4619_p3(2),
      R => '0'
    );
\trunc_ln127_37_reg_22852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_419,
      Q => or_ln127_13_fu_4619_p3(3),
      R => '0'
    );
\trunc_ln127_37_reg_22852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_418,
      Q => or_ln127_13_fu_4619_p3(4),
      R => '0'
    );
\trunc_ln127_37_reg_22852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_416,
      Q => or_ln127_13_fu_4619_p3(5),
      R => '0'
    );
\trunc_ln127_39_reg_22943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_331,
      Q => or_ln127_14_fu_4625_p3(2),
      R => '0'
    );
\trunc_ln127_39_reg_22943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_330,
      Q => or_ln127_14_fu_4625_p3(3),
      R => '0'
    );
\trunc_ln127_39_reg_22943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_329,
      Q => or_ln127_14_fu_4625_p3(4),
      R => '0'
    );
\trunc_ln127_39_reg_22943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_325,
      Q => or_ln127_14_fu_4625_p3(5),
      R => '0'
    );
\trunc_ln127_4_reg_22503_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_307,
      Q => or_ln127_4_fu_2662_p3(2),
      R => '0'
    );
\trunc_ln127_4_reg_22503_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_417,
      Q => or_ln127_4_fu_2662_p3(3),
      R => '0'
    );
\trunc_ln127_4_reg_22503_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_416,
      Q => or_ln127_4_fu_2662_p3(4),
      R => '0'
    );
\trunc_ln127_6_reg_22415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_4_fu_2485_p3(2),
      Q => or_ln127_6_fu_2862_p3(2),
      R => '0'
    );
\trunc_ln127_6_reg_22415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_4_fu_2485_p3(3),
      Q => or_ln127_6_fu_2862_p3(3),
      R => '0'
    );
\trunc_ln127_6_reg_22415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_4_fu_2485_p3(4),
      Q => or_ln127_6_fu_2862_p3(4),
      R => '0'
    );
\trunc_ln127_70_reg_23266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_27_fu_7178_p3(2),
      R => '0'
    );
\trunc_ln127_70_reg_23266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_27_fu_7178_p3(3),
      R => '0'
    );
\trunc_ln127_70_reg_23266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_390,
      Q => or_ln127_27_fu_7178_p3(4),
      R => '0'
    );
\trunc_ln127_70_reg_23266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_389,
      Q => or_ln127_27_fu_7178_p3(5),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q2(6),
      Q => or_ln127_28_fu_7184_p3(1),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_449,
      Q => or_ln127_28_fu_7184_p3(2),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_448,
      Q => or_ln127_28_fu_7184_p3(3),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_447,
      Q => or_ln127_28_fu_7184_p3(4),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_323,
      Q => or_ln127_28_fu_7184_p3(5),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_324,
      Q => or_ln127_28_fu_7184_p3(6),
      R => '0'
    );
\trunc_ln127_74_reg_23288_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q2(4),
      Q => or_ln127_28_fu_7184_p3(7),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_331,
      Q => or_ln127_29_fu_7190_p3(2),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_330,
      Q => or_ln127_29_fu_7190_p3(3),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_329,
      Q => or_ln127_29_fu_7190_p3(4),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_325,
      Q => or_ln127_29_fu_7190_p3(5),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_301,
      Q => or_ln127_29_fu_7190_p3(6),
      R => '0'
    );
\trunc_ln127_77_reg_23304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q3(4),
      Q => or_ln127_29_fu_7190_p3(7),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q2(6),
      Q => or_ln127_30_fu_7196_p3(1),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_362,
      Q => or_ln127_30_fu_7196_p3(2),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_361,
      Q => or_ln127_30_fu_7196_p3(3),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_360,
      Q => or_ln127_30_fu_7196_p3(4),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_340,
      Q => or_ln127_30_fu_7196_p3(5),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_343,
      Q => or_ln127_30_fu_7196_p3(6),
      R => '0'
    );
\trunc_ln127_79_reg_23314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q2(4),
      Q => or_ln127_30_fu_7196_p3(7),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q4(7),
      Q => or_ln_fu_2868_p3(1),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_307,
      Q => or_ln_fu_2868_p3(2),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_417,
      Q => or_ln_fu_2868_p3(3),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_416,
      Q => or_ln_fu_2868_p3(4),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_302,
      Q => or_ln_fu_2868_p3(5),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q4(4),
      Q => or_ln_fu_2868_p3(6),
      R => '0'
    );
\trunc_ln127_7_reg_22446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q4(5),
      Q => or_ln_fu_2868_p3(7),
      R => '0'
    );
\trunc_ln127_82_reg_23148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_104_fu_12265_p3(2),
      Q => or_ln127_31_fu_6222_p3(2),
      R => '0'
    );
\trunc_ln127_82_reg_23148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_104_fu_12265_p3(3),
      Q => or_ln127_31_fu_6222_p3(3),
      R => '0'
    );
\trunc_ln127_82_reg_23148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_104_fu_12265_p3(4),
      Q => or_ln127_31_fu_6222_p3(4),
      R => '0'
    );
\trunc_ln127_84_reg_23164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_119_fu_13470_p3(2),
      Q => or_ln127_32_fu_6228_p3(2),
      R => '0'
    );
\trunc_ln127_84_reg_23164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_119_fu_13470_p3(3),
      Q => or_ln127_32_fu_6228_p3(3),
      R => '0'
    );
\trunc_ln127_84_reg_23164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_119_fu_13470_p3(4),
      Q => or_ln127_32_fu_6228_p3(4),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg(7),
      Q => or_ln127_33_fu_6234_p3(1),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_408,
      Q => or_ln127_33_fu_6234_p3(2),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_407,
      Q => or_ln127_33_fu_6234_p3(3),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_406,
      Q => or_ln127_33_fu_6234_p3(4),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_437,
      Q => or_ln127_33_fu_6234_p3(5),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg(4),
      Q => or_ln127_33_fu_6234_p3(6),
      R => '0'
    );
\trunc_ln127_86_reg_23180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg(5),
      Q => or_ln127_33_fu_6234_p3(7),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg_0(7),
      Q => or_ln127_34_fu_6240_p3(1),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_107_fu_12459_p3(2),
      Q => or_ln127_34_fu_6240_p3(2),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_107_fu_12459_p3(3),
      Q => or_ln127_34_fu_6240_p3(3),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_107_fu_12459_p3(4),
      Q => or_ln127_34_fu_6240_p3(4),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_308,
      Q => or_ln127_34_fu_6240_p3(5),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg_0(4),
      Q => or_ln127_34_fu_6240_p3(6),
      R => '0'
    );
\trunc_ln127_87_reg_23190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg_0(5),
      Q => or_ln127_34_fu_6240_p3(7),
      R => '0'
    );
\trunc_ln127_90_reg_23454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => or_ln127_12_fu_4611_p3(2),
      Q => or_ln127_35_fu_8310_p3(2),
      R => '0'
    );
\trunc_ln127_90_reg_23454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => or_ln127_12_fu_4611_p3(3),
      Q => or_ln127_35_fu_8310_p3(3),
      R => '0'
    );
\trunc_ln127_90_reg_23454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_390,
      Q => or_ln127_35_fu_8310_p3(4),
      R => '0'
    );
\trunc_ln127_90_reg_23454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_389,
      Q => or_ln127_35_fu_8310_p3(5),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q2(6),
      Q => or_ln127_36_fu_8316_p3(1),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_449,
      Q => or_ln127_36_fu_8316_p3(2),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_448,
      Q => or_ln127_36_fu_8316_p3(3),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_447,
      Q => or_ln127_36_fu_8316_p3(4),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_323,
      Q => or_ln127_36_fu_8316_p3(5),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_324,
      Q => or_ln127_36_fu_8316_p3(6),
      R => '0'
    );
\trunc_ln127_94_reg_23476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q2(4),
      Q => or_ln127_36_fu_8316_p3(7),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_331,
      Q => or_ln127_37_fu_8322_p3(2),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_330,
      Q => or_ln127_37_fu_8322_p3(3),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_329,
      Q => or_ln127_37_fu_8322_p3(4),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_325,
      Q => or_ln127_37_fu_8322_p3(5),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_301,
      Q => or_ln127_37_fu_8322_p3(6),
      R => '0'
    );
\trunc_ln127_97_reg_23492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q3(4),
      Q => or_ln127_37_fu_8322_p3(7),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q2(6),
      Q => or_ln127_38_fu_8328_p3(1),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_362,
      Q => or_ln127_38_fu_8328_p3(2),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_361,
      Q => or_ln127_38_fu_8328_p3(3),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_360,
      Q => or_ln127_38_fu_8328_p3(4),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_340,
      Q => or_ln127_38_fu_8328_p3(5),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_343,
      Q => or_ln127_38_fu_8328_p3(6),
      R => '0'
    );
\trunc_ln127_99_reg_23502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q2(4),
      Q => or_ln127_38_fu_8328_p3(7),
      R => '0'
    );
\x_assign_100_reg_24188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg(7),
      Q => x_assign_100_reg_24188(0),
      R => '0'
    );
\x_assign_100_reg_24188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg(0),
      Q => x_assign_100_reg_24188(1),
      R => '0'
    );
\x_assign_100_reg_24188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_409,
      Q => x_assign_100_reg_24188(2),
      R => '0'
    );
\x_assign_100_reg_24188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_380,
      Q => x_assign_100_reg_24188(3),
      R => '0'
    );
\x_assign_100_reg_24188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg(5),
      Q => x_assign_100_reg_24188(6),
      R => '0'
    );
\x_assign_100_reg_24188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg(6),
      Q => x_assign_100_reg_24188(7),
      R => '0'
    );
\x_assign_102_reg_24204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg_0(7),
      Q => x_assign_102_reg_24204(0),
      R => '0'
    );
\x_assign_102_reg_24204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg_0(0),
      Q => x_assign_102_reg_24204(1),
      R => '0'
    );
\x_assign_102_reg_24204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_314,
      Q => x_assign_102_reg_24204(2),
      R => '0'
    );
\x_assign_102_reg_24204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_313,
      Q => x_assign_102_reg_24204(3),
      R => '0'
    );
\x_assign_102_reg_24204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg_0(5),
      Q => x_assign_102_reg_24204(6),
      R => '0'
    );
\x_assign_102_reg_24204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q1_reg_0(6),
      Q => x_assign_102_reg_24204(7),
      R => '0'
    );
\x_assign_103_reg_24210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg(7),
      Q => x_assign_103_reg_24210(0),
      R => '0'
    );
\x_assign_103_reg_24210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg(0),
      Q => x_assign_103_reg_24210(1),
      R => '0'
    );
\x_assign_103_reg_24210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_103_reg_24210(2),
      R => '0'
    );
\x_assign_103_reg_24210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_103_reg_24210(3),
      R => '0'
    );
\x_assign_105_reg_24226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_q2(7),
      Q => x_assign_105_reg_24226(0),
      R => '0'
    );
\x_assign_105_reg_24226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_q2(0),
      Q => x_assign_105_reg_24226(1),
      R => '0'
    );
\x_assign_105_reg_24226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_339,
      Q => x_assign_105_reg_24226(2),
      R => '0'
    );
\x_assign_105_reg_24226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_338,
      Q => x_assign_105_reg_24226(3),
      R => '0'
    );
\x_assign_105_reg_24226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_U_n_343,
      Q => x_assign_105_reg_24226(4),
      R => '0'
    );
\x_assign_105_reg_24226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_q2(4),
      Q => x_assign_105_reg_24226(5),
      R => '0'
    );
\x_assign_105_reg_24226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_q2(5),
      Q => x_assign_105_reg_24226(6),
      R => '0'
    );
\x_assign_105_reg_24226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s1_q2(6),
      Q => x_assign_105_reg_24226(7),
      R => '0'
    );
\x_assign_108_reg_24076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg_0(0),
      Q => x_assign_108_reg_24076(1),
      R => '0'
    );
\x_assign_108_reg_24076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_314,
      Q => x_assign_108_reg_24076(2),
      R => '0'
    );
\x_assign_108_reg_24076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_313,
      Q => x_assign_108_reg_24076(3),
      R => '0'
    );
\x_assign_108_reg_24076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg_0(6),
      Q => x_assign_108_reg_24076(7),
      R => '0'
    );
\x_assign_109_reg_24082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg(0),
      Q => x_assign_109_reg_24082(1),
      R => '0'
    );
\x_assign_109_reg_24082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_109_reg_24082(2),
      R => '0'
    );
\x_assign_109_reg_24082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_109_reg_24082(3),
      R => '0'
    );
\x_assign_109_reg_24082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg(6),
      Q => x_assign_109_reg_24082(7),
      R => '0'
    );
\x_assign_110_reg_24098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q0_reg_1(0),
      Q => x_assign_110_reg_24098(1),
      R => '0'
    );
\x_assign_110_reg_24098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_110_reg_24098(2),
      R => '0'
    );
\x_assign_110_reg_24098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_110_reg_24098(3),
      R => '0'
    );
\x_assign_111_reg_24114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg(7),
      Q => x_assign_111_reg_24114(0),
      R => '0'
    );
\x_assign_111_reg_24114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg(0),
      Q => x_assign_111_reg_24114(1),
      R => '0'
    );
\x_assign_111_reg_24114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_409,
      Q => x_assign_111_reg_24114(2),
      R => '0'
    );
\x_assign_111_reg_24114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_380,
      Q => x_assign_111_reg_24114(3),
      R => '0'
    );
\x_assign_111_reg_24114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_437,
      Q => x_assign_111_reg_24114(4),
      R => '0'
    );
\x_assign_111_reg_24114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg(4),
      Q => x_assign_111_reg_24114(5),
      R => '0'
    );
\x_assign_111_reg_24114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg(5),
      Q => x_assign_111_reg_24114(6),
      R => '0'
    );
\x_assign_111_reg_24114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => q1_reg(6),
      Q => x_assign_111_reg_24114(7),
      R => '0'
    );
\x_assign_112_reg_24332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg(7),
      Q => x_assign_112_reg_24332(0),
      R => '0'
    );
\x_assign_112_reg_24332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg(0),
      Q => x_assign_112_reg_24332(1),
      R => '0'
    );
\x_assign_112_reg_24332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_112_reg_24332(2),
      R => '0'
    );
\x_assign_112_reg_24332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_112_reg_24332(3),
      R => '0'
    );
\x_assign_112_reg_24332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg(5),
      Q => x_assign_112_reg_24332(6),
      R => '0'
    );
\x_assign_112_reg_24332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg(6),
      Q => x_assign_112_reg_24332(7),
      R => '0'
    );
\x_assign_114_reg_24348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg_1(7),
      Q => x_assign_114_reg_24348(0),
      R => '0'
    );
\x_assign_114_reg_24348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg_1(0),
      Q => x_assign_114_reg_24348(1),
      R => '0'
    );
\x_assign_114_reg_24348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_114_reg_24348(2),
      R => '0'
    );
\x_assign_114_reg_24348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_114_reg_24348(3),
      R => '0'
    );
\x_assign_114_reg_24348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_114_reg_24348(4),
      R => '0'
    );
\x_assign_114_reg_24348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg_1(4),
      Q => x_assign_114_reg_24348(5),
      R => '0'
    );
\x_assign_114_reg_24348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg_1(5),
      Q => x_assign_114_reg_24348(6),
      R => '0'
    );
\x_assign_114_reg_24348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q0_reg_1(6),
      Q => x_assign_114_reg_24348(7),
      R => '0'
    );
\x_assign_115_reg_24400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q4(7),
      Q => x_assign_115_reg_24400(0),
      R => '0'
    );
\x_assign_115_reg_24400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_q4(0),
      Q => x_assign_115_reg_24400(1),
      R => '0'
    );
\x_assign_115_reg_24400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_483,
      Q => x_assign_115_reg_24400(2),
      R => '0'
    );
\x_assign_115_reg_24400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_482,
      Q => x_assign_115_reg_24400(3),
      R => '0'
    );
\x_assign_117_reg_24354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg_0(7),
      Q => x_assign_117_reg_24354(0),
      R => '0'
    );
\x_assign_117_reg_24354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg_0(0),
      Q => x_assign_117_reg_24354(1),
      R => '0'
    );
\x_assign_117_reg_24354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_314,
      Q => x_assign_117_reg_24354(2),
      R => '0'
    );
\x_assign_117_reg_24354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_313,
      Q => x_assign_117_reg_24354(3),
      R => '0'
    );
\x_assign_117_reg_24354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_308,
      Q => x_assign_117_reg_24354(4),
      R => '0'
    );
\x_assign_117_reg_24354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg_0(4),
      Q => x_assign_117_reg_24354(5),
      R => '0'
    );
\x_assign_117_reg_24354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg_0(5),
      Q => x_assign_117_reg_24354(6),
      R => '0'
    );
\x_assign_117_reg_24354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => q1_reg_0(6),
      Q => x_assign_117_reg_24354(7),
      R => '0'
    );
\x_assign_120_reg_24267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_1(7),
      Q => x_assign_120_reg_24267(0),
      R => '0'
    );
\x_assign_120_reg_24267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_1(0),
      Q => x_assign_120_reg_24267(1),
      R => '0'
    );
\x_assign_120_reg_24267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_120_reg_24267(2),
      R => '0'
    );
\x_assign_120_reg_24267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_120_reg_24267(3),
      R => '0'
    );
\x_assign_120_reg_24267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_120_reg_24267(4),
      R => '0'
    );
\x_assign_120_reg_24267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_1(4),
      Q => x_assign_120_reg_24267(5),
      R => '0'
    );
\x_assign_120_reg_24267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_1(5),
      Q => x_assign_120_reg_24267(6),
      R => '0'
    );
\x_assign_120_reg_24267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_1(6),
      Q => x_assign_120_reg_24267(7),
      R => '0'
    );
\x_assign_124_reg_24519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q3(7),
      Q => x_assign_124_reg_24519(0),
      R => '0'
    );
\x_assign_124_reg_24519_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q3(0),
      Q => x_assign_124_reg_24519(1),
      R => '0'
    );
\x_assign_124_reg_24519_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_47,
      Q => x_assign_124_reg_24519(2),
      R => '0'
    );
\x_assign_124_reg_24519_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_48,
      Q => x_assign_124_reg_24519(3),
      R => '0'
    );
\x_assign_126_reg_24535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q2(7),
      Q => x_assign_126_reg_24535(0),
      R => '0'
    );
\x_assign_126_reg_24535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q2(0),
      Q => x_assign_126_reg_24535(1),
      R => '0'
    );
\x_assign_126_reg_24535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_339,
      Q => x_assign_126_reg_24535(2),
      R => '0'
    );
\x_assign_126_reg_24535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_338,
      Q => x_assign_126_reg_24535(3),
      R => '0'
    );
\x_assign_126_reg_24535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_343,
      Q => x_assign_126_reg_24535(4),
      R => '0'
    );
\x_assign_126_reg_24535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q2(4),
      Q => x_assign_126_reg_24535(5),
      R => '0'
    );
\x_assign_126_reg_24535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q2(5),
      Q => x_assign_126_reg_24535(6),
      R => '0'
    );
\x_assign_126_reg_24535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q2(6),
      Q => x_assign_126_reg_24535(7),
      R => '0'
    );
\x_assign_127_reg_24541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q2(7),
      Q => x_assign_127_reg_24541(0),
      R => '0'
    );
\x_assign_127_reg_24541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q2(0),
      Q => x_assign_127_reg_24541(1),
      R => '0'
    );
\x_assign_127_reg_24541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_396,
      Q => x_assign_127_reg_24541(2),
      R => '0'
    );
\x_assign_127_reg_24541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_395,
      Q => x_assign_127_reg_24541(3),
      R => '0'
    );
\x_assign_127_reg_24541_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q2(5),
      Q => x_assign_127_reg_24541(6),
      R => '0'
    );
\x_assign_127_reg_24541_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_q2(6),
      Q => x_assign_127_reg_24541(7),
      R => '0'
    );
\x_assign_129_reg_24557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q3(7),
      Q => x_assign_129_reg_24557(0),
      R => '0'
    );
\x_assign_129_reg_24557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q3(0),
      Q => x_assign_129_reg_24557(1),
      R => '0'
    );
\x_assign_129_reg_24557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_291,
      Q => x_assign_129_reg_24557(2),
      R => '0'
    );
\x_assign_129_reg_24557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_304,
      Q => x_assign_129_reg_24557(3),
      R => '0'
    );
\x_assign_129_reg_24557_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q3(5),
      Q => x_assign_129_reg_24557(6),
      R => '0'
    );
\x_assign_129_reg_24557_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q3(6),
      Q => x_assign_129_reg_24557(7),
      R => '0'
    );
\x_assign_12_reg_22722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q4(0),
      Q => x_assign_12_reg_22722(1),
      R => '0'
    );
\x_assign_12_reg_22722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_306,
      Q => x_assign_12_reg_22722(2),
      R => '0'
    );
\x_assign_12_reg_22722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_300,
      Q => x_assign_12_reg_22722(3),
      R => '0'
    );
\x_assign_132_reg_24425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q3(0),
      Q => x_assign_132_reg_24425(1),
      R => '0'
    );
\x_assign_132_reg_24425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_291,
      Q => x_assign_132_reg_24425(2),
      R => '0'
    );
\x_assign_132_reg_24425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_304,
      Q => x_assign_132_reg_24425(3),
      R => '0'
    );
\x_assign_132_reg_24425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q3(6),
      Q => x_assign_132_reg_24425(7),
      R => '0'
    );
\x_assign_134_reg_24436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q2(7),
      Q => x_assign_134_reg_24436(0),
      R => '0'
    );
\x_assign_134_reg_24436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q2(0),
      Q => x_assign_134_reg_24436(1),
      R => '0'
    );
\x_assign_134_reg_24436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_339,
      Q => x_assign_134_reg_24436(2),
      R => '0'
    );
\x_assign_134_reg_24436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_338,
      Q => x_assign_134_reg_24436(3),
      R => '0'
    );
\x_assign_134_reg_24436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_343,
      Q => x_assign_134_reg_24436(4),
      R => '0'
    );
\x_assign_134_reg_24436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q2(4),
      Q => x_assign_134_reg_24436(5),
      R => '0'
    );
\x_assign_134_reg_24436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q2(5),
      Q => x_assign_134_reg_24436(6),
      R => '0'
    );
\x_assign_134_reg_24436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q2(6),
      Q => x_assign_134_reg_24436(7),
      R => '0'
    );
\x_assign_136_reg_24707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q3(7),
      Q => x_assign_136_reg_24707(0),
      R => '0'
    );
\x_assign_136_reg_24707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q3(0),
      Q => x_assign_136_reg_24707(1),
      R => '0'
    );
\x_assign_136_reg_24707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_47,
      Q => x_assign_136_reg_24707(2),
      R => '0'
    );
\x_assign_136_reg_24707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_48,
      Q => x_assign_136_reg_24707(3),
      R => '0'
    );
\x_assign_136_reg_24707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_49,
      Q => x_assign_136_reg_24707(4),
      R => '0'
    );
\x_assign_136_reg_24707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q3(5),
      Q => x_assign_136_reg_24707(6),
      R => '0'
    );
\x_assign_136_reg_24707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q3(6),
      Q => x_assign_136_reg_24707(7),
      R => '0'
    );
\x_assign_138_reg_24723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q2(7),
      Q => x_assign_138_reg_24723(0),
      R => '0'
    );
\x_assign_138_reg_24723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q2(0),
      Q => x_assign_138_reg_24723(1),
      R => '0'
    );
\x_assign_138_reg_24723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_339,
      Q => x_assign_138_reg_24723(2),
      R => '0'
    );
\x_assign_138_reg_24723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_338,
      Q => x_assign_138_reg_24723(3),
      R => '0'
    );
\x_assign_138_reg_24723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q2(6),
      Q => x_assign_138_reg_24723(7),
      R => '0'
    );
\x_assign_139_reg_24729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q2(7),
      Q => x_assign_139_reg_24729(0),
      R => '0'
    );
\x_assign_139_reg_24729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q2(0),
      Q => x_assign_139_reg_24729(1),
      R => '0'
    );
\x_assign_139_reg_24729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_396,
      Q => x_assign_139_reg_24729(2),
      R => '0'
    );
\x_assign_139_reg_24729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_395,
      Q => x_assign_139_reg_24729(3),
      R => '0'
    );
\x_assign_139_reg_24729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q2(6),
      Q => x_assign_139_reg_24729(7),
      R => '0'
    );
\x_assign_13_reg_22764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q4(7),
      Q => x_assign_13_reg_22764(0),
      R => '0'
    );
\x_assign_13_reg_22764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q4(0),
      Q => x_assign_13_reg_22764(1),
      R => '0'
    );
\x_assign_13_reg_22764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_483,
      Q => x_assign_13_reg_22764(2),
      R => '0'
    );
\x_assign_13_reg_22764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_482,
      Q => x_assign_13_reg_22764(3),
      R => '0'
    );
\x_assign_13_reg_22764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_477,
      Q => x_assign_13_reg_22764(4),
      R => '0'
    );
\x_assign_13_reg_22764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q4(4),
      Q => x_assign_13_reg_22764(5),
      R => '0'
    );
\x_assign_13_reg_22764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q4(5),
      Q => x_assign_13_reg_22764(6),
      R => '0'
    );
\x_assign_13_reg_22764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q4(6),
      Q => x_assign_13_reg_22764(7),
      R => '0'
    );
\x_assign_141_reg_24745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q3(7),
      Q => x_assign_141_reg_24745(0),
      R => '0'
    );
\x_assign_141_reg_24745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q3(0),
      Q => x_assign_141_reg_24745(1),
      R => '0'
    );
\x_assign_141_reg_24745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_291,
      Q => x_assign_141_reg_24745(2),
      R => '0'
    );
\x_assign_141_reg_24745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_304,
      Q => x_assign_141_reg_24745(3),
      R => '0'
    );
\x_assign_141_reg_24745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q3(5),
      Q => x_assign_141_reg_24745(6),
      R => '0'
    );
\x_assign_141_reg_24745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_q3(6),
      Q => x_assign_141_reg_24745(7),
      R => '0'
    );
\x_assign_144_reg_24583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg_0(7),
      Q => x_assign_144_reg_24583(0),
      R => '0'
    );
\x_assign_144_reg_24583_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg_0(0),
      Q => x_assign_144_reg_24583(1),
      R => '0'
    );
\x_assign_144_reg_24583_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_314,
      Q => x_assign_144_reg_24583(2),
      R => '0'
    );
\x_assign_144_reg_24583_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_313,
      Q => x_assign_144_reg_24583(3),
      R => '0'
    );
\x_assign_144_reg_24583_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_308,
      Q => x_assign_144_reg_24583(4),
      R => '0'
    );
\x_assign_144_reg_24583_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg_0(4),
      Q => x_assign_144_reg_24583(5),
      R => '0'
    );
\x_assign_144_reg_24583_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg_0(5),
      Q => x_assign_144_reg_24583(6),
      R => '0'
    );
\x_assign_144_reg_24583_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg_0(6),
      Q => x_assign_144_reg_24583(7),
      R => '0'
    );
\x_assign_145_reg_24589_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg(0),
      Q => x_assign_145_reg_24589(1),
      R => '0'
    );
\x_assign_145_reg_24589_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_145_reg_24589(2),
      R => '0'
    );
\x_assign_145_reg_24589_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_145_reg_24589(3),
      R => '0'
    );
\x_assign_146_reg_24605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg_1(0),
      Q => x_assign_146_reg_24605(1),
      R => '0'
    );
\x_assign_146_reg_24605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_146_reg_24605(2),
      R => '0'
    );
\x_assign_146_reg_24605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_146_reg_24605(3),
      R => '0'
    );
\x_assign_146_reg_24605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q0_reg_1(6),
      Q => x_assign_146_reg_24605(7),
      R => '0'
    );
\x_assign_147_reg_24621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg(0),
      Q => x_assign_147_reg_24621(1),
      R => '0'
    );
\x_assign_147_reg_24621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_409,
      Q => x_assign_147_reg_24621(2),
      R => '0'
    );
\x_assign_147_reg_24621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s0_U_n_380,
      Q => x_assign_147_reg_24621(3),
      R => '0'
    );
\x_assign_147_reg_24621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => q1_reg(6),
      Q => x_assign_147_reg_24621(7),
      R => '0'
    );
\x_assign_148_reg_24895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q3(7),
      Q => x_assign_148_reg_24895(0),
      R => '0'
    );
\x_assign_148_reg_24895_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q3(0),
      Q => x_assign_148_reg_24895(1),
      R => '0'
    );
\x_assign_148_reg_24895_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_47,
      Q => x_assign_148_reg_24895(2),
      R => '0'
    );
\x_assign_148_reg_24895_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_48,
      Q => x_assign_148_reg_24895(3),
      R => '0'
    );
\x_assign_150_reg_24911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q2(7),
      Q => x_assign_150_reg_24911(0),
      R => '0'
    );
\x_assign_150_reg_24911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q2(0),
      Q => x_assign_150_reg_24911(1),
      R => '0'
    );
\x_assign_150_reg_24911_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_339,
      Q => x_assign_150_reg_24911(2),
      R => '0'
    );
\x_assign_150_reg_24911_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_338,
      Q => x_assign_150_reg_24911(3),
      R => '0'
    );
\x_assign_150_reg_24911_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_343,
      Q => x_assign_150_reg_24911(4),
      R => '0'
    );
\x_assign_150_reg_24911_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q2(4),
      Q => x_assign_150_reg_24911(5),
      R => '0'
    );
\x_assign_150_reg_24911_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q2(5),
      Q => x_assign_150_reg_24911(6),
      R => '0'
    );
\x_assign_150_reg_24911_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q2(6),
      Q => x_assign_150_reg_24911(7),
      R => '0'
    );
\x_assign_151_reg_24917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q2(7),
      Q => x_assign_151_reg_24917(0),
      R => '0'
    );
\x_assign_151_reg_24917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q2(0),
      Q => x_assign_151_reg_24917(1),
      R => '0'
    );
\x_assign_151_reg_24917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_396,
      Q => x_assign_151_reg_24917(2),
      R => '0'
    );
\x_assign_151_reg_24917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_395,
      Q => x_assign_151_reg_24917(3),
      R => '0'
    );
\x_assign_151_reg_24917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q2(5),
      Q => x_assign_151_reg_24917(6),
      R => '0'
    );
\x_assign_151_reg_24917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q2(6),
      Q => x_assign_151_reg_24917(7),
      R => '0'
    );
\x_assign_153_reg_24933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q3(7),
      Q => x_assign_153_reg_24933(0),
      R => '0'
    );
\x_assign_153_reg_24933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q3(0),
      Q => x_assign_153_reg_24933(1),
      R => '0'
    );
\x_assign_153_reg_24933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_291,
      Q => x_assign_153_reg_24933(2),
      R => '0'
    );
\x_assign_153_reg_24933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_304,
      Q => x_assign_153_reg_24933(3),
      R => '0'
    );
\x_assign_153_reg_24933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q3(5),
      Q => x_assign_153_reg_24933(6),
      R => '0'
    );
\x_assign_153_reg_24933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_q3(6),
      Q => x_assign_153_reg_24933(7),
      R => '0'
    );
\x_assign_156_reg_24771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg_0(0),
      Q => x_assign_156_reg_24771(1),
      R => '0'
    );
\x_assign_156_reg_24771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_314,
      Q => x_assign_156_reg_24771(2),
      R => '0'
    );
\x_assign_156_reg_24771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s1_U_n_313,
      Q => x_assign_156_reg_24771(3),
      R => '0'
    );
\x_assign_156_reg_24771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg_0(6),
      Q => x_assign_156_reg_24771(7),
      R => '0'
    );
\x_assign_157_reg_24777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg(7),
      Q => x_assign_157_reg_24777(0),
      R => '0'
    );
\x_assign_157_reg_24777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg(0),
      Q => x_assign_157_reg_24777(1),
      R => '0'
    );
\x_assign_157_reg_24777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_157_reg_24777(2),
      R => '0'
    );
\x_assign_157_reg_24777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_157_reg_24777(3),
      R => '0'
    );
\x_assign_157_reg_24777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_157_reg_24777(4),
      R => '0'
    );
\x_assign_157_reg_24777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg(4),
      Q => x_assign_157_reg_24777(5),
      R => '0'
    );
\x_assign_157_reg_24777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg(6),
      Q => x_assign_157_reg_24777(7),
      R => '0'
    );
\x_assign_158_reg_24793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg_1(7),
      Q => x_assign_158_reg_24793(0),
      R => '0'
    );
\x_assign_158_reg_24793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg_1(0),
      Q => x_assign_158_reg_24793(1),
      R => '0'
    );
\x_assign_158_reg_24793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_158_reg_24793(2),
      R => '0'
    );
\x_assign_158_reg_24793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_158_reg_24793(3),
      R => '0'
    );
\x_assign_158_reg_24793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_158_reg_24793(4),
      R => '0'
    );
\x_assign_158_reg_24793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg_1(4),
      Q => x_assign_158_reg_24793(5),
      R => '0'
    );
\x_assign_158_reg_24793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q0_reg_1(6),
      Q => x_assign_158_reg_24793(7),
      R => '0'
    );
\x_assign_159_reg_24809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg(0),
      Q => x_assign_159_reg_24809(1),
      R => '0'
    );
\x_assign_159_reg_24809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_409,
      Q => x_assign_159_reg_24809(2),
      R => '0'
    );
\x_assign_159_reg_24809_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_380,
      Q => x_assign_159_reg_24809(3),
      R => '0'
    );
\x_assign_159_reg_24809_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => q1_reg(6),
      Q => x_assign_159_reg_24809(7),
      R => '0'
    );
\x_assign_15_reg_22690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q4(0),
      Q => x_assign_15_reg_22690(1),
      R => '0'
    );
\x_assign_15_reg_22690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_483,
      Q => x_assign_15_reg_22690(2),
      R => '0'
    );
\x_assign_15_reg_22690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_482,
      Q => x_assign_15_reg_22690(3),
      R => '0'
    );
\x_assign_15_reg_22690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q4(6),
      Q => x_assign_15_reg_22690(7),
      R => '0'
    );
\x_assign_160_reg_25083_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q3(7),
      Q => x_assign_160_reg_25083(0),
      R => '0'
    );
\x_assign_160_reg_25083_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q3(0),
      Q => x_assign_160_reg_25083(1),
      R => '0'
    );
\x_assign_160_reg_25083_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_47,
      Q => x_assign_160_reg_25083(2),
      R => '0'
    );
\x_assign_160_reg_25083_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_48,
      Q => x_assign_160_reg_25083(3),
      R => '0'
    );
\x_assign_160_reg_25083_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_49,
      Q => x_assign_160_reg_25083(4),
      R => '0'
    );
\x_assign_160_reg_25083_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q3(5),
      Q => x_assign_160_reg_25083(6),
      R => '0'
    );
\x_assign_160_reg_25083_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q3(6),
      Q => x_assign_160_reg_25083(7),
      R => '0'
    );
\x_assign_162_reg_25099_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q2(7),
      Q => x_assign_162_reg_25099(0),
      R => '0'
    );
\x_assign_162_reg_25099_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q2(0),
      Q => x_assign_162_reg_25099(1),
      R => '0'
    );
\x_assign_162_reg_25099_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_339,
      Q => x_assign_162_reg_25099(2),
      R => '0'
    );
\x_assign_162_reg_25099_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_338,
      Q => x_assign_162_reg_25099(3),
      R => '0'
    );
\x_assign_162_reg_25099_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q2(6),
      Q => x_assign_162_reg_25099(7),
      R => '0'
    );
\x_assign_163_reg_25105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q2(7),
      Q => x_assign_163_reg_25105(0),
      R => '0'
    );
\x_assign_163_reg_25105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q2(0),
      Q => x_assign_163_reg_25105(1),
      R => '0'
    );
\x_assign_163_reg_25105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_396,
      Q => x_assign_163_reg_25105(2),
      R => '0'
    );
\x_assign_163_reg_25105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_395,
      Q => x_assign_163_reg_25105(3),
      R => '0'
    );
\x_assign_163_reg_25105_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_q2(6),
      Q => x_assign_163_reg_25105(7),
      R => '0'
    );
\x_assign_165_reg_25121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q3(7),
      Q => x_assign_165_reg_25121(0),
      R => '0'
    );
\x_assign_165_reg_25121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q3(0),
      Q => x_assign_165_reg_25121(1),
      R => '0'
    );
\x_assign_165_reg_25121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_291,
      Q => x_assign_165_reg_25121(2),
      R => '0'
    );
\x_assign_165_reg_25121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_304,
      Q => x_assign_165_reg_25121(3),
      R => '0'
    );
\x_assign_165_reg_25121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q3(5),
      Q => x_assign_165_reg_25121(6),
      R => '0'
    );
\x_assign_165_reg_25121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_q3(6),
      Q => x_assign_165_reg_25121(7),
      R => '0'
    );
\x_assign_168_reg_24959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg_0(7),
      Q => x_assign_168_reg_24959(0),
      R => '0'
    );
\x_assign_168_reg_24959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg_0(0),
      Q => x_assign_168_reg_24959(1),
      R => '0'
    );
\x_assign_168_reg_24959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_314,
      Q => x_assign_168_reg_24959(2),
      R => '0'
    );
\x_assign_168_reg_24959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_313,
      Q => x_assign_168_reg_24959(3),
      R => '0'
    );
\x_assign_168_reg_24959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s1_U_n_308,
      Q => x_assign_168_reg_24959(4),
      R => '0'
    );
\x_assign_168_reg_24959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg_0(4),
      Q => x_assign_168_reg_24959(5),
      R => '0'
    );
\x_assign_168_reg_24959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg_0(5),
      Q => x_assign_168_reg_24959(6),
      R => '0'
    );
\x_assign_168_reg_24959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg_0(6),
      Q => x_assign_168_reg_24959(7),
      R => '0'
    );
\x_assign_169_reg_24965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg(0),
      Q => x_assign_169_reg_24965(1),
      R => '0'
    );
\x_assign_169_reg_24965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_169_reg_24965(2),
      R => '0'
    );
\x_assign_169_reg_24965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_169_reg_24965(3),
      R => '0'
    );
\x_assign_16_reg_22892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_q4(7),
      Q => x_assign_16_reg_22892(0),
      R => '0'
    );
\x_assign_16_reg_22892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_q4(0),
      Q => x_assign_16_reg_22892(1),
      R => '0'
    );
\x_assign_16_reg_22892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_483,
      Q => x_assign_16_reg_22892(2),
      R => '0'
    );
\x_assign_16_reg_22892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_U_n_482,
      Q => x_assign_16_reg_22892(3),
      R => '0'
    );
\x_assign_16_reg_22892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_q4(5),
      Q => x_assign_16_reg_22892(6),
      R => '0'
    );
\x_assign_16_reg_22892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => clefia_s0_q4(6),
      Q => x_assign_16_reg_22892(7),
      R => '0'
    );
\x_assign_170_reg_24981_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg_1(0),
      Q => x_assign_170_reg_24981(1),
      R => '0'
    );
\x_assign_170_reg_24981_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_170_reg_24981(2),
      R => '0'
    );
\x_assign_170_reg_24981_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_170_reg_24981(3),
      R => '0'
    );
\x_assign_170_reg_24981_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q0_reg_1(6),
      Q => x_assign_170_reg_24981(7),
      R => '0'
    );
\x_assign_171_reg_24997_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg(0),
      Q => x_assign_171_reg_24997(1),
      R => '0'
    );
\x_assign_171_reg_24997_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_409,
      Q => x_assign_171_reg_24997(2),
      R => '0'
    );
\x_assign_171_reg_24997_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_380,
      Q => x_assign_171_reg_24997(3),
      R => '0'
    );
\x_assign_171_reg_24997_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => q1_reg(6),
      Q => x_assign_171_reg_24997(7),
      R => '0'
    );
\x_assign_172_reg_25271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q3(7),
      Q => x_assign_172_reg_25271(0),
      R => '0'
    );
\x_assign_172_reg_25271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q3(0),
      Q => x_assign_172_reg_25271(1),
      R => '0'
    );
\x_assign_172_reg_25271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_47,
      Q => x_assign_172_reg_25271(2),
      R => '0'
    );
\x_assign_172_reg_25271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_48,
      Q => x_assign_172_reg_25271(3),
      R => '0'
    );
\x_assign_174_reg_25287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q2(7),
      Q => x_assign_174_reg_25287(0),
      R => '0'
    );
\x_assign_174_reg_25287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q2(0),
      Q => x_assign_174_reg_25287(1),
      R => '0'
    );
\x_assign_174_reg_25287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_339,
      Q => x_assign_174_reg_25287(2),
      R => '0'
    );
\x_assign_174_reg_25287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_338,
      Q => x_assign_174_reg_25287(3),
      R => '0'
    );
\x_assign_174_reg_25287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_343,
      Q => x_assign_174_reg_25287(4),
      R => '0'
    );
\x_assign_174_reg_25287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q2(4),
      Q => x_assign_174_reg_25287(5),
      R => '0'
    );
\x_assign_174_reg_25287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q2(5),
      Q => x_assign_174_reg_25287(6),
      R => '0'
    );
\x_assign_174_reg_25287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q2(6),
      Q => x_assign_174_reg_25287(7),
      R => '0'
    );
\x_assign_175_reg_25293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q2(7),
      Q => x_assign_175_reg_25293(0),
      R => '0'
    );
\x_assign_175_reg_25293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q2(0),
      Q => x_assign_175_reg_25293(1),
      R => '0'
    );
\x_assign_175_reg_25293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_396,
      Q => x_assign_175_reg_25293(2),
      R => '0'
    );
\x_assign_175_reg_25293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_395,
      Q => x_assign_175_reg_25293(3),
      R => '0'
    );
\x_assign_175_reg_25293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q2(5),
      Q => x_assign_175_reg_25293(6),
      R => '0'
    );
\x_assign_175_reg_25293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_q2(6),
      Q => x_assign_175_reg_25293(7),
      R => '0'
    );
\x_assign_177_reg_25309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q3(7),
      Q => x_assign_177_reg_25309(0),
      R => '0'
    );
\x_assign_177_reg_25309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q3(0),
      Q => x_assign_177_reg_25309(1),
      R => '0'
    );
\x_assign_177_reg_25309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_291,
      Q => x_assign_177_reg_25309(2),
      R => '0'
    );
\x_assign_177_reg_25309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_304,
      Q => x_assign_177_reg_25309(3),
      R => '0'
    );
\x_assign_177_reg_25309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q3(5),
      Q => x_assign_177_reg_25309(6),
      R => '0'
    );
\x_assign_177_reg_25309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_q3(6),
      Q => x_assign_177_reg_25309(7),
      R => '0'
    );
\x_assign_180_reg_25147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg_0(0),
      Q => x_assign_180_reg_25147(1),
      R => '0'
    );
\x_assign_180_reg_25147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_314,
      Q => x_assign_180_reg_25147(2),
      R => '0'
    );
\x_assign_180_reg_25147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s1_U_n_313,
      Q => x_assign_180_reg_25147(3),
      R => '0'
    );
\x_assign_180_reg_25147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg_0(6),
      Q => x_assign_180_reg_25147(7),
      R => '0'
    );
\x_assign_181_reg_25153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg(7),
      Q => x_assign_181_reg_25153(0),
      R => '0'
    );
\x_assign_181_reg_25153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg(0),
      Q => x_assign_181_reg_25153(1),
      R => '0'
    );
\x_assign_181_reg_25153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_181_reg_25153(2),
      R => '0'
    );
\x_assign_181_reg_25153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_181_reg_25153(3),
      R => '0'
    );
\x_assign_181_reg_25153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_181_reg_25153(4),
      R => '0'
    );
\x_assign_181_reg_25153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg(4),
      Q => x_assign_181_reg_25153(5),
      R => '0'
    );
\x_assign_181_reg_25153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg(6),
      Q => x_assign_181_reg_25153(7),
      R => '0'
    );
\x_assign_182_reg_25169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg_1(7),
      Q => x_assign_182_reg_25169(0),
      R => '0'
    );
\x_assign_182_reg_25169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg_1(0),
      Q => x_assign_182_reg_25169(1),
      R => '0'
    );
\x_assign_182_reg_25169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_182_reg_25169(2),
      R => '0'
    );
\x_assign_182_reg_25169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_182_reg_25169(3),
      R => '0'
    );
\x_assign_182_reg_25169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_182_reg_25169(4),
      R => '0'
    );
\x_assign_182_reg_25169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg_1(4),
      Q => x_assign_182_reg_25169(5),
      R => '0'
    );
\x_assign_182_reg_25169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q0_reg_1(6),
      Q => x_assign_182_reg_25169(7),
      R => '0'
    );
\x_assign_183_reg_25185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg(0),
      Q => x_assign_183_reg_25185(1),
      R => '0'
    );
\x_assign_183_reg_25185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_409,
      Q => x_assign_183_reg_25185(2),
      R => '0'
    );
\x_assign_183_reg_25185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => clefia_s0_U_n_380,
      Q => x_assign_183_reg_25185(3),
      R => '0'
    );
\x_assign_183_reg_25185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => q1_reg(6),
      Q => x_assign_183_reg_25185(7),
      R => '0'
    );
\x_assign_184_reg_25459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q3(7),
      Q => x_assign_184_reg_25459(0),
      R => '0'
    );
\x_assign_184_reg_25459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q3(0),
      Q => x_assign_184_reg_25459(1),
      R => '0'
    );
\x_assign_184_reg_25459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_47,
      Q => x_assign_184_reg_25459(2),
      R => '0'
    );
\x_assign_184_reg_25459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_48,
      Q => x_assign_184_reg_25459(3),
      R => '0'
    );
\x_assign_184_reg_25459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q3(5),
      Q => x_assign_184_reg_25459(6),
      R => '0'
    );
\x_assign_184_reg_25459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q3(6),
      Q => x_assign_184_reg_25459(7),
      R => '0'
    );
\x_assign_186_reg_25475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q2(7),
      Q => x_assign_186_reg_25475(0),
      R => '0'
    );
\x_assign_186_reg_25475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q2(0),
      Q => x_assign_186_reg_25475(1),
      R => '0'
    );
\x_assign_186_reg_25475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_339,
      Q => x_assign_186_reg_25475(2),
      R => '0'
    );
\x_assign_186_reg_25475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_338,
      Q => x_assign_186_reg_25475(3),
      R => '0'
    );
\x_assign_186_reg_25475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q2(5),
      Q => x_assign_186_reg_25475(6),
      R => '0'
    );
\x_assign_186_reg_25475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q2(6),
      Q => x_assign_186_reg_25475(7),
      R => '0'
    );
\x_assign_187_reg_25481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q2(7),
      Q => x_assign_187_reg_25481(0),
      R => '0'
    );
\x_assign_187_reg_25481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q2(0),
      Q => x_assign_187_reg_25481(1),
      R => '0'
    );
\x_assign_187_reg_25481_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_396,
      Q => x_assign_187_reg_25481(2),
      R => '0'
    );
\x_assign_187_reg_25481_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_395,
      Q => x_assign_187_reg_25481(3),
      R => '0'
    );
\x_assign_187_reg_25481_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q2(5),
      Q => x_assign_187_reg_25481(6),
      R => '0'
    );
\x_assign_187_reg_25481_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_q2(6),
      Q => x_assign_187_reg_25481(7),
      R => '0'
    );
\x_assign_189_reg_25497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q3(7),
      Q => x_assign_189_reg_25497(0),
      R => '0'
    );
\x_assign_189_reg_25497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q3(0),
      Q => x_assign_189_reg_25497(1),
      R => '0'
    );
\x_assign_189_reg_25497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_291,
      Q => x_assign_189_reg_25497(2),
      R => '0'
    );
\x_assign_189_reg_25497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_304,
      Q => x_assign_189_reg_25497(3),
      R => '0'
    );
\x_assign_189_reg_25497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q3(5),
      Q => x_assign_189_reg_25497(6),
      R => '0'
    );
\x_assign_189_reg_25497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q3(6),
      Q => x_assign_189_reg_25497(7),
      R => '0'
    );
\x_assign_18_reg_22937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_q3(7),
      Q => x_assign_18_reg_22937(0),
      R => '0'
    );
\x_assign_18_reg_22937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_q3(0),
      Q => x_assign_18_reg_22937(1),
      R => '0'
    );
\x_assign_18_reg_22937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_291,
      Q => x_assign_18_reg_22937(2),
      R => '0'
    );
\x_assign_18_reg_22937_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_304,
      Q => x_assign_18_reg_22937(3),
      R => '0'
    );
\x_assign_18_reg_22937_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_301,
      Q => x_assign_18_reg_22937(4),
      R => '0'
    );
\x_assign_18_reg_22937_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_q3(4),
      Q => x_assign_18_reg_22937(5),
      R => '0'
    );
\x_assign_18_reg_22937_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_q3(5),
      Q => x_assign_18_reg_22937(6),
      R => '0'
    );
\x_assign_18_reg_22937_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_q3(6),
      Q => x_assign_18_reg_22937(7),
      R => '0'
    );
\x_assign_192_reg_25340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg_0(7),
      Q => x_assign_192_reg_25340(0),
      R => '0'
    );
\x_assign_192_reg_25340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg_0(0),
      Q => x_assign_192_reg_25340(1),
      R => '0'
    );
\x_assign_192_reg_25340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_314,
      Q => x_assign_192_reg_25340(2),
      R => '0'
    );
\x_assign_192_reg_25340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_313,
      Q => x_assign_192_reg_25340(3),
      R => '0'
    );
\x_assign_192_reg_25340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s1_U_n_308,
      Q => x_assign_192_reg_25340(4),
      R => '0'
    );
\x_assign_192_reg_25340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg_0(4),
      Q => x_assign_192_reg_25340(5),
      R => '0'
    );
\x_assign_192_reg_25340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg_0(5),
      Q => x_assign_192_reg_25340(6),
      R => '0'
    );
\x_assign_192_reg_25340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg_0(6),
      Q => x_assign_192_reg_25340(7),
      R => '0'
    );
\x_assign_193_reg_25346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg(0),
      Q => x_assign_193_reg_25346(1),
      R => '0'
    );
\x_assign_193_reg_25346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_193_reg_25346(2),
      R => '0'
    );
\x_assign_193_reg_25346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_193_reg_25346(3),
      R => '0'
    );
\x_assign_194_reg_25362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg_1(0),
      Q => x_assign_194_reg_25362(1),
      R => '0'
    );
\x_assign_194_reg_25362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_194_reg_25362(2),
      R => '0'
    );
\x_assign_194_reg_25362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_194_reg_25362(3),
      R => '0'
    );
\x_assign_194_reg_25362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q0_reg_1(6),
      Q => x_assign_194_reg_25362(7),
      R => '0'
    );
\x_assign_195_reg_25378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg(0),
      Q => x_assign_195_reg_25378(1),
      R => '0'
    );
\x_assign_195_reg_25378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_409,
      Q => x_assign_195_reg_25378(2),
      R => '0'
    );
\x_assign_195_reg_25378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => clefia_s0_U_n_380,
      Q => x_assign_195_reg_25378(3),
      R => '0'
    );
\x_assign_195_reg_25378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => q1_reg(6),
      Q => x_assign_195_reg_25378(7),
      R => '0'
    );
\x_assign_196_reg_25627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg(7),
      Q => x_assign_196_reg_25627(0),
      R => '0'
    );
\x_assign_196_reg_25627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg(0),
      Q => x_assign_196_reg_25627(1),
      R => '0'
    );
\x_assign_196_reg_25627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_409,
      Q => x_assign_196_reg_25627(2),
      R => '0'
    );
\x_assign_196_reg_25627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_380,
      Q => x_assign_196_reg_25627(3),
      R => '0'
    );
\x_assign_198_reg_25643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg_1(7),
      Q => x_assign_198_reg_25643(0),
      R => '0'
    );
\x_assign_198_reg_25643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg_1(0),
      Q => x_assign_198_reg_25643(1),
      R => '0'
    );
\x_assign_198_reg_25643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_198_reg_25643(2),
      R => '0'
    );
\x_assign_198_reg_25643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_198_reg_25643(3),
      R => '0'
    );
\x_assign_198_reg_25643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_198_reg_25643(4),
      R => '0'
    );
\x_assign_198_reg_25643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg_1(4),
      Q => x_assign_198_reg_25643(5),
      R => '0'
    );
\x_assign_198_reg_25643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg_1(5),
      Q => x_assign_198_reg_25643(6),
      R => '0'
    );
\x_assign_198_reg_25643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg_1(6),
      Q => x_assign_198_reg_25643(7),
      R => '0'
    );
\x_assign_199_reg_25649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(7),
      Q => x_assign_199_reg_25649(0),
      R => '0'
    );
\x_assign_199_reg_25649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(0),
      Q => x_assign_199_reg_25649(1),
      R => '0'
    );
\x_assign_199_reg_25649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_199_reg_25649(2),
      R => '0'
    );
\x_assign_199_reg_25649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_199_reg_25649(3),
      R => '0'
    );
\x_assign_199_reg_25649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(5),
      Q => x_assign_199_reg_25649(6),
      R => '0'
    );
\x_assign_199_reg_25649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(6),
      Q => x_assign_199_reg_25649(7),
      R => '0'
    );
\x_assign_19_reg_22973_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q3(7),
      Q => x_assign_19_reg_22973(0),
      R => '0'
    );
\x_assign_19_reg_22973_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q3(0),
      Q => x_assign_19_reg_22973(1),
      R => '0'
    );
\x_assign_19_reg_22973_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_47,
      Q => x_assign_19_reg_22973(2),
      R => '0'
    );
\x_assign_19_reg_22973_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_48,
      Q => x_assign_19_reg_22973(3),
      R => '0'
    );
\x_assign_1_reg_22497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q4(7),
      Q => x_assign_1_reg_22497(0),
      R => '0'
    );
\x_assign_1_reg_22497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q4(0),
      Q => x_assign_1_reg_22497(1),
      R => '0'
    );
\x_assign_1_reg_22497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_306,
      Q => x_assign_1_reg_22497(2),
      R => '0'
    );
\x_assign_1_reg_22497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_300,
      Q => x_assign_1_reg_22497(3),
      R => '0'
    );
\x_assign_1_reg_22497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_U_n_302,
      Q => x_assign_1_reg_22497(4),
      R => '0'
    );
\x_assign_1_reg_22497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q4(4),
      Q => x_assign_1_reg_22497(5),
      R => '0'
    );
\x_assign_1_reg_22497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q4(5),
      Q => x_assign_1_reg_22497(6),
      R => '0'
    );
\x_assign_1_reg_22497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => clefia_s1_q4(6),
      Q => x_assign_1_reg_22497(7),
      R => '0'
    );
\x_assign_201_reg_25665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg_0(7),
      Q => x_assign_201_reg_25665(0),
      R => '0'
    );
\x_assign_201_reg_25665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg_0(0),
      Q => x_assign_201_reg_25665(1),
      R => '0'
    );
\x_assign_201_reg_25665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_314,
      Q => x_assign_201_reg_25665(2),
      R => '0'
    );
\x_assign_201_reg_25665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s1_U_n_313,
      Q => x_assign_201_reg_25665(3),
      R => '0'
    );
\x_assign_201_reg_25665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg_0(5),
      Q => x_assign_201_reg_25665(6),
      R => '0'
    );
\x_assign_201_reg_25665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q1_reg_0(6),
      Q => x_assign_201_reg_25665(7),
      R => '0'
    );
\x_assign_204_reg_25523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg_0(0),
      Q => x_assign_204_reg_25523(1),
      R => '0'
    );
\x_assign_204_reg_25523_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_314,
      Q => x_assign_204_reg_25523(2),
      R => '0'
    );
\x_assign_204_reg_25523_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_313,
      Q => x_assign_204_reg_25523(3),
      R => '0'
    );
\x_assign_204_reg_25523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg_0(6),
      Q => x_assign_204_reg_25523(7),
      R => '0'
    );
\x_assign_205_reg_25529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg(0),
      Q => x_assign_205_reg_25529(1),
      R => '0'
    );
\x_assign_205_reg_25529_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_205_reg_25529(2),
      R => '0'
    );
\x_assign_205_reg_25529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_205_reg_25529(3),
      R => '0'
    );
\x_assign_205_reg_25529_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg(6),
      Q => x_assign_205_reg_25529(7),
      R => '0'
    );
\x_assign_206_reg_25545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg_1(0),
      Q => x_assign_206_reg_25545(1),
      R => '0'
    );
\x_assign_206_reg_25545_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_206_reg_25545(2),
      R => '0'
    );
\x_assign_206_reg_25545_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_206_reg_25545(3),
      R => '0'
    );
\x_assign_206_reg_25545_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q0_reg_1(6),
      Q => x_assign_206_reg_25545(7),
      R => '0'
    );
\x_assign_207_reg_25561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg(0),
      Q => x_assign_207_reg_25561(1),
      R => '0'
    );
\x_assign_207_reg_25561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_409,
      Q => x_assign_207_reg_25561(2),
      R => '0'
    );
\x_assign_207_reg_25561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s0_U_n_380,
      Q => x_assign_207_reg_25561(3),
      R => '0'
    );
\x_assign_207_reg_25561_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => q1_reg(6),
      Q => x_assign_207_reg_25561(7),
      R => '0'
    );
\x_assign_210_reg_25736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg_1(7),
      Q => x_assign_210_reg_25736(0),
      R => '0'
    );
\x_assign_210_reg_25736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg_1(0),
      Q => x_assign_210_reg_25736(1),
      R => '0'
    );
\x_assign_210_reg_25736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_210_reg_25736(2),
      R => '0'
    );
\x_assign_210_reg_25736_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_210_reg_25736(3),
      R => '0'
    );
\x_assign_210_reg_25736_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg_1(5),
      Q => x_assign_210_reg_25736(6),
      R => '0'
    );
\x_assign_210_reg_25736_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg_1(6),
      Q => x_assign_210_reg_25736(7),
      R => '0'
    );
\x_assign_211_reg_25742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(7),
      Q => x_assign_211_reg_25742(0),
      R => '0'
    );
\x_assign_211_reg_25742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(0),
      Q => x_assign_211_reg_25742(1),
      R => '0'
    );
\x_assign_211_reg_25742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_211_reg_25742(2),
      R => '0'
    );
\x_assign_211_reg_25742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_211_reg_25742(3),
      R => '0'
    );
\x_assign_211_reg_25742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(5),
      Q => x_assign_211_reg_25742(6),
      R => '0'
    );
\x_assign_211_reg_25742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(6),
      Q => x_assign_211_reg_25742(7),
      R => '0'
    );
\x_assign_21_reg_22846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q4(7),
      Q => x_assign_21_reg_22846(0),
      R => '0'
    );
\x_assign_21_reg_22846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q4(0),
      Q => x_assign_21_reg_22846(1),
      R => '0'
    );
\x_assign_21_reg_22846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_306,
      Q => x_assign_21_reg_22846(2),
      R => '0'
    );
\x_assign_21_reg_22846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_300,
      Q => x_assign_21_reg_22846(3),
      R => '0'
    );
\x_assign_21_reg_22846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_U_n_302,
      Q => x_assign_21_reg_22846(4),
      R => '0'
    );
\x_assign_21_reg_22846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q4(4),
      Q => x_assign_21_reg_22846(5),
      R => '0'
    );
\x_assign_21_reg_22846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q4(5),
      Q => x_assign_21_reg_22846(6),
      R => '0'
    );
\x_assign_21_reg_22846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => clefia_s1_q4(6),
      Q => x_assign_21_reg_22846(7),
      R => '0'
    );
\x_assign_28_reg_23088_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q3(7),
      Q => x_assign_28_reg_23088(0),
      R => '0'
    );
\x_assign_28_reg_23088_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q3(0),
      Q => x_assign_28_reg_23088(1),
      R => '0'
    );
\x_assign_28_reg_23088_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_47,
      Q => x_assign_28_reg_23088(2),
      R => '0'
    );
\x_assign_28_reg_23088_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_48,
      Q => x_assign_28_reg_23088(3),
      R => '0'
    );
\x_assign_28_reg_23088_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_49,
      Q => x_assign_28_reg_23088(4),
      R => '0'
    );
\x_assign_28_reg_23088_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q3(4),
      Q => x_assign_28_reg_23088(5),
      R => '0'
    );
\x_assign_28_reg_23088_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q3(5),
      Q => x_assign_28_reg_23088(6),
      R => '0'
    );
\x_assign_28_reg_23088_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q3(6),
      Q => x_assign_28_reg_23088(7),
      R => '0'
    );
\x_assign_2_reg_22409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q4(7),
      Q => x_assign_2_reg_22409(0),
      R => '0'
    );
\x_assign_2_reg_22409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q4(0),
      Q => x_assign_2_reg_22409(1),
      R => '0'
    );
\x_assign_2_reg_22409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_483,
      Q => x_assign_2_reg_22409(2),
      R => '0'
    );
\x_assign_2_reg_22409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_482,
      Q => x_assign_2_reg_22409(3),
      R => '0'
    );
\x_assign_2_reg_22409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_U_n_477,
      Q => x_assign_2_reg_22409(4),
      R => '0'
    );
\x_assign_2_reg_22409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q4(4),
      Q => x_assign_2_reg_22409(5),
      R => '0'
    );
\x_assign_2_reg_22409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q4(5),
      Q => x_assign_2_reg_22409(6),
      R => '0'
    );
\x_assign_2_reg_22409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s0_q4(6),
      Q => x_assign_2_reg_22409(7),
      R => '0'
    );
\x_assign_30_reg_23100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q2(7),
      Q => x_assign_30_reg_23100(0),
      R => '0'
    );
\x_assign_30_reg_23100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q2(0),
      Q => x_assign_30_reg_23100(1),
      R => '0'
    );
\x_assign_30_reg_23100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_339,
      Q => x_assign_30_reg_23100(2),
      R => '0'
    );
\x_assign_30_reg_23100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_338,
      Q => x_assign_30_reg_23100(3),
      R => '0'
    );
\x_assign_31_reg_23106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q2(7),
      Q => x_assign_31_reg_23106(0),
      R => '0'
    );
\x_assign_31_reg_23106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q2(0),
      Q => x_assign_31_reg_23106(1),
      R => '0'
    );
\x_assign_31_reg_23106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_396,
      Q => x_assign_31_reg_23106(2),
      R => '0'
    );
\x_assign_31_reg_23106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_395,
      Q => x_assign_31_reg_23106(3),
      R => '0'
    );
\x_assign_33_reg_23118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q3(7),
      Q => x_assign_33_reg_23118(0),
      R => '0'
    );
\x_assign_33_reg_23118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q3(0),
      Q => x_assign_33_reg_23118(1),
      R => '0'
    );
\x_assign_33_reg_23118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_291,
      Q => x_assign_33_reg_23118(2),
      R => '0'
    );
\x_assign_33_reg_23118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_304,
      Q => x_assign_33_reg_23118(3),
      R => '0'
    );
\x_assign_33_reg_23118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q3(5),
      Q => x_assign_33_reg_23118(6),
      R => '0'
    );
\x_assign_33_reg_23118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_q3(6),
      Q => x_assign_33_reg_23118(7),
      R => '0'
    );
\x_assign_36_reg_22994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q3(0),
      Q => x_assign_36_reg_22994(1),
      R => '0'
    );
\x_assign_36_reg_22994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_291,
      Q => x_assign_36_reg_22994(2),
      R => '0'
    );
\x_assign_36_reg_22994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_304,
      Q => x_assign_36_reg_22994(3),
      R => '0'
    );
\x_assign_36_reg_22994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q3(6),
      Q => x_assign_36_reg_22994(7),
      R => '0'
    );
\x_assign_38_reg_23005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q2(7),
      Q => x_assign_38_reg_23005(0),
      R => '0'
    );
\x_assign_38_reg_23005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q2(0),
      Q => x_assign_38_reg_23005(1),
      R => '0'
    );
\x_assign_38_reg_23005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_339,
      Q => x_assign_38_reg_23005(2),
      R => '0'
    );
\x_assign_38_reg_23005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_338,
      Q => x_assign_38_reg_23005(3),
      R => '0'
    );
\x_assign_38_reg_23005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_U_n_343,
      Q => x_assign_38_reg_23005(4),
      R => '0'
    );
\x_assign_38_reg_23005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q2(4),
      Q => x_assign_38_reg_23005(5),
      R => '0'
    );
\x_assign_38_reg_23005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q2(5),
      Q => x_assign_38_reg_23005(6),
      R => '0'
    );
\x_assign_38_reg_23005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => clefia_s1_q2(6),
      Q => x_assign_38_reg_23005(7),
      R => '0'
    );
\x_assign_3_reg_22564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q4(7),
      Q => x_assign_3_reg_22564(0),
      R => '0'
    );
\x_assign_3_reg_22564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q4(0),
      Q => x_assign_3_reg_22564(1),
      R => '0'
    );
\x_assign_3_reg_22564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_483,
      Q => x_assign_3_reg_22564(2),
      R => '0'
    );
\x_assign_3_reg_22564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_482,
      Q => x_assign_3_reg_22564(3),
      R => '0'
    );
\x_assign_3_reg_22564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_U_n_477,
      Q => x_assign_3_reg_22564(4),
      R => '0'
    );
\x_assign_3_reg_22564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q4(4),
      Q => x_assign_3_reg_22564(5),
      R => '0'
    );
\x_assign_3_reg_22564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q4(5),
      Q => x_assign_3_reg_22564(6),
      R => '0'
    );
\x_assign_3_reg_22564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => clefia_s0_q4(6),
      Q => x_assign_3_reg_22564(7),
      R => '0'
    );
\x_assign_40_reg_23260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q3(7),
      Q => x_assign_40_reg_23260(0),
      R => '0'
    );
\x_assign_40_reg_23260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q3(0),
      Q => x_assign_40_reg_23260(1),
      R => '0'
    );
\x_assign_40_reg_23260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_47,
      Q => x_assign_40_reg_23260(2),
      R => '0'
    );
\x_assign_40_reg_23260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_48,
      Q => x_assign_40_reg_23260(3),
      R => '0'
    );
\x_assign_40_reg_23260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_49,
      Q => x_assign_40_reg_23260(4),
      R => '0'
    );
\x_assign_40_reg_23260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q3(4),
      Q => x_assign_40_reg_23260(5),
      R => '0'
    );
\x_assign_40_reg_23260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q3(5),
      Q => x_assign_40_reg_23260(6),
      R => '0'
    );
\x_assign_40_reg_23260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q3(6),
      Q => x_assign_40_reg_23260(7),
      R => '0'
    );
\x_assign_42_reg_23276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q2(7),
      Q => x_assign_42_reg_23276(0),
      R => '0'
    );
\x_assign_42_reg_23276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q2(0),
      Q => x_assign_42_reg_23276(1),
      R => '0'
    );
\x_assign_42_reg_23276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_339,
      Q => x_assign_42_reg_23276(2),
      R => '0'
    );
\x_assign_42_reg_23276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_338,
      Q => x_assign_42_reg_23276(3),
      R => '0'
    );
\x_assign_43_reg_23282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q2(7),
      Q => x_assign_43_reg_23282(0),
      R => '0'
    );
\x_assign_43_reg_23282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_q2(0),
      Q => x_assign_43_reg_23282(1),
      R => '0'
    );
\x_assign_43_reg_23282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_396,
      Q => x_assign_43_reg_23282(2),
      R => '0'
    );
\x_assign_43_reg_23282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_395,
      Q => x_assign_43_reg_23282(3),
      R => '0'
    );
\x_assign_45_reg_23298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q3(7),
      Q => x_assign_45_reg_23298(0),
      R => '0'
    );
\x_assign_45_reg_23298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q3(0),
      Q => x_assign_45_reg_23298(1),
      R => '0'
    );
\x_assign_45_reg_23298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_291,
      Q => x_assign_45_reg_23298(2),
      R => '0'
    );
\x_assign_45_reg_23298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_304,
      Q => x_assign_45_reg_23298(3),
      R => '0'
    );
\x_assign_45_reg_23298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q3(5),
      Q => x_assign_45_reg_23298(6),
      R => '0'
    );
\x_assign_45_reg_23298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q3(6),
      Q => x_assign_45_reg_23298(7),
      R => '0'
    );
\x_assign_48_reg_23136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg_0(0),
      Q => x_assign_48_reg_23136(1),
      R => '0'
    );
\x_assign_48_reg_23136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_314,
      Q => x_assign_48_reg_23136(2),
      R => '0'
    );
\x_assign_48_reg_23136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s1_U_n_313,
      Q => x_assign_48_reg_23136(3),
      R => '0'
    );
\x_assign_49_reg_23142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg(7),
      Q => x_assign_49_reg_23142(0),
      R => '0'
    );
\x_assign_49_reg_23142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg(0),
      Q => x_assign_49_reg_23142(1),
      R => '0'
    );
\x_assign_49_reg_23142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_49_reg_23142(2),
      R => '0'
    );
\x_assign_49_reg_23142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_49_reg_23142(3),
      R => '0'
    );
\x_assign_49_reg_23142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_49_reg_23142(4),
      R => '0'
    );
\x_assign_49_reg_23142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg(4),
      Q => x_assign_49_reg_23142(5),
      R => '0'
    );
\x_assign_49_reg_23142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg(5),
      Q => x_assign_49_reg_23142(6),
      R => '0'
    );
\x_assign_49_reg_23142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg(6),
      Q => x_assign_49_reg_23142(7),
      R => '0'
    );
\x_assign_50_reg_23158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg_1(7),
      Q => x_assign_50_reg_23158(0),
      R => '0'
    );
\x_assign_50_reg_23158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg_1(0),
      Q => x_assign_50_reg_23158(1),
      R => '0'
    );
\x_assign_50_reg_23158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_50_reg_23158(2),
      R => '0'
    );
\x_assign_50_reg_23158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_50_reg_23158(3),
      R => '0'
    );
\x_assign_50_reg_23158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_50_reg_23158(4),
      R => '0'
    );
\x_assign_50_reg_23158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg_1(4),
      Q => x_assign_50_reg_23158(5),
      R => '0'
    );
\x_assign_50_reg_23158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg_1(5),
      Q => x_assign_50_reg_23158(6),
      R => '0'
    );
\x_assign_50_reg_23158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q0_reg_1(6),
      Q => x_assign_50_reg_23158(7),
      R => '0'
    );
\x_assign_51_reg_23174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg(0),
      Q => x_assign_51_reg_23174(1),
      R => '0'
    );
\x_assign_51_reg_23174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_409,
      Q => x_assign_51_reg_23174(2),
      R => '0'
    );
\x_assign_51_reg_23174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_380,
      Q => x_assign_51_reg_23174(3),
      R => '0'
    );
\x_assign_51_reg_23174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => q1_reg(6),
      Q => x_assign_51_reg_23174(7),
      R => '0'
    );
\x_assign_52_reg_23448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q3(7),
      Q => x_assign_52_reg_23448(0),
      R => '0'
    );
\x_assign_52_reg_23448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q3(0),
      Q => x_assign_52_reg_23448(1),
      R => '0'
    );
\x_assign_52_reg_23448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_47,
      Q => x_assign_52_reg_23448(2),
      R => '0'
    );
\x_assign_52_reg_23448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_48,
      Q => x_assign_52_reg_23448(3),
      R => '0'
    );
\x_assign_52_reg_23448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_49,
      Q => x_assign_52_reg_23448(4),
      R => '0'
    );
\x_assign_52_reg_23448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q3(4),
      Q => x_assign_52_reg_23448(5),
      R => '0'
    );
\x_assign_52_reg_23448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q3(5),
      Q => x_assign_52_reg_23448(6),
      R => '0'
    );
\x_assign_52_reg_23448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q3(6),
      Q => x_assign_52_reg_23448(7),
      R => '0'
    );
\x_assign_54_reg_23464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q2(7),
      Q => x_assign_54_reg_23464(0),
      R => '0'
    );
\x_assign_54_reg_23464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q2(0),
      Q => x_assign_54_reg_23464(1),
      R => '0'
    );
\x_assign_54_reg_23464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_339,
      Q => x_assign_54_reg_23464(2),
      R => '0'
    );
\x_assign_54_reg_23464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_338,
      Q => x_assign_54_reg_23464(3),
      R => '0'
    );
\x_assign_55_reg_23470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q2(7),
      Q => x_assign_55_reg_23470(0),
      R => '0'
    );
\x_assign_55_reg_23470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_q2(0),
      Q => x_assign_55_reg_23470(1),
      R => '0'
    );
\x_assign_55_reg_23470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_396,
      Q => x_assign_55_reg_23470(2),
      R => '0'
    );
\x_assign_55_reg_23470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_395,
      Q => x_assign_55_reg_23470(3),
      R => '0'
    );
\x_assign_57_reg_23486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q3(7),
      Q => x_assign_57_reg_23486(0),
      R => '0'
    );
\x_assign_57_reg_23486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q3(0),
      Q => x_assign_57_reg_23486(1),
      R => '0'
    );
\x_assign_57_reg_23486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_291,
      Q => x_assign_57_reg_23486(2),
      R => '0'
    );
\x_assign_57_reg_23486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_304,
      Q => x_assign_57_reg_23486(3),
      R => '0'
    );
\x_assign_57_reg_23486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q3(5),
      Q => x_assign_57_reg_23486(6),
      R => '0'
    );
\x_assign_57_reg_23486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q3(6),
      Q => x_assign_57_reg_23486(7),
      R => '0'
    );
\x_assign_5_reg_22595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q4(7),
      Q => x_assign_5_reg_22595(0),
      R => '0'
    );
\x_assign_5_reg_22595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q4(0),
      Q => x_assign_5_reg_22595(1),
      R => '0'
    );
\x_assign_5_reg_22595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_306,
      Q => x_assign_5_reg_22595(2),
      R => '0'
    );
\x_assign_5_reg_22595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_300,
      Q => x_assign_5_reg_22595(3),
      R => '0'
    );
\x_assign_5_reg_22595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_302,
      Q => x_assign_5_reg_22595(4),
      R => '0'
    );
\x_assign_5_reg_22595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q4(4),
      Q => x_assign_5_reg_22595(5),
      R => '0'
    );
\x_assign_5_reg_22595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q4(5),
      Q => x_assign_5_reg_22595(6),
      R => '0'
    );
\x_assign_5_reg_22595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_q4(6),
      Q => x_assign_5_reg_22595(7),
      R => '0'
    );
\x_assign_60_reg_23324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg_0(0),
      Q => x_assign_60_reg_23324(1),
      R => '0'
    );
\x_assign_60_reg_23324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_314,
      Q => x_assign_60_reg_23324(2),
      R => '0'
    );
\x_assign_60_reg_23324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_313,
      Q => x_assign_60_reg_23324(3),
      R => '0'
    );
\x_assign_61_reg_23330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg(7),
      Q => x_assign_61_reg_23330(0),
      R => '0'
    );
\x_assign_61_reg_23330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg(0),
      Q => x_assign_61_reg_23330(1),
      R => '0'
    );
\x_assign_61_reg_23330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_61_reg_23330(2),
      R => '0'
    );
\x_assign_61_reg_23330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_61_reg_23330(3),
      R => '0'
    );
\x_assign_61_reg_23330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_61_reg_23330(4),
      R => '0'
    );
\x_assign_61_reg_23330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg(4),
      Q => x_assign_61_reg_23330(5),
      R => '0'
    );
\x_assign_61_reg_23330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg(5),
      Q => x_assign_61_reg_23330(6),
      R => '0'
    );
\x_assign_61_reg_23330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg(6),
      Q => x_assign_61_reg_23330(7),
      R => '0'
    );
\x_assign_62_reg_23346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg_1(7),
      Q => x_assign_62_reg_23346(0),
      R => '0'
    );
\x_assign_62_reg_23346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg_1(0),
      Q => x_assign_62_reg_23346(1),
      R => '0'
    );
\x_assign_62_reg_23346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_62_reg_23346(2),
      R => '0'
    );
\x_assign_62_reg_23346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_62_reg_23346(3),
      R => '0'
    );
\x_assign_62_reg_23346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_62_reg_23346(4),
      R => '0'
    );
\x_assign_62_reg_23346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg_1(4),
      Q => x_assign_62_reg_23346(5),
      R => '0'
    );
\x_assign_62_reg_23346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg_1(5),
      Q => x_assign_62_reg_23346(6),
      R => '0'
    );
\x_assign_62_reg_23346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q0_reg_1(6),
      Q => x_assign_62_reg_23346(7),
      R => '0'
    );
\x_assign_63_reg_23362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg(0),
      Q => x_assign_63_reg_23362(1),
      R => '0'
    );
\x_assign_63_reg_23362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_409,
      Q => x_assign_63_reg_23362(2),
      R => '0'
    );
\x_assign_63_reg_23362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s0_U_n_380,
      Q => x_assign_63_reg_23362(3),
      R => '0'
    );
\x_assign_63_reg_23362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => q1_reg(6),
      Q => x_assign_63_reg_23362(7),
      R => '0'
    );
\x_assign_64_reg_23636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q3(7),
      Q => x_assign_64_reg_23636(0),
      R => '0'
    );
\x_assign_64_reg_23636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q3(0),
      Q => x_assign_64_reg_23636(1),
      R => '0'
    );
\x_assign_64_reg_23636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_47,
      Q => x_assign_64_reg_23636(2),
      R => '0'
    );
\x_assign_64_reg_23636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_48,
      Q => x_assign_64_reg_23636(3),
      R => '0'
    );
\x_assign_64_reg_23636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_49,
      Q => x_assign_64_reg_23636(4),
      R => '0'
    );
\x_assign_64_reg_23636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q3(4),
      Q => x_assign_64_reg_23636(5),
      R => '0'
    );
\x_assign_64_reg_23636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q3(5),
      Q => x_assign_64_reg_23636(6),
      R => '0'
    );
\x_assign_64_reg_23636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q3(6),
      Q => x_assign_64_reg_23636(7),
      R => '0'
    );
\x_assign_66_reg_23652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q2(7),
      Q => x_assign_66_reg_23652(0),
      R => '0'
    );
\x_assign_66_reg_23652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q2(0),
      Q => x_assign_66_reg_23652(1),
      R => '0'
    );
\x_assign_66_reg_23652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_339,
      Q => x_assign_66_reg_23652(2),
      R => '0'
    );
\x_assign_66_reg_23652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_338,
      Q => x_assign_66_reg_23652(3),
      R => '0'
    );
\x_assign_67_reg_23658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q2(7),
      Q => x_assign_67_reg_23658(0),
      R => '0'
    );
\x_assign_67_reg_23658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_q2(0),
      Q => x_assign_67_reg_23658(1),
      R => '0'
    );
\x_assign_67_reg_23658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_396,
      Q => x_assign_67_reg_23658(2),
      R => '0'
    );
\x_assign_67_reg_23658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_395,
      Q => x_assign_67_reg_23658(3),
      R => '0'
    );
\x_assign_69_reg_23674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q3(7),
      Q => x_assign_69_reg_23674(0),
      R => '0'
    );
\x_assign_69_reg_23674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q3(0),
      Q => x_assign_69_reg_23674(1),
      R => '0'
    );
\x_assign_69_reg_23674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_291,
      Q => x_assign_69_reg_23674(2),
      R => '0'
    );
\x_assign_69_reg_23674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_304,
      Q => x_assign_69_reg_23674(3),
      R => '0'
    );
\x_assign_69_reg_23674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q3(5),
      Q => x_assign_69_reg_23674(6),
      R => '0'
    );
\x_assign_69_reg_23674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_q3(6),
      Q => x_assign_69_reg_23674(7),
      R => '0'
    );
\x_assign_6_reg_22471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q4(7),
      Q => x_assign_6_reg_22471(0),
      R => '0'
    );
\x_assign_6_reg_22471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q4(0),
      Q => x_assign_6_reg_22471(1),
      R => '0'
    );
\x_assign_6_reg_22471_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_483,
      Q => x_assign_6_reg_22471(2),
      R => '0'
    );
\x_assign_6_reg_22471_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_482,
      Q => x_assign_6_reg_22471(3),
      R => '0'
    );
\x_assign_6_reg_22471_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_477,
      Q => x_assign_6_reg_22471(4),
      R => '0'
    );
\x_assign_6_reg_22471_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q4(4),
      Q => x_assign_6_reg_22471(5),
      R => '0'
    );
\x_assign_6_reg_22471_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q4(5),
      Q => x_assign_6_reg_22471(6),
      R => '0'
    );
\x_assign_6_reg_22471_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_q4(6),
      Q => x_assign_6_reg_22471(7),
      R => '0'
    );
\x_assign_72_reg_23512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg_0(0),
      Q => x_assign_72_reg_23512(1),
      R => '0'
    );
\x_assign_72_reg_23512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_314,
      Q => x_assign_72_reg_23512(2),
      R => '0'
    );
\x_assign_72_reg_23512_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s1_U_n_313,
      Q => x_assign_72_reg_23512(3),
      R => '0'
    );
\x_assign_73_reg_23518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg(7),
      Q => x_assign_73_reg_23518(0),
      R => '0'
    );
\x_assign_73_reg_23518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg(0),
      Q => x_assign_73_reg_23518(1),
      R => '0'
    );
\x_assign_73_reg_23518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_73_reg_23518(2),
      R => '0'
    );
\x_assign_73_reg_23518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_73_reg_23518(3),
      R => '0'
    );
\x_assign_73_reg_23518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_73_reg_23518(4),
      R => '0'
    );
\x_assign_73_reg_23518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg(4),
      Q => x_assign_73_reg_23518(5),
      R => '0'
    );
\x_assign_73_reg_23518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg(5),
      Q => x_assign_73_reg_23518(6),
      R => '0'
    );
\x_assign_73_reg_23518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg(6),
      Q => x_assign_73_reg_23518(7),
      R => '0'
    );
\x_assign_74_reg_23534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg_1(7),
      Q => x_assign_74_reg_23534(0),
      R => '0'
    );
\x_assign_74_reg_23534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg_1(0),
      Q => x_assign_74_reg_23534(1),
      R => '0'
    );
\x_assign_74_reg_23534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_74_reg_23534(2),
      R => '0'
    );
\x_assign_74_reg_23534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_74_reg_23534(3),
      R => '0'
    );
\x_assign_74_reg_23534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_74_reg_23534(4),
      R => '0'
    );
\x_assign_74_reg_23534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg_1(4),
      Q => x_assign_74_reg_23534(5),
      R => '0'
    );
\x_assign_74_reg_23534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg_1(5),
      Q => x_assign_74_reg_23534(6),
      R => '0'
    );
\x_assign_74_reg_23534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q0_reg_1(6),
      Q => x_assign_74_reg_23534(7),
      R => '0'
    );
\x_assign_75_reg_23550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg(0),
      Q => x_assign_75_reg_23550(1),
      R => '0'
    );
\x_assign_75_reg_23550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_409,
      Q => x_assign_75_reg_23550(2),
      R => '0'
    );
\x_assign_75_reg_23550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => clefia_s0_U_n_380,
      Q => x_assign_75_reg_23550(3),
      R => '0'
    );
\x_assign_75_reg_23550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => q1_reg(6),
      Q => x_assign_75_reg_23550(7),
      R => '0'
    );
\x_assign_76_reg_23824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q3(7),
      Q => x_assign_76_reg_23824(0),
      R => '0'
    );
\x_assign_76_reg_23824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q3(0),
      Q => x_assign_76_reg_23824(1),
      R => '0'
    );
\x_assign_76_reg_23824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_47,
      Q => x_assign_76_reg_23824(2),
      R => '0'
    );
\x_assign_76_reg_23824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_48,
      Q => x_assign_76_reg_23824(3),
      R => '0'
    );
\x_assign_76_reg_23824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_49,
      Q => x_assign_76_reg_23824(4),
      R => '0'
    );
\x_assign_76_reg_23824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q3(4),
      Q => x_assign_76_reg_23824(5),
      R => '0'
    );
\x_assign_76_reg_23824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q3(5),
      Q => x_assign_76_reg_23824(6),
      R => '0'
    );
\x_assign_76_reg_23824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q3(6),
      Q => x_assign_76_reg_23824(7),
      R => '0'
    );
\x_assign_78_reg_23840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q2(7),
      Q => x_assign_78_reg_23840(0),
      R => '0'
    );
\x_assign_78_reg_23840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q2(0),
      Q => x_assign_78_reg_23840(1),
      R => '0'
    );
\x_assign_78_reg_23840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_339,
      Q => x_assign_78_reg_23840(2),
      R => '0'
    );
\x_assign_78_reg_23840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_338,
      Q => x_assign_78_reg_23840(3),
      R => '0'
    );
\x_assign_79_reg_23846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q2(7),
      Q => x_assign_79_reg_23846(0),
      R => '0'
    );
\x_assign_79_reg_23846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_q2(0),
      Q => x_assign_79_reg_23846(1),
      R => '0'
    );
\x_assign_79_reg_23846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_396,
      Q => x_assign_79_reg_23846(2),
      R => '0'
    );
\x_assign_79_reg_23846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_395,
      Q => x_assign_79_reg_23846(3),
      R => '0'
    );
\x_assign_7_reg_22632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q4(7),
      Q => x_assign_7_reg_22632(0),
      R => '0'
    );
\x_assign_7_reg_22632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q4(0),
      Q => x_assign_7_reg_22632(1),
      R => '0'
    );
\x_assign_7_reg_22632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_483,
      Q => x_assign_7_reg_22632(2),
      R => '0'
    );
\x_assign_7_reg_22632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_U_n_482,
      Q => x_assign_7_reg_22632(3),
      R => '0'
    );
\x_assign_7_reg_22632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q4(5),
      Q => x_assign_7_reg_22632(6),
      R => '0'
    );
\x_assign_7_reg_22632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => clefia_s0_q4(6),
      Q => x_assign_7_reg_22632(7),
      R => '0'
    );
\x_assign_81_reg_23862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q3(7),
      Q => x_assign_81_reg_23862(0),
      R => '0'
    );
\x_assign_81_reg_23862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q3(0),
      Q => x_assign_81_reg_23862(1),
      R => '0'
    );
\x_assign_81_reg_23862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_291,
      Q => x_assign_81_reg_23862(2),
      R => '0'
    );
\x_assign_81_reg_23862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_304,
      Q => x_assign_81_reg_23862(3),
      R => '0'
    );
\x_assign_81_reg_23862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q3(5),
      Q => x_assign_81_reg_23862(6),
      R => '0'
    );
\x_assign_81_reg_23862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_q3(6),
      Q => x_assign_81_reg_23862(7),
      R => '0'
    );
\x_assign_84_reg_23700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg_0(0),
      Q => x_assign_84_reg_23700(1),
      R => '0'
    );
\x_assign_84_reg_23700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_314,
      Q => x_assign_84_reg_23700(2),
      R => '0'
    );
\x_assign_84_reg_23700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s1_U_n_313,
      Q => x_assign_84_reg_23700(3),
      R => '0'
    );
\x_assign_85_reg_23706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg(7),
      Q => x_assign_85_reg_23706(0),
      R => '0'
    );
\x_assign_85_reg_23706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg(0),
      Q => x_assign_85_reg_23706(1),
      R => '0'
    );
\x_assign_85_reg_23706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_85_reg_23706(2),
      R => '0'
    );
\x_assign_85_reg_23706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_85_reg_23706(3),
      R => '0'
    );
\x_assign_85_reg_23706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_85_reg_23706(4),
      R => '0'
    );
\x_assign_85_reg_23706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg(4),
      Q => x_assign_85_reg_23706(5),
      R => '0'
    );
\x_assign_85_reg_23706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg(5),
      Q => x_assign_85_reg_23706(6),
      R => '0'
    );
\x_assign_85_reg_23706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg(6),
      Q => x_assign_85_reg_23706(7),
      R => '0'
    );
\x_assign_86_reg_23722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg_1(7),
      Q => x_assign_86_reg_23722(0),
      R => '0'
    );
\x_assign_86_reg_23722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg_1(0),
      Q => x_assign_86_reg_23722(1),
      R => '0'
    );
\x_assign_86_reg_23722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_86_reg_23722(2),
      R => '0'
    );
\x_assign_86_reg_23722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_86_reg_23722(3),
      R => '0'
    );
\x_assign_86_reg_23722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_86_reg_23722(4),
      R => '0'
    );
\x_assign_86_reg_23722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg_1(4),
      Q => x_assign_86_reg_23722(5),
      R => '0'
    );
\x_assign_86_reg_23722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg_1(5),
      Q => x_assign_86_reg_23722(6),
      R => '0'
    );
\x_assign_86_reg_23722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q0_reg_1(6),
      Q => x_assign_86_reg_23722(7),
      R => '0'
    );
\x_assign_87_reg_23738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg(0),
      Q => x_assign_87_reg_23738(1),
      R => '0'
    );
\x_assign_87_reg_23738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_409,
      Q => x_assign_87_reg_23738(2),
      R => '0'
    );
\x_assign_87_reg_23738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => clefia_s0_U_n_380,
      Q => x_assign_87_reg_23738(3),
      R => '0'
    );
\x_assign_87_reg_23738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => q1_reg(6),
      Q => x_assign_87_reg_23738(7),
      R => '0'
    );
\x_assign_88_reg_24012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q3(7),
      Q => x_assign_88_reg_24012(0),
      R => '0'
    );
\x_assign_88_reg_24012_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q3(0),
      Q => x_assign_88_reg_24012(1),
      R => '0'
    );
\x_assign_88_reg_24012_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_47,
      Q => x_assign_88_reg_24012(2),
      R => '0'
    );
\x_assign_88_reg_24012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_48,
      Q => x_assign_88_reg_24012(3),
      R => '0'
    );
\x_assign_88_reg_24012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_49,
      Q => x_assign_88_reg_24012(4),
      R => '0'
    );
\x_assign_88_reg_24012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q3(4),
      Q => x_assign_88_reg_24012(5),
      R => '0'
    );
\x_assign_88_reg_24012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q3(5),
      Q => x_assign_88_reg_24012(6),
      R => '0'
    );
\x_assign_88_reg_24012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q3(6),
      Q => x_assign_88_reg_24012(7),
      R => '0'
    );
\x_assign_90_reg_24028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q2(7),
      Q => x_assign_90_reg_24028(0),
      R => '0'
    );
\x_assign_90_reg_24028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q2(0),
      Q => x_assign_90_reg_24028(1),
      R => '0'
    );
\x_assign_90_reg_24028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_339,
      Q => x_assign_90_reg_24028(2),
      R => '0'
    );
\x_assign_90_reg_24028_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_338,
      Q => x_assign_90_reg_24028(3),
      R => '0'
    );
\x_assign_90_reg_24028_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q2(5),
      Q => x_assign_90_reg_24028(6),
      R => '0'
    );
\x_assign_90_reg_24028_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q2(6),
      Q => x_assign_90_reg_24028(7),
      R => '0'
    );
\x_assign_91_reg_24034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q2(7),
      Q => x_assign_91_reg_24034(0),
      R => '0'
    );
\x_assign_91_reg_24034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q2(0),
      Q => x_assign_91_reg_24034(1),
      R => '0'
    );
\x_assign_91_reg_24034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_396,
      Q => x_assign_91_reg_24034(2),
      R => '0'
    );
\x_assign_91_reg_24034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_395,
      Q => x_assign_91_reg_24034(3),
      R => '0'
    );
\x_assign_91_reg_24034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_U_n_324,
      Q => x_assign_91_reg_24034(4),
      R => '0'
    );
\x_assign_91_reg_24034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q2(4),
      Q => x_assign_91_reg_24034(5),
      R => '0'
    );
\x_assign_91_reg_24034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q2(5),
      Q => x_assign_91_reg_24034(6),
      R => '0'
    );
\x_assign_91_reg_24034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s0_q2(6),
      Q => x_assign_91_reg_24034(7),
      R => '0'
    );
\x_assign_93_reg_24050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q3(7),
      Q => x_assign_93_reg_24050(0),
      R => '0'
    );
\x_assign_93_reg_24050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_q3(0),
      Q => x_assign_93_reg_24050(1),
      R => '0'
    );
\x_assign_93_reg_24050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_291,
      Q => x_assign_93_reg_24050(2),
      R => '0'
    );
\x_assign_93_reg_24050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => clefia_s1_U_n_304,
      Q => x_assign_93_reg_24050(3),
      R => '0'
    );
\x_assign_96_reg_23888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg_0(0),
      Q => x_assign_96_reg_23888(1),
      R => '0'
    );
\x_assign_96_reg_23888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_314,
      Q => x_assign_96_reg_23888(2),
      R => '0'
    );
\x_assign_96_reg_23888_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s1_U_n_313,
      Q => x_assign_96_reg_23888(3),
      R => '0'
    );
\x_assign_97_reg_23894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg(7),
      Q => x_assign_97_reg_23894(0),
      R => '0'
    );
\x_assign_97_reg_23894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg(0),
      Q => x_assign_97_reg_23894(1),
      R => '0'
    );
\x_assign_97_reg_23894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_49_fu_5856_p3(2),
      Q => x_assign_97_reg_23894(2),
      R => '0'
    );
\x_assign_97_reg_23894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_49_fu_5856_p3(3),
      Q => x_assign_97_reg_23894(3),
      R => '0'
    );
\x_assign_97_reg_23894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_49_fu_5856_p3(4),
      Q => x_assign_97_reg_23894(4),
      R => '0'
    );
\x_assign_97_reg_23894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg(4),
      Q => x_assign_97_reg_23894(5),
      R => '0'
    );
\x_assign_97_reg_23894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg(5),
      Q => x_assign_97_reg_23894(6),
      R => '0'
    );
\x_assign_97_reg_23894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg(6),
      Q => x_assign_97_reg_23894(7),
      R => '0'
    );
\x_assign_98_reg_23910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg_1(7),
      Q => x_assign_98_reg_23910(0),
      R => '0'
    );
\x_assign_98_reg_23910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg_1(0),
      Q => x_assign_98_reg_23910(1),
      R => '0'
    );
\x_assign_98_reg_23910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_50_fu_5932_p3(2),
      Q => x_assign_98_reg_23910(2),
      R => '0'
    );
\x_assign_98_reg_23910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_50_fu_5932_p3(3),
      Q => x_assign_98_reg_23910(3),
      R => '0'
    );
\x_assign_98_reg_23910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => x_assign_50_fu_5932_p3(4),
      Q => x_assign_98_reg_23910(4),
      R => '0'
    );
\x_assign_98_reg_23910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg_1(4),
      Q => x_assign_98_reg_23910(5),
      R => '0'
    );
\x_assign_98_reg_23910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg_1(5),
      Q => x_assign_98_reg_23910(6),
      R => '0'
    );
\x_assign_98_reg_23910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q0_reg_1(6),
      Q => x_assign_98_reg_23910(7),
      R => '0'
    );
\x_assign_99_reg_23926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg(0),
      Q => x_assign_99_reg_23926(1),
      R => '0'
    );
\x_assign_99_reg_23926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_409,
      Q => x_assign_99_reg_23926(2),
      R => '0'
    );
\x_assign_99_reg_23926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => clefia_s0_U_n_380,
      Q => x_assign_99_reg_23926(3),
      R => '0'
    );
\x_assign_99_reg_23926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => q1_reg(6),
      Q => x_assign_99_reg_23926(7),
      R => '0'
    );
\x_assign_9_reg_22533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q4(7),
      Q => x_assign_9_reg_22533(0),
      R => '0'
    );
\x_assign_9_reg_22533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q4(0),
      Q => x_assign_9_reg_22533(1),
      R => '0'
    );
\x_assign_9_reg_22533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_306,
      Q => x_assign_9_reg_22533(2),
      R => '0'
    );
\x_assign_9_reg_22533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_300,
      Q => x_assign_9_reg_22533(3),
      R => '0'
    );
\x_assign_9_reg_22533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_U_n_302,
      Q => x_assign_9_reg_22533(4),
      R => '0'
    );
\x_assign_9_reg_22533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q4(4),
      Q => x_assign_9_reg_22533(5),
      R => '0'
    );
\x_assign_9_reg_22533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q4(5),
      Q => x_assign_9_reg_22533(6),
      R => '0'
    );
\x_assign_9_reg_22533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => clefia_s1_q4(6),
      Q => x_assign_9_reg_22533(7),
      R => '0'
    );
\x_assign_s_reg_22440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q4(0),
      Q => x_assign_s_reg_22440(1),
      R => '0'
    );
\x_assign_s_reg_22440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_306,
      Q => x_assign_s_reg_22440(2),
      R => '0'
    );
\x_assign_s_reg_22440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_U_n_300,
      Q => x_assign_s_reg_22440(3),
      R => '0'
    );
\x_assign_s_reg_22440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s1_q4(6),
      Q => x_assign_s_reg_22440(7),
      R => '0'
    );
\xor_ln117_107_reg_23596[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_74_reg_23534(7),
      I1 => x_assign_73_reg_23518(7),
      I2 => or_ln127_50_fu_8504_p3(1),
      I3 => x_assign_74_reg_23534(0),
      I4 => \reg_1877_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_243,
      O => xor_ln117_107_fu_8532_p2(0)
    );
\xor_ln117_107_reg_23596[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reg_1877_reg_n_0_[1]\,
      I1 => x_assign_73_reg_23518(0),
      I2 => x_assign_74_reg_23534(0),
      I3 => x_assign_74_reg_23534(1),
      I4 => x_assign_72_reg_23512(1),
      I5 => clefia_s0_U_n_171,
      O => xor_ln117_107_fu_8532_p2(1)
    );
\xor_ln117_107_reg_23596[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_172,
      I1 => \reg_1877_reg_n_0_[2]\,
      I2 => x_assign_72_reg_23512(2),
      I3 => x_assign_74_reg_23534(2),
      I4 => or_ln127_47_fu_8486_p3(2),
      I5 => or_ln127_48_fu_8492_p3(2),
      O => xor_ln117_107_fu_8532_p2(2)
    );
\xor_ln117_107_reg_23596[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_173,
      I1 => \reg_1877_reg_n_0_[3]\,
      I2 => x_assign_72_reg_23512(3),
      I3 => x_assign_74_reg_23534(3),
      I4 => or_ln127_47_fu_8486_p3(3),
      I5 => or_ln127_48_fu_8492_p3(3),
      O => xor_ln117_107_fu_8532_p2(3)
    );
\xor_ln117_107_reg_23596[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_158,
      I1 => \reg_1877_reg_n_0_[4]\,
      I2 => x_assign_74_reg_23534(4),
      I3 => or_ln127_50_fu_8504_p3(5),
      I4 => or_ln127_47_fu_8486_p3(4),
      I5 => or_ln127_48_fu_8492_p3(4),
      O => xor_ln117_107_fu_8532_p2(4)
    );
\xor_ln117_107_reg_23596[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_74_reg_23534(4),
      I1 => x_assign_73_reg_23518(4),
      I2 => or_ln127_50_fu_8504_p3(6),
      I3 => x_assign_74_reg_23534(5),
      I4 => \reg_1877_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_174,
      O => xor_ln117_107_fu_8532_p2(5)
    );
\xor_ln117_107_reg_23596[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_241,
      I1 => \reg_1877_reg_n_0_[6]\,
      I2 => x_assign_74_reg_23534(6),
      I3 => or_ln127_50_fu_8504_p3(7),
      I4 => x_assign_73_reg_23518(5),
      I5 => x_assign_74_reg_23534(5),
      O => xor_ln117_107_fu_8532_p2(6)
    );
\xor_ln117_107_reg_23596[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_175,
      I1 => \reg_1877_reg_n_0_[7]\,
      I2 => x_assign_74_reg_23534(7),
      I3 => or_ln127_50_fu_8504_p3(0),
      I4 => x_assign_73_reg_23518(6),
      I5 => x_assign_74_reg_23534(6),
      O => xor_ln117_107_fu_8532_p2(7)
    );
\xor_ln117_107_reg_23596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(0),
      Q => xor_ln117_107_reg_23596(0),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(1),
      Q => xor_ln117_107_reg_23596(1),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(2),
      Q => xor_ln117_107_reg_23596(2),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(3),
      Q => xor_ln117_107_reg_23596(3),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(4),
      Q => xor_ln117_107_reg_23596(4),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(5),
      Q => xor_ln117_107_reg_23596(5),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(6),
      Q => xor_ln117_107_reg_23596(6),
      R => '0'
    );
\xor_ln117_107_reg_23596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_107_fu_8532_p2(7),
      Q => xor_ln117_107_reg_23596(7),
      R => '0'
    );
\xor_ln117_108_reg_23601[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_168,
      I1 => \reg_1896_reg_n_0_[0]\,
      I2 => x_assign_73_reg_23518(0),
      I3 => or_ln127_49_fu_8498_p3(1),
      I4 => x_assign_73_reg_23518(7),
      I5 => x_assign_74_reg_23534(7),
      O => xor_ln117_108_fu_8560_p2(0)
    );
\xor_ln117_108_reg_23601[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \reg_1896_reg_n_0_[1]\,
      I1 => x_assign_73_reg_23518(0),
      I2 => x_assign_74_reg_23534(0),
      I3 => x_assign_75_reg_23550(1),
      I4 => x_assign_73_reg_23518(1),
      I5 => clefia_s0_U_n_167,
      O => xor_ln117_108_fu_8560_p2(1)
    );
\xor_ln117_108_reg_23601[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_166,
      I1 => \reg_1896_reg_n_0_[2]\,
      I2 => x_assign_73_reg_23518(2),
      I3 => x_assign_75_reg_23550(2),
      I4 => or_ln127_47_fu_8486_p3(2),
      I5 => or_ln127_48_fu_8492_p3(2),
      O => xor_ln117_108_fu_8560_p2(2)
    );
\xor_ln117_108_reg_23601[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_165,
      I1 => \reg_1896_reg_n_0_[3]\,
      I2 => x_assign_73_reg_23518(3),
      I3 => x_assign_75_reg_23550(3),
      I4 => or_ln127_47_fu_8486_p3(3),
      I5 => or_ln127_48_fu_8492_p3(3),
      O => xor_ln117_108_fu_8560_p2(3)
    );
\xor_ln117_108_reg_23601[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_164,
      I1 => \reg_1896_reg_n_0_[4]\,
      I2 => x_assign_73_reg_23518(4),
      I3 => or_ln127_49_fu_8498_p3(5),
      I4 => or_ln127_47_fu_8486_p3(4),
      I5 => or_ln127_48_fu_8492_p3(4),
      O => xor_ln117_108_fu_8560_p2(4)
    );
\xor_ln117_108_reg_23601[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_162,
      I1 => \reg_1896_reg_n_0_[5]\,
      I2 => x_assign_73_reg_23518(5),
      I3 => or_ln127_49_fu_8498_p3(6),
      I4 => x_assign_73_reg_23518(4),
      I5 => x_assign_74_reg_23534(4),
      O => xor_ln117_108_fu_8560_p2(5)
    );
\xor_ln117_108_reg_23601[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_160,
      I1 => \reg_1896_reg_n_0_[7]\,
      I2 => x_assign_73_reg_23518(7),
      I3 => x_assign_75_reg_23550(7),
      I4 => x_assign_73_reg_23518(6),
      I5 => x_assign_74_reg_23534(6),
      O => xor_ln117_108_fu_8560_p2(7)
    );
\xor_ln117_108_reg_23601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(0),
      Q => xor_ln117_108_reg_23601(0),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(1),
      Q => xor_ln117_108_reg_23601(1),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(2),
      Q => xor_ln117_108_reg_23601(2),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(3),
      Q => xor_ln117_108_reg_23601(3),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(4),
      Q => xor_ln117_108_reg_23601(4),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(5),
      Q => xor_ln117_108_reg_23601(5),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(6),
      Q => xor_ln117_108_reg_23601(6),
      R => '0'
    );
\xor_ln117_108_reg_23601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_108_fu_8560_p2(7),
      Q => xor_ln117_108_reg_23601(7),
      R => '0'
    );
\xor_ln117_109_reg_23606[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_162,
      I1 => reg_1901(2),
      I2 => or_ln127_50_fu_8504_p3(2),
      I3 => or_ln127_49_fu_8498_p3(2),
      I4 => x_assign_74_reg_23534(2),
      I5 => x_assign_72_reg_23512(2),
      O => xor_ln117_109_fu_8588_p2(2)
    );
\xor_ln117_109_reg_23606[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_72_reg_23512(3),
      I1 => x_assign_74_reg_23534(3),
      I2 => or_ln127_49_fu_8498_p3(3),
      I3 => or_ln127_50_fu_8504_p3(3),
      I4 => reg_1901(3),
      I5 => clefia_s0_U_n_495,
      O => xor_ln117_109_fu_8588_p2(3)
    );
\xor_ln117_109_reg_23606[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => reg_1901(4),
      I1 => or_ln127_50_fu_8504_p3(5),
      I2 => x_assign_74_reg_23534(4),
      I3 => or_ln127_49_fu_8498_p3(4),
      I4 => or_ln127_50_fu_8504_p3(4),
      I5 => clefia_s0_U_n_494,
      O => xor_ln117_109_fu_8588_p2(4)
    );
\xor_ln117_109_reg_23606[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_493,
      I1 => reg_1901(5),
      I2 => or_ln127_49_fu_8498_p3(5),
      I3 => or_ln127_50_fu_8504_p3(5),
      I4 => or_ln127_50_fu_8504_p3(6),
      I5 => x_assign_74_reg_23534(5),
      O => xor_ln117_109_fu_8588_p2(5)
    );
\xor_ln117_109_reg_23606[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_74_reg_23534(7),
      I1 => or_ln127_50_fu_8504_p3(0),
      I2 => or_ln127_50_fu_8504_p3(7),
      I3 => or_ln127_49_fu_8498_p3(7),
      I4 => reg_1901(7),
      I5 => clefia_s1_U_n_164,
      O => xor_ln117_109_fu_8588_p2(7)
    );
\xor_ln117_109_reg_23606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(0),
      Q => xor_ln117_109_reg_23606(0),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(1),
      Q => xor_ln117_109_reg_23606(1),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(2),
      Q => xor_ln117_109_reg_23606(2),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(3),
      Q => xor_ln117_109_reg_23606(3),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(4),
      Q => xor_ln117_109_reg_23606(4),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(5),
      Q => xor_ln117_109_reg_23606(5),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(6),
      Q => xor_ln117_109_reg_23606(6),
      R => '0'
    );
\xor_ln117_109_reg_23606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_109_fu_8588_p2(7),
      Q => xor_ln117_109_reg_23606(7),
      R => '0'
    );
\xor_ln117_110_reg_23611[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_166,
      I1 => reg_1906(0),
      I2 => x_assign_73_reg_23518(0),
      I3 => or_ln127_49_fu_8498_p3(1),
      I4 => x_assign_75_reg_23550(7),
      I5 => or_ln127_50_fu_8504_p3(0),
      O => xor_ln117_110_fu_8616_p2(0)
    );
\xor_ln117_110_reg_23611[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_73_reg_23518(1),
      I1 => x_assign_75_reg_23550(1),
      I2 => or_ln127_50_fu_8504_p3(1),
      I3 => or_ln127_49_fu_8498_p3(1),
      I4 => reg_1906(1),
      I5 => clefia_s1_U_n_167,
      O => xor_ln117_110_fu_8616_p2(1)
    );
\xor_ln117_110_reg_23611[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_50_fu_8504_p3(2),
      I1 => or_ln127_49_fu_8498_p3(2),
      I2 => x_assign_75_reg_23550(2),
      I3 => x_assign_73_reg_23518(2),
      I4 => reg_1906(2),
      I5 => clefia_s1_U_n_423,
      O => xor_ln117_110_fu_8616_p2(2)
    );
\xor_ln117_110_reg_23611[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_159,
      I1 => reg_1906(3),
      I2 => x_assign_73_reg_23518(3),
      I3 => x_assign_75_reg_23550(3),
      I4 => or_ln127_49_fu_8498_p3(3),
      I5 => or_ln127_50_fu_8504_p3(3),
      O => xor_ln117_110_fu_8616_p2(3)
    );
\xor_ln117_110_reg_23611[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_73_reg_23518(4),
      I1 => or_ln127_49_fu_8498_p3(5),
      I2 => or_ln127_49_fu_8498_p3(4),
      I3 => or_ln127_50_fu_8504_p3(4),
      I4 => reg_1906(4),
      I5 => clefia_s1_U_n_168,
      O => xor_ln117_110_fu_8616_p2(4)
    );
\xor_ln117_110_reg_23611[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(6),
      I1 => or_ln127_50_fu_8504_p3(6),
      I2 => or_ln127_49_fu_8498_p3(7),
      I3 => x_assign_73_reg_23518(6),
      I4 => reg_1906(6),
      I5 => clefia_s1_U_n_169,
      O => xor_ln117_110_fu_8616_p2(6)
    );
\xor_ln117_110_reg_23611[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_49_fu_8498_p3(7),
      I1 => or_ln127_50_fu_8504_p3(7),
      I2 => x_assign_75_reg_23550(7),
      I3 => x_assign_73_reg_23518(7),
      I4 => reg_1906(7),
      I5 => clefia_s1_U_n_170,
      O => xor_ln117_110_fu_8616_p2(7)
    );
\xor_ln117_110_reg_23611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(0),
      Q => xor_ln117_110_reg_23611(0),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(1),
      Q => xor_ln117_110_reg_23611(1),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(2),
      Q => xor_ln117_110_reg_23611(2),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(3),
      Q => xor_ln117_110_reg_23611(3),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(4),
      Q => xor_ln117_110_reg_23611(4),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(5),
      Q => xor_ln117_110_reg_23611(5),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(6),
      Q => xor_ln117_110_reg_23611(6),
      R => '0'
    );
\xor_ln117_110_reg_23611_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_110_fu_8616_p2(7),
      Q => xor_ln117_110_reg_23611(7),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(0),
      Q => xor_ln117_11_reg_22653(0),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(1),
      Q => xor_ln117_11_reg_22653(1),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(2),
      Q => xor_ln117_11_reg_22653(2),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(3),
      Q => xor_ln117_11_reg_22653(3),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(4),
      Q => xor_ln117_11_reg_22653(4),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(5),
      Q => xor_ln117_11_reg_22653(5),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(6),
      Q => xor_ln117_11_reg_22653(6),
      R => '0'
    );
\xor_ln117_11_reg_22653_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_11_fu_2846_p2(7),
      Q => xor_ln117_11_reg_22653(7),
      R => '0'
    );
\xor_ln117_123_reg_23784[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_248,
      I1 => \reg_1877_reg_n_0_[2]\,
      I2 => x_assign_86_reg_23722(2),
      I3 => x_assign_84_reg_23700(2),
      I4 => or_ln127_56_fu_9624_p3(2),
      I5 => or_ln127_55_fu_9618_p3(2),
      O => xor_ln117_123_fu_9664_p2(2)
    );
\xor_ln117_123_reg_23784[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_55_fu_9618_p3(4),
      I1 => or_ln127_56_fu_9624_p3(4),
      I2 => or_ln127_58_fu_9636_p3(5),
      I3 => x_assign_86_reg_23722(4),
      I4 => \reg_1877_reg_n_0_[4]\,
      I5 => clefia_s0_U_n_249,
      O => xor_ln117_123_fu_9664_p2(4)
    );
\xor_ln117_123_reg_23784[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(4),
      I1 => x_assign_85_reg_23706(4),
      I2 => or_ln127_58_fu_9636_p3(6),
      I3 => x_assign_86_reg_23722(5),
      I4 => \reg_1877_reg_n_0_[5]\,
      I5 => clefia_s1_U_n_161,
      O => xor_ln117_123_fu_9664_p2(5)
    );
\xor_ln117_123_reg_23784[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(5),
      I1 => x_assign_85_reg_23706(5),
      I2 => or_ln127_58_fu_9636_p3(7),
      I3 => x_assign_86_reg_23722(6),
      I4 => \reg_1877_reg_n_0_[6]\,
      I5 => clefia_s1_U_n_242,
      O => xor_ln117_123_fu_9664_p2(6)
    );
\xor_ln117_123_reg_23784[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(6),
      I1 => x_assign_85_reg_23706(6),
      I2 => or_ln127_58_fu_9636_p3(0),
      I3 => x_assign_86_reg_23722(7),
      I4 => \reg_1877_reg_n_0_[7]\,
      I5 => clefia_s1_U_n_160,
      O => xor_ln117_123_fu_9664_p2(7)
    );
\xor_ln117_123_reg_23784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(0),
      Q => xor_ln117_123_reg_23784(0),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(1),
      Q => xor_ln117_123_reg_23784(1),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(2),
      Q => xor_ln117_123_reg_23784(2),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(3),
      Q => xor_ln117_123_reg_23784(3),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(4),
      Q => xor_ln117_123_reg_23784(4),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(5),
      Q => xor_ln117_123_reg_23784(5),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(6),
      Q => xor_ln117_123_reg_23784(6),
      R => '0'
    );
\xor_ln117_123_reg_23784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_123_fu_9664_p2(7),
      Q => xor_ln117_123_reg_23784(7),
      R => '0'
    );
\xor_ln117_124_reg_23789[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_240,
      I1 => reg_1890(0),
      I2 => x_assign_85_reg_23706(0),
      I3 => or_ln127_57_fu_9630_p3(1),
      I4 => x_assign_85_reg_23706(7),
      I5 => x_assign_86_reg_23722(7),
      O => xor_ln117_124_fu_9692_p2(0)
    );
\xor_ln117_124_reg_23789[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_237,
      I1 => reg_1890(1),
      I2 => x_assign_85_reg_23706(0),
      I3 => x_assign_86_reg_23722(0),
      I4 => x_assign_87_reg_23738(1),
      I5 => x_assign_85_reg_23706(1),
      O => xor_ln117_124_fu_9692_p2(1)
    );
\xor_ln117_124_reg_23789[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_55_fu_9618_p3(2),
      I1 => or_ln127_56_fu_9624_p3(2),
      I2 => x_assign_87_reg_23738(2),
      I3 => x_assign_85_reg_23706(2),
      I4 => reg_1890(2),
      I5 => clefia_s1_U_n_235,
      O => xor_ln117_124_fu_9692_p2(2)
    );
\xor_ln117_124_reg_23789[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_55_fu_9618_p3(3),
      I1 => or_ln127_56_fu_9624_p3(3),
      I2 => x_assign_87_reg_23738(3),
      I3 => x_assign_85_reg_23706(3),
      I4 => reg_1890(3),
      I5 => clefia_s1_U_n_234,
      O => xor_ln117_124_fu_9692_p2(3)
    );
\xor_ln117_124_reg_23789[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_55_fu_9618_p3(4),
      I1 => or_ln127_56_fu_9624_p3(4),
      I2 => or_ln127_57_fu_9630_p3(5),
      I3 => x_assign_85_reg_23706(4),
      I4 => reg_1890(4),
      I5 => clefia_s1_U_n_347,
      O => xor_ln117_124_fu_9692_p2(4)
    );
\xor_ln117_124_reg_23789[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_231,
      I1 => reg_1890(5),
      I2 => x_assign_85_reg_23706(5),
      I3 => or_ln127_57_fu_9630_p3(6),
      I4 => x_assign_85_reg_23706(4),
      I5 => x_assign_86_reg_23722(4),
      O => xor_ln117_124_fu_9692_p2(5)
    );
\xor_ln117_124_reg_23789[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(5),
      I1 => x_assign_85_reg_23706(5),
      I2 => or_ln127_57_fu_9630_p3(7),
      I3 => x_assign_85_reg_23706(6),
      I4 => reg_1890(6),
      I5 => clefia_s1_U_n_230,
      O => xor_ln117_124_fu_9692_p2(6)
    );
\xor_ln117_124_reg_23789[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_227,
      I1 => reg_1890(7),
      I2 => x_assign_87_reg_23738(7),
      I3 => x_assign_85_reg_23706(7),
      I4 => x_assign_85_reg_23706(6),
      I5 => x_assign_86_reg_23722(6),
      O => xor_ln117_124_fu_9692_p2(7)
    );
\xor_ln117_124_reg_23789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(0),
      Q => xor_ln117_124_reg_23789(0),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(1),
      Q => xor_ln117_124_reg_23789(1),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(2),
      Q => xor_ln117_124_reg_23789(2),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(3),
      Q => xor_ln117_124_reg_23789(3),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(4),
      Q => xor_ln117_124_reg_23789(4),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(5),
      Q => xor_ln117_124_reg_23789(5),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(6),
      Q => xor_ln117_124_reg_23789(6),
      R => '0'
    );
\xor_ln117_124_reg_23789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_124_fu_9692_p2(7),
      Q => xor_ln117_124_reg_23789(7),
      R => '0'
    );
\xor_ln117_125_reg_23794[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_540,
      I1 => reg_1901(0),
      I2 => or_ln127_58_fu_9636_p3(0),
      I3 => x_assign_87_reg_23738(7),
      I4 => or_ln127_58_fu_9636_p3(1),
      I5 => x_assign_86_reg_23722(0),
      O => xor_ln117_125_fu_9720_p2(0)
    );
\xor_ln117_125_reg_23794[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(1),
      I1 => x_assign_84_reg_23700(1),
      I2 => or_ln127_58_fu_9636_p3(1),
      I3 => or_ln127_57_fu_9630_p3(1),
      I4 => reg_1901(1),
      I5 => clefia_s0_U_n_247,
      O => xor_ln117_125_fu_9720_p2(1)
    );
\xor_ln117_125_reg_23794[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_246,
      I1 => reg_1901(2),
      I2 => or_ln127_58_fu_9636_p3(2),
      I3 => or_ln127_57_fu_9630_p3(2),
      I4 => x_assign_84_reg_23700(2),
      I5 => x_assign_86_reg_23722(2),
      O => xor_ln117_125_fu_9720_p2(2)
    );
\xor_ln117_125_reg_23794[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_244,
      I1 => reg_1901(4),
      I2 => or_ln127_58_fu_9636_p3(4),
      I3 => or_ln127_57_fu_9630_p3(4),
      I4 => or_ln127_58_fu_9636_p3(5),
      I5 => x_assign_86_reg_23722(4),
      O => xor_ln117_125_fu_9720_p2(4)
    );
\xor_ln117_125_reg_23794[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_86_reg_23722(5),
      I1 => or_ln127_58_fu_9636_p3(6),
      I2 => or_ln127_58_fu_9636_p3(5),
      I3 => or_ln127_57_fu_9630_p3(5),
      I4 => reg_1901(5),
      I5 => clefia_s0_U_n_243,
      O => xor_ln117_125_fu_9720_p2(5)
    );
\xor_ln117_125_reg_23794[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_86_reg_23722(7),
      I1 => or_ln127_58_fu_9636_p3(0),
      I2 => or_ln127_58_fu_9636_p3(7),
      I3 => or_ln127_57_fu_9630_p3(7),
      I4 => reg_1901(7),
      I5 => clefia_s0_U_n_453,
      O => xor_ln117_125_fu_9720_p2(7)
    );
\xor_ln117_125_reg_23794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(0),
      Q => xor_ln117_125_reg_23794(0),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(1),
      Q => xor_ln117_125_reg_23794(1),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(2),
      Q => xor_ln117_125_reg_23794(2),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(3),
      Q => xor_ln117_125_reg_23794(3),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(4),
      Q => xor_ln117_125_reg_23794(4),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(5),
      Q => xor_ln117_125_reg_23794(5),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(6),
      Q => xor_ln117_125_reg_23794(6),
      R => '0'
    );
\xor_ln117_125_reg_23794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_125_fu_9720_p2(7),
      Q => xor_ln117_125_reg_23794(7),
      R => '0'
    );
\xor_ln117_126_reg_23799[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_85_reg_23706(0),
      I1 => or_ln127_57_fu_9630_p3(1),
      I2 => x_assign_87_reg_23738(7),
      I3 => or_ln127_58_fu_9636_p3(0),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_351,
      O => xor_ln117_126_fu_9748_p2(0)
    );
\xor_ln117_126_reg_23799[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_58_fu_9636_p3(3),
      I1 => or_ln127_57_fu_9630_p3(3),
      I2 => x_assign_87_reg_23738(3),
      I3 => x_assign_85_reg_23706(3),
      I4 => \reg_1896_reg_n_0_[3]\,
      I5 => clefia_s1_U_n_348,
      O => xor_ln117_126_fu_9748_p2(3)
    );
\xor_ln117_126_reg_23799[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reg_1896_reg_n_0_[4]\,
      I1 => or_ln127_57_fu_9630_p3(4),
      I2 => or_ln127_58_fu_9636_p3(4),
      I3 => or_ln127_57_fu_9630_p3(5),
      I4 => x_assign_85_reg_23706(4),
      I5 => clefia_s1_U_n_346,
      O => xor_ln117_126_fu_9748_p2(4)
    );
\xor_ln117_126_reg_23799[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_57_fu_9630_p3(5),
      I1 => or_ln127_58_fu_9636_p3(5),
      I2 => or_ln127_57_fu_9630_p3(6),
      I3 => x_assign_85_reg_23706(5),
      I4 => \reg_1896_reg_n_0_[5]\,
      I5 => clefia_s1_U_n_226,
      O => xor_ln117_126_fu_9748_p2(5)
    );
\xor_ln117_126_reg_23799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(0),
      Q => xor_ln117_126_reg_23799(0),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(1),
      Q => xor_ln117_126_reg_23799(1),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(2),
      Q => xor_ln117_126_reg_23799(2),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(3),
      Q => xor_ln117_126_reg_23799(3),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(4),
      Q => xor_ln117_126_reg_23799(4),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(5),
      Q => xor_ln117_126_reg_23799(5),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(6),
      Q => xor_ln117_126_reg_23799(6),
      R => '0'
    );
\xor_ln117_126_reg_23799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_126_fu_9748_p2(7),
      Q => xor_ln117_126_reg_23799(7),
      R => '0'
    );
\xor_ln117_139_reg_23972[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(7),
      I1 => x_assign_98_reg_23910(7),
      I2 => x_assign_98_reg_23910(0),
      I3 => or_ln127_66_fu_10768_p3(1),
      I4 => \reg_1877_reg_n_0_[0]\,
      I5 => clefia_s0_U_n_290,
      O => xor_ln117_139_fu_10796_p2(0)
    );
\xor_ln117_139_reg_23972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(0),
      Q => xor_ln117_139_reg_23972(0),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(1),
      Q => xor_ln117_139_reg_23972(1),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(2),
      Q => xor_ln117_139_reg_23972(2),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(3),
      Q => xor_ln117_139_reg_23972(3),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(4),
      Q => xor_ln117_139_reg_23972(4),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(5),
      Q => xor_ln117_139_reg_23972(5),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(6),
      Q => xor_ln117_139_reg_23972(6),
      R => '0'
    );
\xor_ln117_139_reg_23972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_139_fu_10796_p2(7),
      Q => xor_ln117_139_reg_23972(7),
      R => '0'
    );
\xor_ln117_140_reg_23977[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(1),
      I1 => x_assign_97_reg_23894(0),
      I2 => x_assign_98_reg_23910(7),
      I3 => x_assign_97_reg_23894(7),
      I4 => reg_1890(0),
      I5 => clefia_s1_U_n_239,
      O => xor_ln117_140_fu_10824_p2(0)
    );
\xor_ln117_140_reg_23977[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(1),
      I1 => x_assign_99_reg_23926(1),
      I2 => x_assign_98_reg_23910(0),
      I3 => x_assign_97_reg_23894(0),
      I4 => reg_1890(1),
      I5 => clefia_s1_U_n_238,
      O => xor_ln117_140_fu_10824_p2(1)
    );
\xor_ln117_140_reg_23977[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(2),
      I1 => x_assign_99_reg_23926(2),
      I2 => or_ln127_64_fu_10756_p3(2),
      I3 => or_ln127_63_fu_10750_p3(2),
      I4 => reg_1890(2),
      I5 => clefia_s1_U_n_236,
      O => xor_ln117_140_fu_10824_p2(2)
    );
\xor_ln117_140_reg_23977[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(3),
      I1 => x_assign_99_reg_23926(3),
      I2 => or_ln127_64_fu_10756_p3(3),
      I3 => or_ln127_63_fu_10750_p3(3),
      I4 => reg_1890(3),
      I5 => clefia_s1_U_n_233,
      O => xor_ln117_140_fu_10824_p2(3)
    );
\xor_ln117_140_reg_23977[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => reg_1890(4),
      I1 => x_assign_97_reg_23894(4),
      I2 => or_ln127_65_fu_10762_p3(5),
      I3 => or_ln127_64_fu_10756_p3(4),
      I4 => or_ln127_63_fu_10750_p3(4),
      I5 => clefia_s1_U_n_270,
      O => xor_ln117_140_fu_10824_p2(4)
    );
\xor_ln117_140_reg_23977[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(6),
      I1 => x_assign_97_reg_23894(5),
      I2 => x_assign_98_reg_23910(4),
      I3 => x_assign_97_reg_23894(4),
      I4 => reg_1890(5),
      I5 => clefia_s1_U_n_232,
      O => xor_ln117_140_fu_10824_p2(5)
    );
\xor_ln117_140_reg_23977[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_98_reg_23910(5),
      I1 => x_assign_97_reg_23894(5),
      I2 => reg_1890(6),
      I3 => or_ln127_65_fu_10762_p3(7),
      I4 => x_assign_97_reg_23894(6),
      I5 => clefia_s1_U_n_229,
      O => xor_ln117_140_fu_10824_p2(6)
    );
\xor_ln117_140_reg_23977[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_228,
      I1 => reg_1890(7),
      I2 => x_assign_97_reg_23894(6),
      I3 => x_assign_98_reg_23910(6),
      I4 => x_assign_97_reg_23894(7),
      I5 => x_assign_99_reg_23926(7),
      O => xor_ln117_140_fu_10824_p2(7)
    );
\xor_ln117_140_reg_23977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(0),
      Q => xor_ln117_140_reg_23977(0),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(1),
      Q => xor_ln117_140_reg_23977(1),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(2),
      Q => xor_ln117_140_reg_23977(2),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(3),
      Q => xor_ln117_140_reg_23977(3),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(4),
      Q => xor_ln117_140_reg_23977(4),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(5),
      Q => xor_ln117_140_reg_23977(5),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(6),
      Q => xor_ln117_140_reg_23977(6),
      R => '0'
    );
\xor_ln117_140_reg_23977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_140_fu_10824_p2(7),
      Q => xor_ln117_140_reg_23977(7),
      R => '0'
    );
\xor_ln117_141_reg_23982[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_99_reg_23926(7),
      I1 => or_ln127_66_fu_10768_p3(0),
      I2 => x_assign_98_reg_23910(0),
      I3 => or_ln127_66_fu_10768_p3(1),
      I4 => reg_1901(0),
      I5 => clefia_s0_U_n_289,
      O => xor_ln117_141_fu_10852_p2(0)
    );
\xor_ln117_141_reg_23982[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(2),
      I1 => or_ln127_65_fu_10762_p3(2),
      I2 => x_assign_96_reg_23888(2),
      I3 => x_assign_98_reg_23910(2),
      I4 => reg_1901(2),
      I5 => clefia_s0_U_n_245,
      O => xor_ln117_141_fu_10852_p2(2)
    );
\xor_ln117_141_reg_23982[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(3),
      I1 => or_ln127_65_fu_10762_p3(3),
      I2 => x_assign_96_reg_23888(3),
      I3 => x_assign_98_reg_23910(3),
      I4 => reg_1901(3),
      I5 => clefia_s0_U_n_285,
      O => xor_ln117_141_fu_10852_p2(3)
    );
\xor_ln117_141_reg_23982[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(4),
      I1 => or_ln127_65_fu_10762_p3(4),
      I2 => x_assign_98_reg_23910(4),
      I3 => or_ln127_66_fu_10768_p3(5),
      I4 => reg_1901(4),
      I5 => clefia_s0_U_n_283,
      O => xor_ln117_141_fu_10852_p2(4)
    );
\xor_ln117_141_reg_23982[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(5),
      I1 => or_ln127_66_fu_10768_p3(5),
      I2 => x_assign_98_reg_23910(5),
      I3 => or_ln127_66_fu_10768_p3(6),
      I4 => reg_1901(5),
      I5 => clefia_s0_U_n_242,
      O => xor_ln117_141_fu_10852_p2(5)
    );
\xor_ln117_141_reg_23982[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(6),
      I1 => or_ln127_66_fu_10768_p3(6),
      I2 => x_assign_98_reg_23910(6),
      I3 => or_ln127_66_fu_10768_p3(7),
      I4 => reg_1901(6),
      I5 => clefia_s0_U_n_280,
      O => xor_ln117_141_fu_10852_p2(6)
    );
\xor_ln117_141_reg_23982[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_65_fu_10762_p3(7),
      I1 => or_ln127_66_fu_10768_p3(7),
      I2 => x_assign_98_reg_23910(7),
      I3 => or_ln127_66_fu_10768_p3(0),
      I4 => reg_1901(7),
      I5 => clefia_s0_U_n_277,
      O => xor_ln117_141_fu_10852_p2(7)
    );
\xor_ln117_141_reg_23982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(0),
      Q => xor_ln117_141_reg_23982(0),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(1),
      Q => xor_ln117_141_reg_23982(1),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(2),
      Q => xor_ln117_141_reg_23982(2),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(3),
      Q => xor_ln117_141_reg_23982(3),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(4),
      Q => xor_ln117_141_reg_23982(4),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(5),
      Q => xor_ln117_141_reg_23982(5),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(6),
      Q => xor_ln117_141_reg_23982(6),
      R => '0'
    );
\xor_ln117_141_reg_23982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_141_fu_10852_p2(7),
      Q => xor_ln117_141_reg_23982(7),
      R => '0'
    );
\xor_ln117_142_reg_23987[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_99_reg_23926(7),
      I1 => or_ln127_66_fu_10768_p3(0),
      I2 => x_assign_97_reg_23894(0),
      I3 => or_ln127_65_fu_10762_p3(1),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_277,
      O => xor_ln117_142_fu_10880_p2(0)
    );
\xor_ln117_142_reg_23987[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(2),
      I1 => x_assign_99_reg_23926(2),
      I2 => or_ln127_65_fu_10762_p3(2),
      I3 => or_ln127_66_fu_10768_p3(2),
      I4 => \reg_1896_reg_n_0_[2]\,
      I5 => clefia_s1_U_n_244,
      O => xor_ln117_142_fu_10880_p2(2)
    );
\xor_ln117_142_reg_23987[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_97_reg_23894(3),
      I1 => x_assign_99_reg_23926(3),
      I2 => or_ln127_65_fu_10762_p3(3),
      I3 => or_ln127_66_fu_10768_p3(3),
      I4 => \reg_1896_reg_n_0_[3]\,
      I5 => clefia_s1_U_n_275,
      O => xor_ln117_142_fu_10880_p2(3)
    );
\xor_ln117_142_reg_23987[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_66_fu_10768_p3(4),
      I1 => or_ln127_65_fu_10762_p3(4),
      I2 => x_assign_97_reg_23894(4),
      I3 => or_ln127_65_fu_10762_p3(5),
      I4 => \reg_1896_reg_n_0_[4]\,
      I5 => clefia_s1_U_n_274,
      O => xor_ln117_142_fu_10880_p2(4)
    );
\xor_ln117_142_reg_23987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(0),
      Q => xor_ln117_142_reg_23987(0),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(1),
      Q => xor_ln117_142_reg_23987(1),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(2),
      Q => xor_ln117_142_reg_23987(2),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(3),
      Q => xor_ln117_142_reg_23987(3),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(4),
      Q => xor_ln117_142_reg_23987(4),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(5),
      Q => xor_ln117_142_reg_23987(5),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(6),
      Q => xor_ln117_142_reg_23987(6),
      R => '0'
    );
\xor_ln117_142_reg_23987_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_142_fu_10880_p2(7),
      Q => xor_ln117_142_reg_23987(7),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(0),
      Q => xor_ln117_14_reg_22679(0),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(1),
      Q => xor_ln117_14_reg_22679(1),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(2),
      Q => xor_ln117_14_reg_22679(2),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(3),
      Q => xor_ln117_14_reg_22679(3),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(4),
      Q => xor_ln117_14_reg_22679(4),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(5),
      Q => xor_ln117_14_reg_22679(5),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(6),
      Q => xor_ln117_14_reg_22679(6),
      R => '0'
    );
\xor_ln117_14_reg_22679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage11,
      D => xor_ln117_14_fu_2902_p2(7),
      Q => xor_ln117_14_reg_22679(7),
      R => '0'
    );
\xor_ln117_150_reg_24283[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_102_reg_24204(6),
      I1 => x_assign_105_reg_24226(6),
      I2 => x_assign_100_reg_24188(0),
      I3 => x_assign_105_reg_24226(0),
      I4 => \reg_1846_reg_n_0_[0]\,
      I5 => xor_ln117_110_reg_23611(0),
      O => xor_ln117_150_fu_12733_p2(0)
    );
\xor_ln117_150_reg_24283[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_102_reg_24204(7),
      I1 => x_assign_105_reg_24226(7),
      I2 => x_assign_100_reg_24188(1),
      I3 => x_assign_105_reg_24226(1),
      I4 => \reg_1846_reg_n_0_[1]\,
      I5 => xor_ln117_110_reg_23611(1),
      O => xor_ln117_150_fu_12733_p2(1)
    );
\xor_ln117_150_reg_24283[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_105_reg_24226(2),
      I1 => x_assign_100_reg_24188(2),
      I2 => xor_ln117_110_reg_23611(2),
      I3 => \reg_1846_reg_n_0_[2]\,
      I4 => or_ln127_70_fu_12625_p3(2),
      I5 => or_ln127_69_fu_12619_p3(2),
      O => xor_ln117_150_fu_12733_p2(2)
    );
\xor_ln117_150_reg_24283[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_69_fu_12619_p3(3),
      I1 => or_ln127_70_fu_12625_p3(3),
      I2 => \reg_1846_reg_n_0_[3]\,
      I3 => xor_ln117_110_reg_23611(3),
      I4 => x_assign_100_reg_24188(3),
      I5 => x_assign_105_reg_24226(3),
      O => xor_ln117_150_fu_12733_p2(3)
    );
\xor_ln117_150_reg_24283[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_67_fu_12607_p3(6),
      I1 => x_assign_105_reg_24226(4),
      I2 => or_ln127_70_fu_12625_p3(4),
      I3 => or_ln127_69_fu_12619_p3(4),
      I4 => \reg_1846_reg_n_0_[4]\,
      I5 => xor_ln117_110_reg_23611(4),
      O => xor_ln117_150_fu_12733_p2(4)
    );
\xor_ln117_150_reg_24283[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_67_fu_12607_p3(7),
      I1 => x_assign_105_reg_24226(5),
      I2 => or_ln127_70_fu_12625_p3(5),
      I3 => or_ln127_69_fu_12619_p3(5),
      I4 => \reg_1846_reg_n_0_[5]\,
      I5 => xor_ln117_110_reg_23611(5),
      O => xor_ln117_150_fu_12733_p2(5)
    );
\xor_ln117_150_reg_24283[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => xor_ln117_110_reg_23611(6),
      I1 => \reg_1846_reg_n_0_[6]\,
      I2 => or_ln127_70_fu_12625_p3(6),
      I3 => x_assign_105_reg_24226(4),
      I4 => x_assign_100_reg_24188(6),
      I5 => x_assign_105_reg_24226(6),
      O => xor_ln117_150_fu_12733_p2(6)
    );
\xor_ln117_150_reg_24283[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => xor_ln117_110_reg_23611(7),
      I1 => \reg_1846_reg_n_0_[7]\,
      I2 => or_ln127_70_fu_12625_p3(7),
      I3 => x_assign_105_reg_24226(5),
      I4 => x_assign_100_reg_24188(7),
      I5 => x_assign_105_reg_24226(7),
      O => xor_ln117_150_fu_12733_p2(7)
    );
\xor_ln117_150_reg_24283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(0),
      Q => xor_ln117_150_reg_24283(0),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(1),
      Q => xor_ln117_150_reg_24283(1),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(2),
      Q => xor_ln117_150_reg_24283(2),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(3),
      Q => xor_ln117_150_reg_24283(3),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(4),
      Q => xor_ln117_150_reg_24283(4),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(5),
      Q => xor_ln117_150_reg_24283(5),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(6),
      Q => xor_ln117_150_reg_24283(6),
      R => '0'
    );
\xor_ln117_150_reg_24283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_150_fu_12733_p2(7),
      Q => xor_ln117_150_reg_24283(7),
      R => '0'
    );
\xor_ln117_155_reg_24160[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_105,
      I1 => \reg_1862_reg_n_0_[0]\,
      I2 => or_ln127_72_fu_11888_p3(1),
      I3 => or_ln127_74_fu_11900_p3(1),
      I4 => x_assign_109_reg_24082(7),
      I5 => or_ln127_72_fu_11888_p3(0),
      O => xor_ln117_155_fu_11928_p2(0)
    );
\xor_ln117_155_reg_24160[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_104,
      I1 => x_assign_108_reg_24076(1),
      I2 => x_assign_110_reg_24098(1),
      I3 => or_ln127_72_fu_11888_p3(1),
      I4 => or_ln127_71_fu_11882_p3(1),
      I5 => \reg_1862_reg_n_0_[1]\,
      O => xor_ln117_155_fu_11928_p2(1)
    );
\xor_ln117_155_reg_24160[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_103,
      I1 => \reg_1862_reg_n_0_[2]\,
      I2 => x_assign_108_reg_24076(2),
      I3 => x_assign_110_reg_24098(2),
      I4 => or_ln127_71_fu_11882_p3(2),
      I5 => or_ln127_72_fu_11888_p3(2),
      O => xor_ln117_155_fu_11928_p2(2)
    );
\xor_ln117_155_reg_24160[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_102,
      I1 => \reg_1862_reg_n_0_[3]\,
      I2 => x_assign_108_reg_24076(3),
      I3 => x_assign_110_reg_24098(3),
      I4 => or_ln127_71_fu_11882_p3(3),
      I5 => or_ln127_72_fu_11888_p3(3),
      O => xor_ln117_155_fu_11928_p2(3)
    );
\xor_ln117_155_reg_24160[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_101,
      I1 => \reg_1862_reg_n_0_[4]\,
      I2 => or_ln127_72_fu_11888_p3(5),
      I3 => or_ln127_74_fu_11900_p3(5),
      I4 => or_ln127_72_fu_11888_p3(4),
      I5 => or_ln127_71_fu_11882_p3(4),
      O => xor_ln117_155_fu_11928_p2(4)
    );
\xor_ln117_155_reg_24160[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_100,
      I1 => \reg_1862_reg_n_0_[5]\,
      I2 => or_ln127_72_fu_11888_p3(6),
      I3 => or_ln127_74_fu_11900_p3(6),
      I4 => or_ln127_71_fu_11882_p3(5),
      I5 => or_ln127_72_fu_11888_p3(5),
      O => xor_ln117_155_fu_11928_p2(5)
    );
\xor_ln117_155_reg_24160[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_99,
      I1 => \reg_1862_reg_n_0_[6]\,
      I2 => or_ln127_72_fu_11888_p3(7),
      I3 => or_ln127_74_fu_11900_p3(7),
      I4 => or_ln127_71_fu_11882_p3(6),
      I5 => or_ln127_72_fu_11888_p3(6),
      O => xor_ln117_155_fu_11928_p2(6)
    );
\xor_ln117_155_reg_24160[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_98,
      I1 => \reg_1862_reg_n_0_[7]\,
      I2 => or_ln127_72_fu_11888_p3(0),
      I3 => x_assign_108_reg_24076(7),
      I4 => or_ln127_71_fu_11882_p3(7),
      I5 => or_ln127_72_fu_11888_p3(7),
      O => xor_ln117_155_fu_11928_p2(7)
    );
\xor_ln117_155_reg_24160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(0),
      Q => xor_ln117_155_reg_24160(0),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(1),
      Q => xor_ln117_155_reg_24160(1),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(2),
      Q => xor_ln117_155_reg_24160(2),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(3),
      Q => xor_ln117_155_reg_24160(3),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(4),
      Q => xor_ln117_155_reg_24160(4),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(5),
      Q => xor_ln117_155_reg_24160(5),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(6),
      Q => xor_ln117_155_reg_24160(6),
      R => '0'
    );
\xor_ln117_155_reg_24160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_155_fu_11928_p2(7),
      Q => xor_ln117_155_reg_24160(7),
      R => '0'
    );
\xor_ln117_156_reg_24166[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_72_fu_11888_p3(0),
      I1 => x_assign_109_reg_24082(7),
      I2 => x_assign_111_reg_24114(0),
      I3 => or_ln127_71_fu_11882_p3(1),
      I4 => reg_1839(0),
      I5 => clefia_s1_U_n_405,
      O => xor_ln117_156_fu_11956_p2(0)
    );
\xor_ln117_156_reg_24166[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => reg_1839(1),
      I1 => or_ln127_71_fu_11882_p3(1),
      I2 => or_ln127_72_fu_11888_p3(1),
      I3 => x_assign_111_reg_24114(1),
      I4 => x_assign_109_reg_24082(1),
      I5 => clefia_s1_U_n_404,
      O => xor_ln117_156_fu_11956_p2(1)
    );
\xor_ln117_156_reg_24166[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_72_fu_11888_p3(2),
      I1 => or_ln127_71_fu_11882_p3(2),
      I2 => x_assign_111_reg_24114(2),
      I3 => x_assign_109_reg_24082(2),
      I4 => reg_1839(2),
      I5 => clefia_s1_U_n_403,
      O => xor_ln117_156_fu_11956_p2(2)
    );
\xor_ln117_156_reg_24166[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_72_fu_11888_p3(5),
      I1 => or_ln127_71_fu_11882_p3(5),
      I2 => x_assign_111_reg_24114(5),
      I3 => or_ln127_71_fu_11882_p3(6),
      I4 => reg_1839(5),
      I5 => clefia_s1_U_n_400,
      O => xor_ln117_156_fu_11956_p2(5)
    );
\xor_ln117_156_reg_24166[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_72_fu_11888_p3(6),
      I1 => or_ln127_71_fu_11882_p3(6),
      I2 => x_assign_111_reg_24114(6),
      I3 => or_ln127_71_fu_11882_p3(7),
      I4 => reg_1839(6),
      I5 => clefia_s1_U_n_399,
      O => xor_ln117_156_fu_11956_p2(6)
    );
\xor_ln117_156_reg_24166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(0),
      Q => xor_ln117_156_reg_24166(0),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(1),
      Q => xor_ln117_156_reg_24166(1),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(2),
      Q => xor_ln117_156_reg_24166(2),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(3),
      Q => xor_ln117_156_reg_24166(3),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(4),
      Q => xor_ln117_156_reg_24166(4),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(5),
      Q => xor_ln117_156_reg_24166(5),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(6),
      Q => xor_ln117_156_reg_24166(6),
      R => '0'
    );
\xor_ln117_156_reg_24166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_156_fu_11956_p2(7),
      Q => xor_ln117_156_reg_24166(7),
      R => '0'
    );
\xor_ln117_157_reg_24171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_110,
      I1 => reg_1870(0),
      I2 => x_assign_108_reg_24076(7),
      I3 => x_assign_111_reg_24114(7),
      I4 => or_ln127_74_fu_11900_p3(1),
      I5 => or_ln127_72_fu_11888_p3(1),
      O => xor_ln117_157_fu_11984_p2(0)
    );
\xor_ln117_157_reg_24171[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_111,
      I1 => reg_1870(1),
      I2 => or_ln127_74_fu_11900_p3(1),
      I3 => x_assign_111_reg_24114(0),
      I4 => x_assign_110_reg_24098(1),
      I5 => x_assign_108_reg_24076(1),
      O => xor_ln117_157_fu_11984_p2(1)
    );
\xor_ln117_157_reg_24171[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_112,
      I1 => reg_1870(2),
      I2 => or_ln127_74_fu_11900_p3(2),
      I3 => or_ln127_73_fu_11894_p3(2),
      I4 => x_assign_110_reg_24098(2),
      I5 => x_assign_108_reg_24076(2),
      O => xor_ln117_157_fu_11984_p2(2)
    );
\xor_ln117_157_reg_24171[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_113,
      I1 => reg_1870(3),
      I2 => or_ln127_74_fu_11900_p3(3),
      I3 => or_ln127_73_fu_11894_p3(3),
      I4 => x_assign_110_reg_24098(3),
      I5 => x_assign_108_reg_24076(3),
      O => xor_ln117_157_fu_11984_p2(3)
    );
\xor_ln117_157_reg_24171[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_114,
      I1 => or_ln127_74_fu_11900_p3(4),
      I2 => or_ln127_73_fu_11894_p3(4),
      I3 => or_ln127_72_fu_11888_p3(5),
      I4 => or_ln127_74_fu_11900_p3(5),
      I5 => reg_1870(4),
      O => xor_ln117_157_fu_11984_p2(4)
    );
\xor_ln117_157_reg_24171[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_116,
      I1 => reg_1870(5),
      I2 => or_ln127_74_fu_11900_p3(5),
      I3 => x_assign_111_reg_24114(4),
      I4 => or_ln127_74_fu_11900_p3(6),
      I5 => or_ln127_72_fu_11888_p3(6),
      O => xor_ln117_157_fu_11984_p2(5)
    );
\xor_ln117_157_reg_24171[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_118,
      I1 => reg_1870(6),
      I2 => or_ln127_74_fu_11900_p3(6),
      I3 => x_assign_111_reg_24114(5),
      I4 => or_ln127_74_fu_11900_p3(7),
      I5 => or_ln127_72_fu_11888_p3(7),
      O => xor_ln117_157_fu_11984_p2(6)
    );
\xor_ln117_157_reg_24171[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_120,
      I1 => reg_1870(7),
      I2 => or_ln127_74_fu_11900_p3(7),
      I3 => x_assign_111_reg_24114(6),
      I4 => x_assign_108_reg_24076(7),
      I5 => or_ln127_72_fu_11888_p3(0),
      O => xor_ln117_157_fu_11984_p2(7)
    );
\xor_ln117_157_reg_24171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(0),
      Q => xor_ln117_157_reg_24171(0),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(1),
      Q => xor_ln117_157_reg_24171(1),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(2),
      Q => xor_ln117_157_reg_24171(2),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(3),
      Q => xor_ln117_157_reg_24171(3),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(4),
      Q => xor_ln117_157_reg_24171(4),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(5),
      Q => xor_ln117_157_reg_24171(5),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(6),
      Q => xor_ln117_157_reg_24171(6),
      R => '0'
    );
\xor_ln117_157_reg_24171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_157_fu_11984_p2(7),
      Q => xor_ln117_157_reg_24171(7),
      R => '0'
    );
\xor_ln117_158_reg_24177[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_117,
      I1 => reg_1883(0),
      I2 => x_assign_108_reg_24076(7),
      I3 => x_assign_111_reg_24114(7),
      I4 => x_assign_111_reg_24114(0),
      I5 => or_ln127_71_fu_11882_p3(1),
      O => xor_ln117_158_fu_12012_p2(0)
    );
\xor_ln117_158_reg_24177[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_123,
      I1 => x_assign_109_reg_24082(1),
      I2 => x_assign_111_reg_24114(1),
      I3 => or_ln127_74_fu_11900_p3(1),
      I4 => x_assign_111_reg_24114(0),
      I5 => reg_1883(1),
      O => xor_ln117_158_fu_12012_p2(1)
    );
\xor_ln117_158_reg_24177[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_124,
      I1 => reg_1883(2),
      I2 => or_ln127_74_fu_11900_p3(2),
      I3 => or_ln127_73_fu_11894_p3(2),
      I4 => x_assign_111_reg_24114(2),
      I5 => x_assign_109_reg_24082(2),
      O => xor_ln117_158_fu_12012_p2(2)
    );
\xor_ln117_158_reg_24177[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_126,
      I1 => reg_1883(3),
      I2 => or_ln127_74_fu_11900_p3(3),
      I3 => or_ln127_73_fu_11894_p3(3),
      I4 => x_assign_111_reg_24114(3),
      I5 => x_assign_109_reg_24082(3),
      O => xor_ln117_158_fu_12012_p2(3)
    );
\xor_ln117_158_reg_24177[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_127,
      I1 => reg_1883(4),
      I2 => or_ln127_74_fu_11900_p3(4),
      I3 => or_ln127_73_fu_11894_p3(4),
      I4 => x_assign_111_reg_24114(4),
      I5 => or_ln127_71_fu_11882_p3(5),
      O => xor_ln117_158_fu_12012_p2(4)
    );
\xor_ln117_158_reg_24177[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_135,
      I1 => reg_1883(5),
      I2 => or_ln127_71_fu_11882_p3(6),
      I3 => x_assign_111_reg_24114(5),
      I4 => x_assign_111_reg_24114(4),
      I5 => or_ln127_74_fu_11900_p3(5),
      O => xor_ln117_158_fu_12012_p2(5)
    );
\xor_ln117_158_reg_24177[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_136,
      I1 => reg_1883(6),
      I2 => or_ln127_71_fu_11882_p3(7),
      I3 => x_assign_111_reg_24114(6),
      I4 => x_assign_111_reg_24114(5),
      I5 => or_ln127_74_fu_11900_p3(6),
      O => xor_ln117_158_fu_12012_p2(6)
    );
\xor_ln117_158_reg_24177[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_137,
      I1 => reg_1883(7),
      I2 => x_assign_111_reg_24114(7),
      I3 => x_assign_109_reg_24082(7),
      I4 => x_assign_111_reg_24114(6),
      I5 => or_ln127_74_fu_11900_p3(7),
      O => xor_ln117_158_fu_12012_p2(7)
    );
\xor_ln117_158_reg_24177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(0),
      Q => xor_ln117_158_reg_24177(0),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(1),
      Q => xor_ln117_158_reg_24177(1),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(2),
      Q => xor_ln117_158_reg_24177(2),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(3),
      Q => xor_ln117_158_reg_24177(3),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(4),
      Q => xor_ln117_158_reg_24177(4),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(5),
      Q => xor_ln117_158_reg_24177(5),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(6),
      Q => xor_ln117_158_reg_24177(6),
      R => '0'
    );
\xor_ln117_158_reg_24177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_158_fu_12012_p2(7),
      Q => xor_ln117_158_reg_24177(7),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(0),
      Q => xor_ln117_15_reg_22711(0),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(1),
      Q => xor_ln117_15_reg_22711(1),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(2),
      Q => xor_ln117_15_reg_22711(2),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(3),
      Q => xor_ln117_15_reg_22711(3),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(4),
      Q => xor_ln117_15_reg_22711(4),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(5),
      Q => xor_ln117_15_reg_22711(5),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(6),
      Q => xor_ln117_15_reg_22711(6),
      R => '0'
    );
\xor_ln117_15_reg_22711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_15_fu_3020_p2(7),
      Q => xor_ln117_15_reg_22711(7),
      R => '0'
    );
\xor_ln117_164_reg_24415[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_77_fu_13670_p3(2),
      I1 => or_ln127_78_fu_13676_p3(2),
      O => \xor_ln117_164_reg_24415[2]_i_2_n_0\
    );
\xor_ln117_164_reg_24415[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_77_fu_13670_p3(3),
      I1 => or_ln127_78_fu_13676_p3(3),
      O => \xor_ln117_164_reg_24415[3]_i_2_n_0\
    );
\xor_ln117_164_reg_24415[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_77_fu_13670_p3(4),
      I1 => or_ln127_78_fu_13676_p3(4),
      O => \xor_ln117_164_reg_24415[4]_i_2_n_0\
    );
\xor_ln117_164_reg_24415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(0),
      Q => xor_ln117_164_reg_24415(0),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(1),
      Q => xor_ln117_164_reg_24415(1),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(2),
      Q => xor_ln117_164_reg_24415(2),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(3),
      Q => xor_ln117_164_reg_24415(3),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(4),
      Q => xor_ln117_164_reg_24415(4),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(5),
      Q => xor_ln117_164_reg_24415(5),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(6),
      Q => xor_ln117_164_reg_24415(6),
      R => '0'
    );
\xor_ln117_164_reg_24415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_164_fu_13704_p2(7),
      Q => xor_ln117_164_reg_24415(7),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(0),
      Q => xor_ln117_166_reg_24420(0),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(1),
      Q => xor_ln117_166_reg_24420(1),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(2),
      Q => xor_ln117_166_reg_24420(2),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(3),
      Q => xor_ln117_166_reg_24420(3),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(4),
      Q => xor_ln117_166_reg_24420(4),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(5),
      Q => xor_ln117_166_reg_24420(5),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(6),
      Q => xor_ln117_166_reg_24420(6),
      R => '0'
    );
\xor_ln117_166_reg_24420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_166_fu_13731_p2(7),
      Q => xor_ln117_166_reg_24420(7),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(0),
      Q => xor_ln117_171_reg_24303(0),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(1),
      Q => xor_ln117_171_reg_24303(1),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(2),
      Q => xor_ln117_171_reg_24303(2),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(3),
      Q => xor_ln117_171_reg_24303(3),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(4),
      Q => xor_ln117_171_reg_24303(4),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(5),
      Q => xor_ln117_171_reg_24303(5),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(6),
      Q => xor_ln117_171_reg_24303(6),
      R => '0'
    );
\xor_ln117_171_reg_24303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_171_fu_13053_p2(7),
      Q => xor_ln117_171_reg_24303(7),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(0),
      Q => xor_ln117_172_reg_24309(0),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(1),
      Q => xor_ln117_172_reg_24309(1),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(2),
      Q => xor_ln117_172_reg_24309(2),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(3),
      Q => xor_ln117_172_reg_24309(3),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(4),
      Q => xor_ln117_172_reg_24309(4),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(5),
      Q => xor_ln117_172_reg_24309(5),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(6),
      Q => xor_ln117_172_reg_24309(6),
      R => '0'
    );
\xor_ln117_172_reg_24309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_172_fu_13083_p2(7),
      Q => xor_ln117_172_reg_24309(7),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(0),
      Q => xor_ln117_173_reg_24315(0),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(1),
      Q => xor_ln117_173_reg_24315(1),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(2),
      Q => xor_ln117_173_reg_24315(2),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(3),
      Q => xor_ln117_173_reg_24315(3),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(4),
      Q => xor_ln117_173_reg_24315(4),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(5),
      Q => xor_ln117_173_reg_24315(5),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(6),
      Q => xor_ln117_173_reg_24315(6),
      R => '0'
    );
\xor_ln117_173_reg_24315_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_173_fu_13112_p2(7),
      Q => xor_ln117_173_reg_24315(7),
      R => '0'
    );
\xor_ln117_174_reg_24321[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_69_fu_12619_p3(2),
      I1 => or_ln127_70_fu_12625_p3(2),
      I2 => \reg_1846_reg_n_0_[2]\,
      I3 => xor_ln117_110_reg_23611(2),
      I4 => x_assign_100_reg_24188(2),
      I5 => x_assign_105_reg_24226(2),
      O => \xor_ln117_174_reg_24321[2]_i_2_n_0\
    );
\xor_ln117_174_reg_24321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(0),
      Q => xor_ln117_174_reg_24321(0),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(1),
      Q => xor_ln117_174_reg_24321(1),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(2),
      Q => xor_ln117_174_reg_24321(2),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(3),
      Q => xor_ln117_174_reg_24321(3),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(4),
      Q => xor_ln117_174_reg_24321(4),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => clefia_s0_U_n_327,
      Q => xor_ln117_174_reg_24321(5),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(6),
      Q => xor_ln117_174_reg_24321(6),
      R => '0'
    );
\xor_ln117_174_reg_24321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => xor_ln117_174_fu_13142_p2(7),
      Q => xor_ln117_174_reg_24321(7),
      R => '0'
    );
\xor_ln117_187_reg_24489[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_134_reg_24436(0),
      I1 => or_ln127_90_reg_24452(1),
      I2 => x_assign_134_reg_24436(7),
      I3 => reg_1825(0),
      I4 => or_ln127_87_reg_24431(0),
      I5 => clefia_s0_U_n_476,
      O => xor_ln117_187_fu_14261_p2(0)
    );
\xor_ln117_187_reg_24489[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_87_reg_24431(1),
      I1 => x_assign_134_reg_24436(0),
      I2 => reg_1825(1),
      I3 => x_assign_134_reg_24436(1),
      I4 => x_assign_132_reg_24425(1),
      I5 => clefia_s0_U_n_475,
      O => xor_ln117_187_fu_14261_p2(1)
    );
\xor_ln117_187_reg_24489[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_132_reg_24425(3),
      I1 => x_assign_134_reg_24436(3),
      I2 => or_ln127_88_reg_24442(3),
      I3 => reg_1825(3),
      I4 => or_ln127_87_reg_24431(3),
      I5 => clefia_s0_U_n_472,
      O => xor_ln117_187_fu_14261_p2(3)
    );
\xor_ln117_187_reg_24489[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_87_reg_24431(6),
      I1 => reg_1825(6),
      I2 => or_ln127_90_reg_24452(7),
      I3 => x_assign_134_reg_24436(6),
      I4 => x_assign_134_reg_24436(5),
      I5 => clefia_s0_U_n_469,
      O => xor_ln117_187_fu_14261_p2(6)
    );
\xor_ln117_187_reg_24489[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_87_reg_24431(7),
      I1 => reg_1825(7),
      I2 => x_assign_134_reg_24436(7),
      I3 => x_assign_132_reg_24425(7),
      I4 => x_assign_134_reg_24436(6),
      I5 => clefia_s0_U_n_468,
      O => xor_ln117_187_fu_14261_p2(7)
    );
\xor_ln117_187_reg_24489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(0),
      Q => xor_ln117_187_reg_24489(0),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(1),
      Q => xor_ln117_187_reg_24489(1),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(2),
      Q => xor_ln117_187_reg_24489(2),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(3),
      Q => xor_ln117_187_reg_24489(3),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(4),
      Q => xor_ln117_187_reg_24489(4),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(5),
      Q => xor_ln117_187_reg_24489(5),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(6),
      Q => xor_ln117_187_reg_24489(6),
      R => '0'
    );
\xor_ln117_187_reg_24489_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_187_fu_14261_p2(7),
      Q => xor_ln117_187_reg_24489(7),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(0),
      Q => xor_ln117_188_reg_24457(0),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(1),
      Q => xor_ln117_188_reg_24457(1),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(2),
      Q => xor_ln117_188_reg_24457(2),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(3),
      Q => xor_ln117_188_reg_24457(3),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(4),
      Q => xor_ln117_188_reg_24457(4),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(5),
      Q => xor_ln117_188_reg_24457(5),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(6),
      Q => xor_ln117_188_reg_24457(6),
      R => '0'
    );
\xor_ln117_188_reg_24457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_188_fu_14097_p2(7),
      Q => xor_ln117_188_reg_24457(7),
      R => '0'
    );
\xor_ln117_189_reg_24494[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_90_reg_24452(2),
      I1 => \reg_1846_reg_n_0_[2]\,
      I2 => x_assign_134_reg_24436(2),
      I3 => x_assign_132_reg_24425(2),
      I4 => or_ln127_89_reg_24447(2),
      I5 => clefia_s0_U_n_474,
      O => xor_ln117_189_fu_14287_p2(2)
    );
\xor_ln117_189_reg_24494[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_134_reg_24436(4),
      I1 => or_ln127_90_reg_24452(5),
      I2 => \reg_1846_reg_n_0_[4]\,
      I3 => or_ln127_90_reg_24452(4),
      I4 => or_ln127_89_reg_24447(4),
      I5 => clefia_s0_U_n_459,
      O => xor_ln117_189_fu_14287_p2(4)
    );
\xor_ln117_189_reg_24494[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_134_reg_24436(5),
      I1 => or_ln127_90_reg_24452(6),
      I2 => or_ln127_90_reg_24452(5),
      I3 => or_ln127_89_reg_24447(5),
      I4 => \reg_1846_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_458,
      O => xor_ln117_189_fu_14287_p2(5)
    );
\xor_ln117_189_reg_24494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(0),
      Q => xor_ln117_189_reg_24494(0),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => clefia_s0_U_n_121,
      Q => xor_ln117_189_reg_24494(1),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(2),
      Q => xor_ln117_189_reg_24494(2),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(3),
      Q => xor_ln117_189_reg_24494(3),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(4),
      Q => xor_ln117_189_reg_24494(4),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(5),
      Q => xor_ln117_189_reg_24494(5),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(6),
      Q => xor_ln117_189_reg_24494(6),
      R => '0'
    );
\xor_ln117_189_reg_24494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_189_fu_14287_p2(7),
      Q => xor_ln117_189_reg_24494(7),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(0),
      Q => xor_ln117_190_reg_24463(0),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(1),
      Q => xor_ln117_190_reg_24463(1),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(2),
      Q => xor_ln117_190_reg_24463(2),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(3),
      Q => xor_ln117_190_reg_24463(3),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(4),
      Q => xor_ln117_190_reg_24463(4),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => clefia_s0_U_n_358,
      Q => xor_ln117_190_reg_24463(5),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(6),
      Q => xor_ln117_190_reg_24463(6),
      R => '0'
    );
\xor_ln117_190_reg_24463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_190_fu_14127_p2(7),
      Q => xor_ln117_190_reg_24463(7),
      R => '0'
    );
\xor_ln117_203_reg_24667[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_230,
      I1 => reg_1870(0),
      I2 => or_ln127_96_fu_15293_p3(1),
      I3 => x_assign_144_reg_24583(0),
      I4 => or_ln127_95_fu_15287_p3(0),
      I5 => x_assign_146_reg_24605(7),
      O => xor_ln117_203_fu_15333_p2(0)
    );
\xor_ln117_203_reg_24667[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_229,
      I1 => x_assign_144_reg_24583(1),
      I2 => x_assign_146_reg_24605(1),
      I3 => or_ln127_96_fu_15293_p3(1),
      I4 => or_ln127_95_fu_15287_p3(1),
      I5 => reg_1870(1),
      O => xor_ln117_203_fu_15333_p2(1)
    );
\xor_ln117_203_reg_24667[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(2),
      I1 => or_ln127_95_fu_15287_p3(2),
      I2 => x_assign_146_reg_24605(2),
      I3 => x_assign_144_reg_24583(2),
      I4 => reg_1870(2),
      I5 => clefia_s0_U_n_524,
      O => xor_ln117_203_fu_15333_p2(2)
    );
\xor_ln117_203_reg_24667[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(3),
      I1 => or_ln127_95_fu_15287_p3(3),
      I2 => x_assign_146_reg_24605(3),
      I3 => x_assign_144_reg_24583(3),
      I4 => reg_1870(3),
      I5 => clefia_s0_U_n_219,
      O => xor_ln117_203_fu_15333_p2(3)
    );
\xor_ln117_203_reg_24667[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_226,
      I1 => reg_1870(4),
      I2 => or_ln127_96_fu_15293_p3(5),
      I3 => x_assign_144_reg_24583(4),
      I4 => or_ln127_96_fu_15293_p3(4),
      I5 => or_ln127_95_fu_15287_p3(4),
      O => xor_ln117_203_fu_15333_p2(4)
    );
\xor_ln117_203_reg_24667[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(6),
      I1 => or_ln127_95_fu_15287_p3(6),
      I2 => x_assign_144_reg_24583(6),
      I3 => or_ln127_96_fu_15293_p3(7),
      I4 => reg_1870(6),
      I5 => clefia_s0_U_n_223,
      O => xor_ln117_203_fu_15333_p2(6)
    );
\xor_ln117_203_reg_24667[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_225,
      I1 => reg_1870(7),
      I2 => x_assign_146_reg_24605(7),
      I3 => x_assign_144_reg_24583(7),
      I4 => or_ln127_95_fu_15287_p3(7),
      I5 => or_ln127_96_fu_15293_p3(7),
      O => xor_ln117_203_fu_15333_p2(7)
    );
\xor_ln117_203_reg_24667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(0),
      Q => xor_ln117_203_reg_24667(0),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(1),
      Q => xor_ln117_203_reg_24667(1),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(2),
      Q => xor_ln117_203_reg_24667(2),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(3),
      Q => xor_ln117_203_reg_24667(3),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(4),
      Q => xor_ln117_203_reg_24667(4),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(5),
      Q => xor_ln117_203_reg_24667(5),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(6),
      Q => xor_ln117_203_reg_24667(6),
      R => '0'
    );
\xor_ln117_203_reg_24667_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_203_fu_15333_p2(7),
      Q => xor_ln117_203_reg_24667(7),
      R => '0'
    );
\xor_ln117_204_reg_24672[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_146_reg_24605(7),
      I1 => or_ln127_95_fu_15287_p3(0),
      I2 => or_ln127_97_fu_15299_p3(1),
      I3 => or_ln127_95_fu_15287_p3(1),
      I4 => reg_1883(0),
      I5 => clefia_s1_U_n_223,
      O => xor_ln117_204_fu_15361_p2(0)
    );
\xor_ln117_204_reg_24672[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_196,
      I1 => reg_1883(1),
      I2 => or_ln127_95_fu_15287_p3(1),
      I3 => or_ln127_96_fu_15293_p3(1),
      I4 => x_assign_145_reg_24589(1),
      I5 => x_assign_147_reg_24621(1),
      O => xor_ln117_204_fu_15361_p2(1)
    );
\xor_ln117_204_reg_24672[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(2),
      I1 => or_ln127_95_fu_15287_p3(2),
      I2 => x_assign_145_reg_24589(2),
      I3 => x_assign_147_reg_24621(2),
      I4 => reg_1883(2),
      I5 => clefia_s1_U_n_198,
      O => xor_ln117_204_fu_15361_p2(2)
    );
\xor_ln117_204_reg_24672[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(3),
      I1 => or_ln127_95_fu_15287_p3(3),
      I2 => x_assign_145_reg_24589(3),
      I3 => x_assign_147_reg_24621(3),
      I4 => reg_1883(3),
      I5 => clefia_s1_U_n_221,
      O => xor_ln117_204_fu_15361_p2(3)
    );
\xor_ln117_204_reg_24672[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_95_fu_15287_p3(4),
      I1 => or_ln127_96_fu_15293_p3(4),
      I2 => or_ln127_97_fu_15299_p3(5),
      I3 => or_ln127_95_fu_15287_p3(5),
      I4 => reg_1883(4),
      I5 => clefia_s1_U_n_219,
      O => xor_ln117_204_fu_15361_p2(4)
    );
\xor_ln117_204_reg_24672[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_217,
      I1 => reg_1883(5),
      I2 => or_ln127_95_fu_15287_p3(6),
      I3 => or_ln127_97_fu_15299_p3(6),
      I4 => or_ln127_95_fu_15287_p3(5),
      I5 => or_ln127_96_fu_15293_p3(5),
      O => xor_ln117_204_fu_15361_p2(5)
    );
\xor_ln117_204_reg_24672[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(6),
      I1 => or_ln127_95_fu_15287_p3(6),
      I2 => or_ln127_97_fu_15299_p3(7),
      I3 => or_ln127_95_fu_15287_p3(7),
      I4 => reg_1883(6),
      I5 => clefia_s1_U_n_445,
      O => xor_ln117_204_fu_15361_p2(6)
    );
\xor_ln117_204_reg_24672[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(7),
      I1 => or_ln127_95_fu_15287_p3(7),
      I2 => or_ln127_95_fu_15287_p3(0),
      I3 => x_assign_147_reg_24621(7),
      I4 => reg_1883(7),
      I5 => clefia_s1_U_n_216,
      O => xor_ln117_204_fu_15361_p2(7)
    );
\xor_ln117_204_reg_24672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(0),
      Q => xor_ln117_204_reg_24672(0),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(1),
      Q => xor_ln117_204_reg_24672(1),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(2),
      Q => xor_ln117_204_reg_24672(2),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(3),
      Q => xor_ln117_204_reg_24672(3),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(4),
      Q => xor_ln117_204_reg_24672(4),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(5),
      Q => xor_ln117_204_reg_24672(5),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(6),
      Q => xor_ln117_204_reg_24672(6),
      R => '0'
    );
\xor_ln117_204_reg_24672_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_204_fu_15361_p2(7),
      Q => xor_ln117_204_reg_24672(7),
      R => '0'
    );
\xor_ln117_205_reg_24677[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_240,
      I1 => \reg_1877_reg_n_0_[0]\,
      I2 => x_assign_144_reg_24583(7),
      I3 => x_assign_147_reg_24621(7),
      I4 => x_assign_144_reg_24583(0),
      I5 => or_ln127_96_fu_15293_p3(1),
      O => xor_ln117_205_fu_15389_p2(0)
    );
\xor_ln117_205_reg_24677[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_211,
      I1 => \reg_1877_reg_n_0_[1]\,
      I2 => x_assign_144_reg_24583(0),
      I3 => or_ln127_97_fu_15299_p3(1),
      I4 => x_assign_146_reg_24605(1),
      I5 => x_assign_144_reg_24583(1),
      O => xor_ln117_205_fu_15389_p2(1)
    );
\xor_ln117_205_reg_24677[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(2),
      I1 => x_assign_146_reg_24605(2),
      I2 => or_ln127_97_fu_15299_p3(2),
      I3 => or_ln127_98_fu_15305_p3(2),
      I4 => \reg_1877_reg_n_0_[2]\,
      I5 => clefia_s0_U_n_239,
      O => xor_ln117_205_fu_15389_p2(2)
    );
\xor_ln117_205_reg_24677[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_238,
      I1 => \reg_1877_reg_n_0_[3]\,
      I2 => or_ln127_98_fu_15305_p3(3),
      I3 => or_ln127_97_fu_15299_p3(3),
      I4 => x_assign_146_reg_24605(3),
      I5 => x_assign_144_reg_24583(3),
      O => xor_ln117_205_fu_15389_p2(3)
    );
\xor_ln117_205_reg_24677[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_236,
      I1 => \reg_1877_reg_n_0_[4]\,
      I2 => x_assign_144_reg_24583(4),
      I3 => or_ln127_96_fu_15293_p3(5),
      I4 => or_ln127_97_fu_15299_p3(4),
      I5 => or_ln127_98_fu_15305_p3(4),
      O => xor_ln117_205_fu_15389_p2(4)
    );
\xor_ln117_205_reg_24677[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_234,
      I1 => \reg_1877_reg_n_0_[5]\,
      I2 => x_assign_144_reg_24583(4),
      I3 => or_ln127_97_fu_15299_p3(5),
      I4 => x_assign_144_reg_24583(5),
      I5 => or_ln127_96_fu_15293_p3(6),
      O => xor_ln117_205_fu_15389_p2(5)
    );
\xor_ln117_205_reg_24677[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_96_fu_15293_p3(7),
      I1 => x_assign_144_reg_24583(6),
      I2 => or_ln127_97_fu_15299_p3(6),
      I3 => x_assign_144_reg_24583(5),
      I4 => \reg_1877_reg_n_0_[6]\,
      I5 => clefia_s0_U_n_512,
      O => xor_ln117_205_fu_15389_p2(6)
    );
\xor_ln117_205_reg_24677[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_146_reg_24605(7),
      I1 => x_assign_144_reg_24583(7),
      I2 => or_ln127_97_fu_15299_p3(7),
      I3 => x_assign_144_reg_24583(6),
      I4 => \reg_1877_reg_n_0_[7]\,
      I5 => clefia_s0_U_n_232,
      O => xor_ln117_205_fu_15389_p2(7)
    );
\xor_ln117_205_reg_24677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(0),
      Q => xor_ln117_205_reg_24677(0),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(1),
      Q => xor_ln117_205_reg_24677(1),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(2),
      Q => xor_ln117_205_reg_24677(2),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(3),
      Q => xor_ln117_205_reg_24677(3),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(4),
      Q => xor_ln117_205_reg_24677(4),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(5),
      Q => xor_ln117_205_reg_24677(5),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(6),
      Q => xor_ln117_205_reg_24677(6),
      R => '0'
    );
\xor_ln117_205_reg_24677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_205_fu_15389_p2(7),
      Q => xor_ln117_205_reg_24677(7),
      R => '0'
    );
\xor_ln117_206_reg_24682[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_144_reg_24583(7),
      I1 => x_assign_147_reg_24621(7),
      I2 => or_ln127_97_fu_15299_p3(1),
      I3 => or_ln127_95_fu_15287_p3(1),
      I4 => reg_1890(0),
      I5 => clefia_s1_U_n_214,
      O => xor_ln117_206_fu_15417_p2(0)
    );
\xor_ln117_206_reg_24682[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_212,
      I1 => x_assign_144_reg_24583(0),
      I2 => or_ln127_97_fu_15299_p3(1),
      I3 => x_assign_147_reg_24621(1),
      I4 => x_assign_145_reg_24589(1),
      I5 => reg_1890(1),
      O => xor_ln117_206_fu_15417_p2(1)
    );
\xor_ln117_206_reg_24682[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_210,
      I1 => reg_1890(2),
      I2 => or_ln127_98_fu_15305_p3(2),
      I3 => or_ln127_97_fu_15299_p3(2),
      I4 => x_assign_145_reg_24589(2),
      I5 => x_assign_147_reg_24621(2),
      O => xor_ln117_206_fu_15417_p2(2)
    );
\xor_ln117_206_reg_24682[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_208,
      I1 => reg_1890(3),
      I2 => or_ln127_98_fu_15305_p3(3),
      I3 => or_ln127_97_fu_15299_p3(3),
      I4 => x_assign_145_reg_24589(3),
      I5 => x_assign_147_reg_24621(3),
      O => xor_ln117_206_fu_15417_p2(3)
    );
\xor_ln117_206_reg_24682[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_98_fu_15305_p3(4),
      I1 => or_ln127_97_fu_15299_p3(4),
      I2 => or_ln127_97_fu_15299_p3(5),
      I3 => or_ln127_95_fu_15287_p3(5),
      I4 => reg_1890(4),
      I5 => clefia_s1_U_n_446,
      O => xor_ln117_206_fu_15417_p2(4)
    );
\xor_ln117_206_reg_24682[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_144_reg_24583(4),
      I1 => or_ln127_97_fu_15299_p3(5),
      I2 => or_ln127_97_fu_15299_p3(6),
      I3 => or_ln127_95_fu_15287_p3(6),
      I4 => reg_1890(5),
      I5 => clefia_s1_U_n_206,
      O => xor_ln117_206_fu_15417_p2(5)
    );
\xor_ln117_206_reg_24682[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_203,
      I1 => reg_1890(6),
      I2 => or_ln127_95_fu_15287_p3(7),
      I3 => or_ln127_97_fu_15299_p3(7),
      I4 => or_ln127_97_fu_15299_p3(6),
      I5 => x_assign_144_reg_24583(5),
      O => xor_ln117_206_fu_15417_p2(6)
    );
\xor_ln117_206_reg_24682[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_202,
      I1 => reg_1890(7),
      I2 => x_assign_147_reg_24621(7),
      I3 => or_ln127_95_fu_15287_p3(0),
      I4 => or_ln127_97_fu_15299_p3(7),
      I5 => x_assign_144_reg_24583(6),
      O => xor_ln117_206_fu_15417_p2(7)
    );
\xor_ln117_206_reg_24682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(0),
      Q => xor_ln117_206_reg_24682(0),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(1),
      Q => xor_ln117_206_reg_24682(1),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(2),
      Q => xor_ln117_206_reg_24682(2),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(3),
      Q => xor_ln117_206_reg_24682(3),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(4),
      Q => xor_ln117_206_reg_24682(4),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(5),
      Q => xor_ln117_206_reg_24682(5),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(6),
      Q => xor_ln117_206_reg_24682(6),
      R => '0'
    );
\xor_ln117_206_reg_24682_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage6,
      D => xor_ln117_206_fu_15417_p2(7),
      Q => xor_ln117_206_reg_24682(7),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(0),
      Q => xor_ln117_20_reg_22753(0),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(1),
      Q => xor_ln117_20_reg_22753(1),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(2),
      Q => xor_ln117_20_reg_22753(2),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(3),
      Q => xor_ln117_20_reg_22753(3),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(4),
      Q => xor_ln117_20_reg_22753(4),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(5),
      Q => xor_ln117_20_reg_22753(5),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(6),
      Q => xor_ln117_20_reg_22753(6),
      R => '0'
    );
\xor_ln117_20_reg_22753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage13,
      D => xor_ln117_20_fu_3152_p2(7),
      Q => xor_ln117_20_reg_22753(7),
      R => '0'
    );
\xor_ln117_219_reg_24855[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_231,
      I1 => \reg_1877_reg_n_0_[0]\,
      I2 => x_assign_158_reg_24793(0),
      I3 => or_ln127_106_fu_16437_p3(1),
      I4 => x_assign_158_reg_24793(7),
      I5 => x_assign_157_reg_24777(7),
      O => xor_ln117_219_fu_16465_p2(0)
    );
\xor_ln117_219_reg_24855[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_228,
      I1 => x_assign_158_reg_24793(1),
      I2 => x_assign_156_reg_24771(1),
      I3 => x_assign_157_reg_24777(0),
      I4 => x_assign_158_reg_24793(0),
      I5 => \reg_1877_reg_n_0_[1]\,
      O => xor_ln117_219_fu_16465_p2(1)
    );
\xor_ln117_219_reg_24855[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(2),
      I1 => or_ln127_103_fu_16419_p3(2),
      I2 => x_assign_156_reg_24771(2),
      I3 => x_assign_158_reg_24793(2),
      I4 => \reg_1877_reg_n_0_[2]\,
      I5 => clefia_s0_U_n_217,
      O => xor_ln117_219_fu_16465_p2(2)
    );
\xor_ln117_219_reg_24855[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(3),
      I1 => or_ln127_103_fu_16419_p3(3),
      I2 => x_assign_156_reg_24771(3),
      I3 => x_assign_158_reg_24793(3),
      I4 => \reg_1877_reg_n_0_[3]\,
      I5 => clefia_s0_U_n_315,
      O => xor_ln117_219_fu_16465_p2(3)
    );
\xor_ln117_219_reg_24855[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_227,
      I1 => \reg_1877_reg_n_0_[4]\,
      I2 => x_assign_158_reg_24793(4),
      I3 => or_ln127_106_fu_16437_p3(5),
      I4 => or_ln127_103_fu_16419_p3(4),
      I5 => or_ln127_104_fu_16425_p3(4),
      O => xor_ln117_219_fu_16465_p2(4)
    );
\xor_ln117_219_reg_24855[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(4),
      I1 => x_assign_158_reg_24793(4),
      I2 => or_ln127_106_fu_16437_p3(6),
      I3 => x_assign_158_reg_24793(5),
      I4 => \reg_1877_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_221,
      O => xor_ln117_219_fu_16465_p2(5)
    );
\xor_ln117_219_reg_24855[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(5),
      I1 => x_assign_158_reg_24793(5),
      I2 => or_ln127_106_fu_16437_p3(7),
      I3 => or_ln127_104_fu_16425_p3(7),
      I4 => \reg_1877_reg_n_0_[6]\,
      I5 => clefia_s0_U_n_313,
      O => xor_ln117_219_fu_16465_p2(6)
    );
\xor_ln117_219_reg_24855[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_224,
      I1 => \reg_1877_reg_n_0_[7]\,
      I2 => x_assign_156_reg_24771(7),
      I3 => x_assign_158_reg_24793(7),
      I4 => or_ln127_104_fu_16425_p3(7),
      I5 => or_ln127_103_fu_16419_p3(7),
      O => xor_ln117_219_fu_16465_p2(7)
    );
\xor_ln117_219_reg_24855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(0),
      Q => xor_ln117_219_reg_24855(0),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(1),
      Q => xor_ln117_219_reg_24855(1),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(2),
      Q => xor_ln117_219_reg_24855(2),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(3),
      Q => xor_ln117_219_reg_24855(3),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(4),
      Q => xor_ln117_219_reg_24855(4),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(5),
      Q => xor_ln117_219_reg_24855(5),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(6),
      Q => xor_ln117_219_reg_24855(6),
      R => '0'
    );
\xor_ln117_219_reg_24855_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_219_fu_16465_p2(7),
      Q => xor_ln117_219_reg_24855(7),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(0),
      Q => xor_ln117_21_reg_22795(0),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(1),
      Q => xor_ln117_21_reg_22795(1),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(2),
      Q => xor_ln117_21_reg_22795(2),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(3),
      Q => xor_ln117_21_reg_22795(3),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(4),
      Q => xor_ln117_21_reg_22795(4),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(5),
      Q => xor_ln117_21_reg_22795(5),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(6),
      Q => xor_ln117_21_reg_22795(6),
      R => '0'
    );
\xor_ln117_21_reg_22795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_21_fu_3284_p2(7),
      Q => xor_ln117_21_reg_22795(7),
      R => '0'
    );
\xor_ln117_220_reg_24860[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_222,
      I1 => reg_1890(0),
      I2 => x_assign_157_reg_24777(0),
      I3 => or_ln127_105_fu_16431_p3(1),
      I4 => x_assign_158_reg_24793(7),
      I5 => x_assign_157_reg_24777(7),
      O => xor_ln117_220_fu_16493_p2(0)
    );
\xor_ln117_220_reg_24860[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_224,
      I1 => x_assign_157_reg_24777(1),
      I2 => x_assign_159_reg_24809(1),
      I3 => x_assign_157_reg_24777(0),
      I4 => x_assign_158_reg_24793(0),
      I5 => reg_1890(1),
      O => xor_ln117_220_fu_16493_p2(1)
    );
\xor_ln117_220_reg_24860[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_225,
      I1 => reg_1890(2),
      I2 => x_assign_157_reg_24777(2),
      I3 => x_assign_159_reg_24809(2),
      I4 => or_ln127_103_fu_16419_p3(2),
      I5 => or_ln127_104_fu_16425_p3(2),
      O => xor_ln117_220_fu_16493_p2(2)
    );
\xor_ln117_220_reg_24860[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_220,
      I1 => reg_1890(3),
      I2 => x_assign_157_reg_24777(3),
      I3 => x_assign_159_reg_24809(3),
      I4 => or_ln127_103_fu_16419_p3(3),
      I5 => or_ln127_104_fu_16425_p3(3),
      O => xor_ln117_220_fu_16493_p2(3)
    );
\xor_ln117_220_reg_24860[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(4),
      I1 => or_ln127_103_fu_16419_p3(4),
      I2 => or_ln127_105_fu_16431_p3(5),
      I3 => x_assign_157_reg_24777(4),
      I4 => reg_1890(4),
      I5 => clefia_s1_U_n_407,
      O => xor_ln117_220_fu_16493_p2(4)
    );
\xor_ln117_220_reg_24860[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_218,
      I1 => reg_1890(5),
      I2 => x_assign_157_reg_24777(5),
      I3 => or_ln127_105_fu_16431_p3(6),
      I4 => x_assign_158_reg_24793(4),
      I5 => x_assign_157_reg_24777(4),
      O => xor_ln117_220_fu_16493_p2(5)
    );
\xor_ln117_220_reg_24860[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_157_reg_24777(5),
      I1 => x_assign_158_reg_24793(5),
      I2 => or_ln127_105_fu_16431_p3(7),
      I3 => or_ln127_103_fu_16419_p3(7),
      I4 => reg_1890(6),
      I5 => clefia_s1_U_n_406,
      O => xor_ln117_220_fu_16493_p2(6)
    );
\xor_ln117_220_reg_24860[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_103_fu_16419_p3(7),
      I1 => or_ln127_104_fu_16425_p3(7),
      I2 => x_assign_159_reg_24809(7),
      I3 => x_assign_157_reg_24777(7),
      I4 => reg_1890(7),
      I5 => clefia_s1_U_n_215,
      O => xor_ln117_220_fu_16493_p2(7)
    );
\xor_ln117_220_reg_24860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(0),
      Q => xor_ln117_220_reg_24860(0),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(1),
      Q => xor_ln117_220_reg_24860(1),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(2),
      Q => xor_ln117_220_reg_24860(2),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(3),
      Q => xor_ln117_220_reg_24860(3),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(4),
      Q => xor_ln117_220_reg_24860(4),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(5),
      Q => xor_ln117_220_reg_24860(5),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(6),
      Q => xor_ln117_220_reg_24860(6),
      R => '0'
    );
\xor_ln117_220_reg_24860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_220_fu_16493_p2(7),
      Q => xor_ln117_220_reg_24860(7),
      R => '0'
    );
\xor_ln117_221_reg_24865[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_158_reg_24793(0),
      I1 => or_ln127_106_fu_16437_p3(1),
      I2 => x_assign_156_reg_24771(7),
      I3 => x_assign_159_reg_24809(7),
      I4 => reg_1901(0),
      I5 => clefia_s0_U_n_241,
      O => xor_ln117_221_fu_16521_p2(0)
    );
\xor_ln117_221_reg_24865[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_316,
      I1 => reg_1901(1),
      I2 => x_assign_156_reg_24771(1),
      I3 => x_assign_158_reg_24793(1),
      I4 => or_ln127_106_fu_16437_p3(1),
      I5 => or_ln127_105_fu_16431_p3(1),
      O => xor_ln117_221_fu_16521_p2(1)
    );
\xor_ln117_221_reg_24865[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_213,
      I1 => reg_1901(2),
      I2 => x_assign_158_reg_24793(2),
      I3 => x_assign_156_reg_24771(2),
      I4 => or_ln127_106_fu_16437_p3(2),
      I5 => or_ln127_105_fu_16431_p3(2),
      O => xor_ln117_221_fu_16521_p2(2)
    );
\xor_ln117_221_reg_24865[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_237,
      I1 => reg_1901(3),
      I2 => or_ln127_105_fu_16431_p3(3),
      I3 => or_ln127_106_fu_16437_p3(3),
      I4 => x_assign_156_reg_24771(3),
      I5 => x_assign_158_reg_24793(3),
      O => xor_ln117_221_fu_16521_p2(3)
    );
\xor_ln117_221_reg_24865[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_158_reg_24793(4),
      I1 => or_ln127_106_fu_16437_p3(5),
      I2 => or_ln127_105_fu_16431_p3(4),
      I3 => or_ln127_106_fu_16437_p3(4),
      I4 => reg_1901(4),
      I5 => clefia_s0_U_n_235,
      O => xor_ln117_221_fu_16521_p2(4)
    );
\xor_ln117_221_reg_24865[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_105_fu_16431_p3(5),
      I1 => or_ln127_106_fu_16437_p3(5),
      I2 => or_ln127_106_fu_16437_p3(6),
      I3 => x_assign_158_reg_24793(5),
      I4 => reg_1901(5),
      I5 => clefia_s0_U_n_314,
      O => xor_ln117_221_fu_16521_p2(5)
    );
\xor_ln117_221_reg_24865[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_104_fu_16425_p3(7),
      I1 => or_ln127_106_fu_16437_p3(7),
      I2 => or_ln127_106_fu_16437_p3(6),
      I3 => or_ln127_105_fu_16431_p3(6),
      I4 => reg_1901(6),
      I5 => clefia_s0_U_n_214,
      O => xor_ln117_221_fu_16521_p2(6)
    );
\xor_ln117_221_reg_24865[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_233,
      I1 => reg_1901(7),
      I2 => or_ln127_105_fu_16431_p3(7),
      I3 => or_ln127_106_fu_16437_p3(7),
      I4 => x_assign_158_reg_24793(7),
      I5 => x_assign_156_reg_24771(7),
      O => xor_ln117_221_fu_16521_p2(7)
    );
\xor_ln117_221_reg_24865_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(0),
      Q => xor_ln117_221_reg_24865(0),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(1),
      Q => xor_ln117_221_reg_24865(1),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(2),
      Q => xor_ln117_221_reg_24865(2),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(3),
      Q => xor_ln117_221_reg_24865(3),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(4),
      Q => xor_ln117_221_reg_24865(4),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(5),
      Q => xor_ln117_221_reg_24865(5),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(6),
      Q => xor_ln117_221_reg_24865(6),
      R => '0'
    );
\xor_ln117_221_reg_24865_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_221_fu_16521_p2(7),
      Q => xor_ln117_221_reg_24865(7),
      R => '0'
    );
\xor_ln117_222_reg_24870[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(0),
      I1 => or_ln127_105_fu_16431_p3(1),
      I2 => x_assign_156_reg_24771(7),
      I3 => x_assign_159_reg_24809(7),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_213,
      O => xor_ln117_222_fu_16549_p2(0)
    );
\xor_ln117_222_reg_24870[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_211,
      I1 => \reg_1896_reg_n_0_[1]\,
      I2 => or_ln127_105_fu_16431_p3(1),
      I3 => or_ln127_106_fu_16437_p3(1),
      I4 => x_assign_159_reg_24809(1),
      I5 => x_assign_157_reg_24777(1),
      O => xor_ln117_222_fu_16549_p2(1)
    );
\xor_ln117_222_reg_24870[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(2),
      I1 => x_assign_159_reg_24809(2),
      I2 => or_ln127_106_fu_16437_p3(2),
      I3 => or_ln127_105_fu_16431_p3(2),
      I4 => \reg_1896_reg_n_0_[2]\,
      I5 => clefia_s1_U_n_209,
      O => xor_ln117_222_fu_16549_p2(2)
    );
\xor_ln117_222_reg_24870[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(3),
      I1 => x_assign_159_reg_24809(3),
      I2 => or_ln127_106_fu_16437_p3(3),
      I3 => or_ln127_105_fu_16431_p3(3),
      I4 => \reg_1896_reg_n_0_[3]\,
      I5 => clefia_s1_U_n_207,
      O => xor_ln117_222_fu_16549_p2(3)
    );
\xor_ln117_222_reg_24870[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_200,
      I1 => or_ln127_105_fu_16431_p3(4),
      I2 => or_ln127_106_fu_16437_p3(4),
      I3 => x_assign_157_reg_24777(4),
      I4 => or_ln127_105_fu_16431_p3(5),
      I5 => \reg_1896_reg_n_0_[4]\,
      O => xor_ln117_222_fu_16549_p2(4)
    );
\xor_ln117_222_reg_24870[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(5),
      I1 => or_ln127_105_fu_16431_p3(6),
      I2 => or_ln127_106_fu_16437_p3(5),
      I3 => or_ln127_105_fu_16431_p3(5),
      I4 => \reg_1896_reg_n_0_[5]\,
      I5 => clefia_s1_U_n_205,
      O => xor_ln117_222_fu_16549_p2(5)
    );
\xor_ln117_222_reg_24870[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_103_fu_16419_p3(7),
      I1 => or_ln127_105_fu_16431_p3(7),
      I2 => or_ln127_106_fu_16437_p3(6),
      I3 => or_ln127_105_fu_16431_p3(6),
      I4 => \reg_1896_reg_n_0_[6]\,
      I5 => clefia_s1_U_n_204,
      O => xor_ln117_222_fu_16549_p2(6)
    );
\xor_ln117_222_reg_24870[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_157_reg_24777(7),
      I1 => x_assign_159_reg_24809(7),
      I2 => or_ln127_106_fu_16437_p3(7),
      I3 => or_ln127_105_fu_16431_p3(7),
      I4 => \reg_1896_reg_n_0_[7]\,
      I5 => clefia_s1_U_n_288,
      O => xor_ln117_222_fu_16549_p2(7)
    );
\xor_ln117_222_reg_24870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(0),
      Q => xor_ln117_222_reg_24870(0),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(1),
      Q => xor_ln117_222_reg_24870(1),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(2),
      Q => xor_ln117_222_reg_24870(2),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(3),
      Q => xor_ln117_222_reg_24870(3),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(4),
      Q => xor_ln117_222_reg_24870(4),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(5),
      Q => xor_ln117_222_reg_24870(5),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(6),
      Q => xor_ln117_222_reg_24870(6),
      R => '0'
    );
\xor_ln117_222_reg_24870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage8,
      D => xor_ln117_222_fu_16549_p2(7),
      Q => xor_ln117_222_reg_24870(7),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(0),
      Q => xor_ln117_22_reg_22835(0),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(1),
      Q => xor_ln117_22_reg_22835(1),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(2),
      Q => xor_ln117_22_reg_22835(2),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => control_s_axi_U_n_20,
      Q => xor_ln117_22_reg_22835(3),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(4),
      Q => xor_ln117_22_reg_22835(4),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(5),
      Q => xor_ln117_22_reg_22835(5),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(6),
      Q => xor_ln117_22_reg_22835(6),
      R => '0'
    );
\xor_ln117_22_reg_22835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage15,
      D => xor_ln117_22_fu_3538_p2(7),
      Q => xor_ln117_22_reg_22835(7),
      R => '0'
    );
\xor_ln117_235_reg_25043[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reg_1877_reg_n_0_[1]\,
      I1 => or_ln127_111_fu_17551_p3(1),
      I2 => or_ln127_112_fu_17557_p3(1),
      I3 => x_assign_170_reg_24981(1),
      I4 => x_assign_168_reg_24959(1),
      I5 => clefia_s0_U_n_506,
      O => xor_ln117_235_fu_17597_p2(1)
    );
\xor_ln117_235_reg_25043[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(2),
      I1 => or_ln127_111_fu_17551_p3(2),
      I2 => x_assign_170_reg_24981(2),
      I3 => x_assign_168_reg_24959(2),
      I4 => \reg_1877_reg_n_0_[2]\,
      I5 => clefia_s0_U_n_216,
      O => xor_ln117_235_fu_17597_p2(2)
    );
\xor_ln117_235_reg_25043[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(3),
      I1 => or_ln127_111_fu_17551_p3(3),
      I2 => x_assign_170_reg_24981(3),
      I3 => x_assign_168_reg_24959(3),
      I4 => \reg_1877_reg_n_0_[3]\,
      I5 => clefia_s0_U_n_218,
      O => xor_ln117_235_fu_17597_p2(3)
    );
\xor_ln117_235_reg_25043[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(4),
      I1 => or_ln127_111_fu_17551_p3(4),
      I2 => x_assign_168_reg_24959(4),
      I3 => or_ln127_112_fu_17557_p3(5),
      I4 => \reg_1877_reg_n_0_[4]\,
      I5 => clefia_s0_U_n_505,
      O => xor_ln117_235_fu_17597_p2(4)
    );
\xor_ln117_235_reg_25043[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(5),
      I1 => or_ln127_111_fu_17551_p3(5),
      I2 => x_assign_168_reg_24959(5),
      I3 => or_ln127_112_fu_17557_p3(6),
      I4 => \reg_1877_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_220,
      O => xor_ln117_235_fu_17597_p2(5)
    );
\xor_ln117_235_reg_25043[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_222,
      I1 => \reg_1877_reg_n_0_[6]\,
      I2 => or_ln127_112_fu_17557_p3(7),
      I3 => x_assign_168_reg_24959(6),
      I4 => or_ln127_111_fu_17551_p3(6),
      I5 => or_ln127_112_fu_17557_p3(6),
      O => xor_ln117_235_fu_17597_p2(6)
    );
\xor_ln117_235_reg_25043[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(7),
      I1 => or_ln127_111_fu_17551_p3(7),
      I2 => x_assign_168_reg_24959(7),
      I3 => x_assign_170_reg_24981(7),
      I4 => \reg_1877_reg_n_0_[7]\,
      I5 => clefia_s0_U_n_504,
      O => xor_ln117_235_fu_17597_p2(7)
    );
\xor_ln117_235_reg_25043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(0),
      Q => xor_ln117_235_reg_25043(0),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(1),
      Q => xor_ln117_235_reg_25043(1),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(2),
      Q => xor_ln117_235_reg_25043(2),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(3),
      Q => xor_ln117_235_reg_25043(3),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(4),
      Q => xor_ln117_235_reg_25043(4),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(5),
      Q => xor_ln117_235_reg_25043(5),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(6),
      Q => xor_ln117_235_reg_25043(6),
      R => '0'
    );
\xor_ln117_235_reg_25043_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_235_fu_17597_p2(7),
      Q => xor_ln117_235_reg_25043(7),
      R => '0'
    );
\xor_ln117_236_reg_25048[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_170_reg_24981(7),
      I1 => or_ln127_111_fu_17551_p3(0),
      I2 => or_ln127_113_fu_17563_p3(1),
      I3 => or_ln127_111_fu_17551_p3(1),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_435,
      O => xor_ln117_236_fu_17625_p2(0)
    );
\xor_ln117_236_reg_25048[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_195,
      I1 => x_assign_169_reg_24965(1),
      I2 => x_assign_171_reg_24997(1),
      I3 => or_ln127_112_fu_17557_p3(1),
      I4 => or_ln127_111_fu_17551_p3(1),
      I5 => \reg_1896_reg_n_0_[1]\,
      O => xor_ln117_236_fu_17625_p2(1)
    );
\xor_ln117_236_reg_25048[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(2),
      I1 => or_ln127_111_fu_17551_p3(2),
      I2 => x_assign_171_reg_24997(2),
      I3 => x_assign_169_reg_24965(2),
      I4 => \reg_1896_reg_n_0_[2]\,
      I5 => clefia_s1_U_n_197,
      O => xor_ln117_236_fu_17625_p2(2)
    );
\xor_ln117_236_reg_25048[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(3),
      I1 => or_ln127_111_fu_17551_p3(3),
      I2 => x_assign_171_reg_24997(3),
      I3 => x_assign_169_reg_24965(3),
      I4 => \reg_1896_reg_n_0_[3]\,
      I5 => clefia_s1_U_n_430,
      O => xor_ln117_236_fu_17625_p2(3)
    );
\xor_ln117_236_reg_25048[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(4),
      I1 => or_ln127_111_fu_17551_p3(4),
      I2 => or_ln127_113_fu_17563_p3(5),
      I3 => or_ln127_111_fu_17551_p3(5),
      I4 => \reg_1896_reg_n_0_[4]\,
      I5 => clefia_s1_U_n_429,
      O => xor_ln117_236_fu_17625_p2(4)
    );
\xor_ln117_236_reg_25048[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(5),
      I1 => or_ln127_111_fu_17551_p3(5),
      I2 => or_ln127_113_fu_17563_p3(6),
      I3 => or_ln127_111_fu_17551_p3(6),
      I4 => \reg_1896_reg_n_0_[5]\,
      I5 => clefia_s1_U_n_428,
      O => xor_ln117_236_fu_17625_p2(5)
    );
\xor_ln117_236_reg_25048[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_424,
      I1 => \reg_1896_reg_n_0_[7]\,
      I2 => x_assign_171_reg_24997(7),
      I3 => or_ln127_111_fu_17551_p3(0),
      I4 => or_ln127_111_fu_17551_p3(7),
      I5 => or_ln127_112_fu_17557_p3(7),
      O => xor_ln117_236_fu_17625_p2(7)
    );
\xor_ln117_236_reg_25048_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(0),
      Q => xor_ln117_236_reg_25048(0),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(1),
      Q => xor_ln117_236_reg_25048(1),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(2),
      Q => xor_ln117_236_reg_25048(2),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(3),
      Q => xor_ln117_236_reg_25048(3),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(4),
      Q => xor_ln117_236_reg_25048(4),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(5),
      Q => xor_ln117_236_reg_25048(5),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(6),
      Q => xor_ln117_236_reg_25048(6),
      R => '0'
    );
\xor_ln117_236_reg_25048_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_236_fu_17625_p2(7),
      Q => xor_ln117_236_reg_25048(7),
      R => '0'
    );
\xor_ln117_237_reg_25053[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_168_reg_24959(1),
      I1 => x_assign_170_reg_24981(1),
      I2 => x_assign_168_reg_24959(0),
      I3 => or_ln127_113_fu_17563_p3(1),
      I4 => reg_1901(1),
      I5 => clefia_s0_U_n_210,
      O => xor_ln117_237_fu_17653_p2(1)
    );
\xor_ln117_237_reg_25053[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_168_reg_24959(2),
      I1 => x_assign_170_reg_24981(2),
      I2 => or_ln127_114_fu_17569_p3(2),
      I3 => or_ln127_113_fu_17563_p3(2),
      I4 => reg_1901(2),
      I5 => clefia_s0_U_n_212,
      O => xor_ln117_237_fu_17653_p2(2)
    );
\xor_ln117_237_reg_25053[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_168_reg_24959(3),
      I1 => x_assign_170_reg_24981(3),
      I2 => or_ln127_114_fu_17569_p3(3),
      I3 => or_ln127_113_fu_17563_p3(3),
      I4 => reg_1901(3),
      I5 => clefia_s0_U_n_502,
      O => xor_ln117_237_fu_17653_p2(3)
    );
\xor_ln117_237_reg_25053[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => reg_1901(4),
      I1 => x_assign_168_reg_24959(4),
      I2 => or_ln127_112_fu_17557_p3(5),
      I3 => or_ln127_114_fu_17569_p3(4),
      I4 => or_ln127_113_fu_17563_p3(4),
      I5 => clefia_s0_U_n_501,
      O => xor_ln117_237_fu_17653_p2(4)
    );
\xor_ln117_237_reg_25053[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(6),
      I1 => x_assign_168_reg_24959(5),
      I2 => x_assign_168_reg_24959(4),
      I3 => or_ln127_113_fu_17563_p3(5),
      I4 => reg_1901(5),
      I5 => clefia_s0_U_n_500,
      O => xor_ln117_237_fu_17653_p2(5)
    );
\xor_ln117_237_reg_25053[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_112_fu_17557_p3(7),
      I1 => x_assign_168_reg_24959(6),
      I2 => x_assign_168_reg_24959(5),
      I3 => or_ln127_113_fu_17563_p3(6),
      I4 => reg_1901(6),
      I5 => clefia_s0_U_n_215,
      O => xor_ln117_237_fu_17653_p2(6)
    );
\xor_ln117_237_reg_25053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(0),
      Q => xor_ln117_237_reg_25053(0),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(1),
      Q => xor_ln117_237_reg_25053(1),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(2),
      Q => xor_ln117_237_reg_25053(2),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(3),
      Q => xor_ln117_237_reg_25053(3),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(4),
      Q => xor_ln117_237_reg_25053(4),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(5),
      Q => xor_ln117_237_reg_25053(5),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(6),
      Q => xor_ln117_237_reg_25053(6),
      R => '0'
    );
\xor_ln117_237_reg_25053_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_237_fu_17653_p2(7),
      Q => xor_ln117_237_reg_25053(7),
      R => '0'
    );
\xor_ln117_238_reg_25058[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(2),
      I1 => or_ln127_114_fu_17569_p3(2),
      I2 => x_assign_171_reg_24997(2),
      I3 => x_assign_169_reg_24965(2),
      I4 => reg_1906(2),
      I5 => clefia_s1_U_n_432,
      O => xor_ln117_238_fu_17681_p2(2)
    );
\xor_ln117_238_reg_25058[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => reg_1906(3),
      I1 => x_assign_169_reg_24965(3),
      I2 => x_assign_171_reg_24997(3),
      I3 => or_ln127_114_fu_17569_p3(3),
      I4 => or_ln127_113_fu_17563_p3(3),
      I5 => clefia_s1_U_n_431,
      O => xor_ln117_238_fu_17681_p2(3)
    );
\xor_ln117_238_reg_25058[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_199,
      I1 => reg_1906(4),
      I2 => or_ln127_113_fu_17563_p3(4),
      I3 => or_ln127_114_fu_17569_p3(4),
      I4 => or_ln127_113_fu_17563_p3(5),
      I5 => or_ln127_111_fu_17551_p3(5),
      O => xor_ln117_238_fu_17681_p2(4)
    );
\xor_ln117_238_reg_25058[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(5),
      I1 => x_assign_168_reg_24959(4),
      I2 => or_ln127_113_fu_17563_p3(6),
      I3 => or_ln127_111_fu_17551_p3(6),
      I4 => reg_1906(5),
      I5 => clefia_s1_U_n_427,
      O => xor_ln117_238_fu_17681_p2(5)
    );
\xor_ln117_238_reg_25058[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_113_fu_17563_p3(6),
      I1 => x_assign_168_reg_24959(5),
      I2 => or_ln127_113_fu_17563_p3(7),
      I3 => or_ln127_111_fu_17551_p3(7),
      I4 => reg_1906(6),
      I5 => clefia_s1_U_n_426,
      O => xor_ln117_238_fu_17681_p2(6)
    );
\xor_ln117_238_reg_25058[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_201,
      I1 => reg_1906(7),
      I2 => x_assign_171_reg_24997(7),
      I3 => or_ln127_111_fu_17551_p3(0),
      I4 => x_assign_168_reg_24959(6),
      I5 => or_ln127_113_fu_17563_p3(7),
      O => xor_ln117_238_fu_17681_p2(7)
    );
\xor_ln117_238_reg_25058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(0),
      Q => xor_ln117_238_reg_25058(0),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(1),
      Q => xor_ln117_238_reg_25058(1),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(2),
      Q => xor_ln117_238_reg_25058(2),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(3),
      Q => xor_ln117_238_reg_25058(3),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(4),
      Q => xor_ln117_238_reg_25058(4),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(5),
      Q => xor_ln117_238_reg_25058(5),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(6),
      Q => xor_ln117_238_reg_25058(6),
      R => '0'
    );
\xor_ln117_238_reg_25058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage10,
      D => xor_ln117_238_fu_17681_p2(7),
      Q => xor_ln117_238_reg_25058(7),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(0),
      Q => xor_ln117_23_reg_22882(0),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(1),
      Q => xor_ln117_23_reg_22882(1),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(2),
      Q => xor_ln117_23_reg_22882(2),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(3),
      Q => xor_ln117_23_reg_22882(3),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(4),
      Q => xor_ln117_23_reg_22882(4),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(5),
      Q => xor_ln117_23_reg_22882(5),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(6),
      Q => xor_ln117_23_reg_22882(6),
      R => '0'
    );
\xor_ln117_23_reg_22882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_23_fu_3738_p2(7),
      Q => xor_ln117_23_reg_22882(7),
      R => '0'
    );
\xor_ln117_251_reg_25231[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(7),
      I1 => x_assign_182_reg_25169(7),
      I2 => or_ln127_122_fu_18701_p3(1),
      I3 => x_assign_182_reg_25169(0),
      I4 => \reg_1877_reg_n_0_[0]\,
      I5 => clefia_s0_U_n_312,
      O => xor_ln117_251_fu_18729_p2(0)
    );
\xor_ln117_251_reg_25231[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reg_1877_reg_n_0_[1]\,
      I1 => x_assign_182_reg_25169(0),
      I2 => x_assign_181_reg_25153(0),
      I3 => x_assign_182_reg_25169(1),
      I4 => x_assign_180_reg_25147(1),
      I5 => clefia_s0_U_n_310,
      O => xor_ln117_251_fu_18729_p2(1)
    );
\xor_ln117_251_reg_25231[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_182_reg_25169(5),
      I1 => or_ln127_122_fu_18701_p3(6),
      I2 => x_assign_182_reg_25169(4),
      I3 => x_assign_181_reg_25153(4),
      I4 => \reg_1877_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_302,
      O => xor_ln117_251_fu_18729_p2(5)
    );
\xor_ln117_251_reg_25231[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_182_reg_25169(7),
      I1 => x_assign_180_reg_25147(7),
      I2 => or_ln127_120_fu_18689_p3(7),
      I3 => or_ln127_119_fu_18683_p3(7),
      I4 => \reg_1877_reg_n_0_[7]\,
      I5 => clefia_s0_U_n_298,
      O => xor_ln117_251_fu_18729_p2(7)
    );
\xor_ln117_251_reg_25231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(0),
      Q => xor_ln117_251_reg_25231(0),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(1),
      Q => xor_ln117_251_reg_25231(1),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(2),
      Q => xor_ln117_251_reg_25231(2),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(3),
      Q => xor_ln117_251_reg_25231(3),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(4),
      Q => xor_ln117_251_reg_25231(4),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(5),
      Q => xor_ln117_251_reg_25231(5),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(6),
      Q => xor_ln117_251_reg_25231(6),
      R => '0'
    );
\xor_ln117_251_reg_25231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_251_fu_18729_p2(7),
      Q => xor_ln117_251_reg_25231(7),
      R => '0'
    );
\xor_ln117_252_reg_25236[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(7),
      I1 => x_assign_182_reg_25169(7),
      I2 => or_ln127_121_fu_18695_p3(1),
      I3 => x_assign_181_reg_25153(0),
      I4 => reg_1890(0),
      I5 => clefia_s1_U_n_359,
      O => xor_ln117_252_fu_18757_p2(0)
    );
\xor_ln117_252_reg_25236[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_119_fu_18683_p3(2),
      I1 => or_ln127_120_fu_18689_p3(2),
      I2 => x_assign_181_reg_25153(2),
      I3 => x_assign_183_reg_25185(2),
      I4 => reg_1890(2),
      I5 => clefia_s1_U_n_357,
      O => xor_ln117_252_fu_18757_p2(2)
    );
\xor_ln117_252_reg_25236[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(4),
      I1 => x_assign_182_reg_25169(4),
      I2 => or_ln127_121_fu_18695_p3(6),
      I3 => x_assign_181_reg_25153(5),
      I4 => reg_1890(5),
      I5 => clefia_s1_U_n_354,
      O => xor_ln117_252_fu_18757_p2(5)
    );
\xor_ln117_252_reg_25236[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(5),
      I1 => x_assign_182_reg_25169(5),
      I2 => or_ln127_121_fu_18695_p3(7),
      I3 => or_ln127_119_fu_18683_p3(7),
      I4 => reg_1890(6),
      I5 => clefia_s1_U_n_353,
      O => xor_ln117_252_fu_18757_p2(6)
    );
\xor_ln117_252_reg_25236[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_119_fu_18683_p3(7),
      I1 => or_ln127_120_fu_18689_p3(7),
      I2 => x_assign_183_reg_25185(7),
      I3 => x_assign_181_reg_25153(7),
      I4 => reg_1890(7),
      I5 => clefia_s1_U_n_352,
      O => xor_ln117_252_fu_18757_p2(7)
    );
\xor_ln117_252_reg_25236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(0),
      Q => xor_ln117_252_reg_25236(0),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(1),
      Q => xor_ln117_252_reg_25236(1),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(2),
      Q => xor_ln117_252_reg_25236(2),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(3),
      Q => xor_ln117_252_reg_25236(3),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(4),
      Q => xor_ln117_252_reg_25236(4),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(5),
      Q => xor_ln117_252_reg_25236(5),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(6),
      Q => xor_ln117_252_reg_25236(6),
      R => '0'
    );
\xor_ln117_252_reg_25236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_252_fu_18757_p2(7),
      Q => xor_ln117_252_reg_25236(7),
      R => '0'
    );
\xor_ln117_253_reg_25241[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_122_fu_18701_p3(2),
      I1 => or_ln127_121_fu_18695_p3(2),
      I2 => x_assign_182_reg_25169(2),
      I3 => x_assign_180_reg_25147(2),
      I4 => reg_1901(2),
      I5 => clefia_s0_U_n_308,
      O => xor_ln117_253_fu_18785_p2(2)
    );
\xor_ln117_253_reg_25241[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_182_reg_25169(5),
      I1 => or_ln127_122_fu_18701_p3(6),
      I2 => or_ln127_122_fu_18701_p3(5),
      I3 => or_ln127_121_fu_18695_p3(5),
      I4 => reg_1901(5),
      I5 => clefia_s0_U_n_301,
      O => xor_ln117_253_fu_18785_p2(5)
    );
\xor_ln117_253_reg_25241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(0),
      Q => xor_ln117_253_reg_25241(0),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(1),
      Q => xor_ln117_253_reg_25241(1),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(2),
      Q => xor_ln117_253_reg_25241(2),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(3),
      Q => xor_ln117_253_reg_25241(3),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(4),
      Q => xor_ln117_253_reg_25241(4),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(5),
      Q => xor_ln117_253_reg_25241(5),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(6),
      Q => xor_ln117_253_reg_25241(6),
      R => '0'
    );
\xor_ln117_253_reg_25241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_253_fu_18785_p2(7),
      Q => xor_ln117_253_reg_25241(7),
      R => '0'
    );
\xor_ln117_254_reg_25246[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(0),
      I1 => or_ln127_121_fu_18695_p3(1),
      I2 => x_assign_180_reg_25147(7),
      I3 => x_assign_183_reg_25185(7),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_287,
      O => xor_ln117_254_fu_18813_p2(0)
    );
\xor_ln117_254_reg_25246[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_183_reg_25185(2),
      I1 => x_assign_181_reg_25153(2),
      I2 => or_ln127_121_fu_18695_p3(2),
      I3 => or_ln127_122_fu_18701_p3(2),
      I4 => \reg_1896_reg_n_0_[2]\,
      I5 => clefia_s1_U_n_285,
      O => xor_ln117_254_fu_18813_p2(2)
    );
\xor_ln117_254_reg_25246[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \reg_1896_reg_n_0_[4]\,
      I1 => or_ln127_121_fu_18695_p3(5),
      I2 => x_assign_181_reg_25153(4),
      I3 => or_ln127_121_fu_18695_p3(4),
      I4 => or_ln127_122_fu_18701_p3(4),
      I5 => clefia_s1_U_n_281,
      O => xor_ln117_254_fu_18813_p2(4)
    );
\xor_ln117_254_reg_25246[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_181_reg_25153(5),
      I1 => or_ln127_121_fu_18695_p3(6),
      I2 => or_ln127_122_fu_18701_p3(5),
      I3 => or_ln127_121_fu_18695_p3(5),
      I4 => \reg_1896_reg_n_0_[5]\,
      I5 => clefia_s1_U_n_280,
      O => xor_ln117_254_fu_18813_p2(5)
    );
\xor_ln117_254_reg_25246[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_119_fu_18683_p3(7),
      I1 => or_ln127_121_fu_18695_p3(7),
      I2 => or_ln127_122_fu_18701_p3(6),
      I3 => or_ln127_121_fu_18695_p3(6),
      I4 => \reg_1896_reg_n_0_[6]\,
      I5 => clefia_s1_U_n_279,
      O => xor_ln117_254_fu_18813_p2(6)
    );
\xor_ln117_254_reg_25246[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_181_reg_25153(7),
      I1 => x_assign_183_reg_25185(7),
      I2 => or_ln127_122_fu_18701_p3(7),
      I3 => or_ln127_121_fu_18695_p3(7),
      I4 => \reg_1896_reg_n_0_[7]\,
      I5 => clefia_s1_U_n_278,
      O => xor_ln117_254_fu_18813_p2(7)
    );
\xor_ln117_254_reg_25246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(0),
      Q => xor_ln117_254_reg_25246(0),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(1),
      Q => xor_ln117_254_reg_25246(1),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(2),
      Q => xor_ln117_254_reg_25246(2),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(3),
      Q => xor_ln117_254_reg_25246(3),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(4),
      Q => xor_ln117_254_reg_25246(4),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(5),
      Q => xor_ln117_254_reg_25246(5),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(6),
      Q => xor_ln117_254_reg_25246(6),
      R => '0'
    );
\xor_ln117_254_reg_25246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage12,
      D => xor_ln117_254_fu_18813_p2(7),
      Q => xor_ln117_254_reg_25246(7),
      R => '0'
    );
\xor_ln117_268_reg_25424[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => reg_1883(1),
      I1 => or_ln127_127_fu_19815_p3(1),
      I2 => or_ln127_128_fu_19821_p3(1),
      I3 => x_assign_193_reg_25346(1),
      I4 => x_assign_195_reg_25378(1),
      I5 => clefia_s1_U_n_465,
      O => xor_ln117_268_fu_19890_p2(1)
    );
\xor_ln117_268_reg_25424[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(4),
      I1 => or_ln127_127_fu_19815_p3(4),
      I2 => or_ln127_129_fu_19827_p3(5),
      I3 => or_ln127_127_fu_19815_p3(5),
      I4 => reg_1883(4),
      I5 => clefia_s1_U_n_458,
      O => xor_ln117_268_fu_19890_p2(4)
    );
\xor_ln117_268_reg_25424[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(5),
      I1 => or_ln127_127_fu_19815_p3(5),
      I2 => or_ln127_129_fu_19827_p3(6),
      I3 => or_ln127_127_fu_19815_p3(6),
      I4 => reg_1883(5),
      I5 => clefia_s1_U_n_457,
      O => xor_ln117_268_fu_19890_p2(5)
    );
\xor_ln117_268_reg_25424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(0),
      Q => xor_ln117_268_reg_25424(0),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(1),
      Q => xor_ln117_268_reg_25424(1),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(2),
      Q => xor_ln117_268_reg_25424(2),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(3),
      Q => xor_ln117_268_reg_25424(3),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(4),
      Q => xor_ln117_268_reg_25424(4),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(5),
      Q => xor_ln117_268_reg_25424(5),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(6),
      Q => xor_ln117_268_reg_25424(6),
      R => '0'
    );
\xor_ln117_268_reg_25424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_268_fu_19890_p2(7),
      Q => xor_ln117_268_reg_25424(7),
      R => '0'
    );
\xor_ln117_269_reg_25429[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_128_fu_19821_p3(1),
      I1 => x_assign_192_reg_25340(0),
      I2 => x_assign_195_reg_25378(7),
      I3 => x_assign_192_reg_25340(7),
      I4 => z_130_reg_25335(0),
      I5 => clefia_s0_U_n_520,
      O => xor_ln117_269_fu_19917_p2(0)
    );
\xor_ln117_269_reg_25429[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_518,
      I1 => z_130_reg_25335(2),
      I2 => or_ln127_130_fu_19833_p3(2),
      I3 => or_ln127_129_fu_19827_p3(2),
      I4 => x_assign_194_reg_25362(2),
      I5 => x_assign_192_reg_25340(2),
      O => xor_ln117_269_fu_19917_p2(2)
    );
\xor_ln117_269_reg_25429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(0),
      Q => xor_ln117_269_reg_25429(0),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(1),
      Q => xor_ln117_269_reg_25429(1),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(2),
      Q => xor_ln117_269_reg_25429(2),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(3),
      Q => xor_ln117_269_reg_25429(3),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(4),
      Q => xor_ln117_269_reg_25429(4),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(5),
      Q => xor_ln117_269_reg_25429(5),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(6),
      Q => xor_ln117_269_reg_25429(6),
      R => '0'
    );
\xor_ln117_269_reg_25429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_269_fu_19917_p2(7),
      Q => xor_ln117_269_reg_25429(7),
      R => '0'
    );
\xor_ln117_270_reg_25434[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_130_fu_19833_p3(2),
      I1 => or_ln127_129_fu_19827_p3(2),
      I2 => x_assign_193_reg_25346(2),
      I3 => x_assign_195_reg_25378(2),
      I4 => reg_1890(2),
      I5 => clefia_s1_U_n_463,
      O => xor_ln117_270_fu_19945_p2(2)
    );
\xor_ln117_270_reg_25434[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => reg_1890(4),
      I1 => or_ln127_129_fu_19827_p3(5),
      I2 => or_ln127_127_fu_19815_p3(5),
      I3 => or_ln127_129_fu_19827_p3(4),
      I4 => or_ln127_130_fu_19833_p3(4),
      I5 => clefia_s1_U_n_459,
      O => xor_ln117_270_fu_19945_p2(4)
    );
\xor_ln117_270_reg_25434[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_127_fu_19815_p3(7),
      I1 => or_ln127_129_fu_19827_p3(7),
      I2 => x_assign_192_reg_25340(5),
      I3 => or_ln127_129_fu_19827_p3(6),
      I4 => reg_1890(6),
      I5 => clefia_s1_U_n_454,
      O => xor_ln117_270_fu_19945_p2(6)
    );
\xor_ln117_270_reg_25434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(0),
      Q => xor_ln117_270_reg_25434(0),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(1),
      Q => xor_ln117_270_reg_25434(1),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(2),
      Q => xor_ln117_270_reg_25434(2),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(3),
      Q => xor_ln117_270_reg_25434(3),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(4),
      Q => xor_ln117_270_reg_25434(4),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(5),
      Q => xor_ln117_270_reg_25434(5),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(6),
      Q => xor_ln117_270_reg_25434(6),
      R => '0'
    );
\xor_ln117_270_reg_25434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_270_fu_19945_p2(7),
      Q => xor_ln117_270_reg_25434(7),
      R => '0'
    );
\xor_ln117_276_reg_25691[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => reg_1825(0),
      I1 => xor_ln117_236_reg_25048(0),
      I2 => x_assign_198_reg_25643(6),
      I3 => x_assign_201_reg_25665(6),
      I4 => x_assign_198_reg_25643(0),
      I5 => x_assign_199_reg_25649(0),
      O => xor_ln117_276_fu_21652_p2(0)
    );
\xor_ln117_276_reg_25691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(0),
      Q => xor_ln117_276_reg_25691(0),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(1),
      Q => xor_ln117_276_reg_25691(1),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(2),
      Q => xor_ln117_276_reg_25691(2),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(3),
      Q => xor_ln117_276_reg_25691(3),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(4),
      Q => xor_ln117_276_reg_25691(4),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(5),
      Q => xor_ln117_276_reg_25691(5),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(6),
      Q => xor_ln117_276_reg_25691(6),
      R => '0'
    );
\xor_ln117_276_reg_25691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_276_fu_21652_p2(7),
      Q => xor_ln117_276_reg_25691(7),
      R => '0'
    );
\xor_ln117_277_reg_25696[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_131_fu_21579_p3(3),
      I1 => or_ln127_132_fu_21585_p3(3),
      I2 => xor_ln117_237_reg_25053(3),
      I3 => \reg_1854_reg_n_0_[3]\,
      I4 => x_assign_201_reg_25665(3),
      I5 => x_assign_196_reg_25627(3),
      O => xor_ln117_277_fu_21679_p2(3)
    );
\xor_ln117_277_reg_25696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(0),
      Q => xor_ln117_277_reg_25696(0),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(1),
      Q => xor_ln117_277_reg_25696(1),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(2),
      Q => xor_ln117_277_reg_25696(2),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(3),
      Q => xor_ln117_277_reg_25696(3),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(4),
      Q => xor_ln117_277_reg_25696(4),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(5),
      Q => xor_ln117_277_reg_25696(5),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(6),
      Q => xor_ln117_277_reg_25696(6),
      R => '0'
    );
\xor_ln117_277_reg_25696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_277_fu_21679_p2(7),
      Q => xor_ln117_277_reg_25696(7),
      R => '0'
    );
\xor_ln117_278_reg_25701[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_133_fu_21591_p3(3),
      I1 => or_ln127_134_fu_21597_p3(3),
      I2 => xor_ln117_238_reg_25058(3),
      I3 => \reg_1846_reg_n_0_[3]\,
      I4 => x_assign_201_reg_25665(3),
      I5 => x_assign_196_reg_25627(3),
      O => xor_ln117_278_fu_21706_p2(3)
    );
\xor_ln117_278_reg_25701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(0),
      Q => xor_ln117_278_reg_25701(0),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(1),
      Q => xor_ln117_278_reg_25701(1),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(2),
      Q => xor_ln117_278_reg_25701(2),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(3),
      Q => xor_ln117_278_reg_25701(3),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(4),
      Q => xor_ln117_278_reg_25701(4),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(5),
      Q => xor_ln117_278_reg_25701(5),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(6),
      Q => xor_ln117_278_reg_25701(6),
      R => '0'
    );
\xor_ln117_278_reg_25701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_278_fu_21706_p2(7),
      Q => xor_ln117_278_reg_25701(7),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(0),
      Q => xor_ln117_28_reg_22801(0),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(1),
      Q => xor_ln117_28_reg_22801(1),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(2),
      Q => xor_ln117_28_reg_22801(2),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(3),
      Q => xor_ln117_28_reg_22801(3),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(4),
      Q => xor_ln117_28_reg_22801(4),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(5),
      Q => xor_ln117_28_reg_22801(5),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(6),
      Q => xor_ln117_28_reg_22801(6),
      R => '0'
    );
\xor_ln117_28_reg_22801_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_28_fu_3414_p2(7),
      Q => xor_ln117_28_reg_22801(7),
      R => '0'
    );
\xor_ln117_294_reg_25784[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(0),
      I1 => x_assign_210_reg_25736(6),
      I2 => xor_ln117_835_reg_25778(0),
      I3 => xor_ln117_254_reg_25246(0),
      I4 => reg_1870(0),
      O => xor_ln117_294_fu_22274_p2(0)
    );
\xor_ln117_294_reg_25784[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(1),
      I1 => x_assign_210_reg_25736(7),
      I2 => xor_ln117_835_reg_25778(1),
      I3 => xor_ln117_254_reg_25246(1),
      I4 => reg_1870(1),
      O => xor_ln117_294_fu_22274_p2(1)
    );
\xor_ln117_294_reg_25784[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1870(2),
      I1 => xor_ln117_254_reg_25246(2),
      I2 => xor_ln117_835_reg_25778(2),
      I3 => or_ln127_142_fu_22252_p3(2),
      I4 => or_ln127_141_fu_22246_p3(2),
      O => xor_ln117_294_fu_22274_p2(2)
    );
\xor_ln117_294_reg_25784[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1870(3),
      I1 => xor_ln117_254_reg_25246(3),
      I2 => xor_ln117_835_reg_25778(3),
      I3 => or_ln127_142_fu_22252_p3(3),
      I4 => or_ln127_141_fu_22246_p3(3),
      O => xor_ln117_294_fu_22274_p2(3)
    );
\xor_ln117_294_reg_25784[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1870(4),
      I1 => xor_ln117_254_reg_25246(4),
      I2 => xor_ln117_835_reg_25778(4),
      I3 => or_ln127_142_fu_22252_p3(4),
      I4 => or_ln127_141_fu_22246_p3(4),
      O => xor_ln117_294_fu_22274_p2(4)
    );
\xor_ln117_294_reg_25784[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1870(5),
      I1 => xor_ln117_254_reg_25246(5),
      I2 => xor_ln117_835_reg_25778(5),
      I3 => or_ln127_142_fu_22252_p3(5),
      I4 => or_ln127_141_fu_22246_p3(5),
      O => xor_ln117_294_fu_22274_p2(5)
    );
\xor_ln117_294_reg_25784[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(6),
      I1 => or_ln127_142_fu_22252_p3(6),
      I2 => xor_ln117_835_reg_25778(6),
      I3 => xor_ln117_254_reg_25246(6),
      I4 => reg_1870(6),
      O => xor_ln117_294_fu_22274_p2(6)
    );
\xor_ln117_294_reg_25784[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(7),
      I1 => or_ln127_142_fu_22252_p3(7),
      I2 => xor_ln117_835_reg_25778(7),
      I3 => xor_ln117_254_reg_25246(7),
      I4 => reg_1870(7),
      O => xor_ln117_294_fu_22274_p2(7)
    );
\xor_ln117_294_reg_25784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(0),
      Q => xor_ln117_294_reg_25784(0),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(1),
      Q => xor_ln117_294_reg_25784(1),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(2),
      Q => xor_ln117_294_reg_25784(2),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(3),
      Q => xor_ln117_294_reg_25784(3),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(4),
      Q => xor_ln117_294_reg_25784(4),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(5),
      Q => xor_ln117_294_reg_25784(5),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(6),
      Q => xor_ln117_294_reg_25784(6),
      R => '0'
    );
\xor_ln117_294_reg_25784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_294_fu_22274_p2(7),
      Q => xor_ln117_294_reg_25784(7),
      R => '0'
    );
\xor_ln117_295_reg_25607[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_254,
      I1 => or_ln127_138_fu_20965_p3(1),
      I2 => x_assign_205_reg_25529(7),
      I3 => \reg_1862_reg_n_0_[0]\,
      I4 => x_assign_206_reg_25545(7),
      I5 => or_ln127_136_fu_20953_p3(1),
      O => xor_ln117_295_fu_20999_p2(0)
    );
\xor_ln117_295_reg_25607[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_255,
      I1 => \reg_1862_reg_n_0_[1]\,
      I2 => x_assign_206_reg_25545(1),
      I3 => x_assign_204_reg_25523(1),
      I4 => or_ln127_135_fu_20947_p3(1),
      I5 => or_ln127_136_fu_20953_p3(1),
      O => xor_ln117_295_fu_20999_p2(1)
    );
\xor_ln117_295_reg_25607[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_256,
      I1 => x_assign_204_reg_25523(2),
      I2 => x_assign_206_reg_25545(2),
      I3 => or_ln127_136_fu_20953_p3(2),
      I4 => or_ln127_135_fu_20947_p3(2),
      I5 => \reg_1862_reg_n_0_[2]\,
      O => xor_ln117_295_fu_20999_p2(2)
    );
\xor_ln117_295_reg_25607[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_257,
      I1 => x_assign_204_reg_25523(3),
      I2 => x_assign_206_reg_25545(3),
      I3 => or_ln127_136_fu_20953_p3(3),
      I4 => or_ln127_135_fu_20947_p3(3),
      I5 => \reg_1862_reg_n_0_[3]\,
      O => xor_ln117_295_fu_20999_p2(3)
    );
\xor_ln117_295_reg_25607[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_258,
      I1 => or_ln127_135_fu_20947_p3(4),
      I2 => or_ln127_136_fu_20953_p3(4),
      I3 => or_ln127_136_fu_20953_p3(5),
      I4 => \reg_1862_reg_n_0_[4]\,
      I5 => or_ln127_138_fu_20965_p3(5),
      O => xor_ln117_295_fu_20999_p2(4)
    );
\xor_ln117_295_reg_25607[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_259,
      I1 => \reg_1862_reg_n_0_[5]\,
      I2 => or_ln127_136_fu_20953_p3(5),
      I3 => or_ln127_135_fu_20947_p3(5),
      I4 => or_ln127_138_fu_20965_p3(6),
      I5 => or_ln127_136_fu_20953_p3(6),
      O => xor_ln117_295_fu_20999_p2(5)
    );
\xor_ln117_295_reg_25607[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_260,
      I1 => \reg_1862_reg_n_0_[6]\,
      I2 => or_ln127_136_fu_20953_p3(7),
      I3 => or_ln127_138_fu_20965_p3(7),
      I4 => or_ln127_135_fu_20947_p3(6),
      I5 => or_ln127_136_fu_20953_p3(6),
      O => xor_ln117_295_fu_20999_p2(6)
    );
\xor_ln117_295_reg_25607[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_261,
      I1 => \reg_1862_reg_n_0_[7]\,
      I2 => x_assign_206_reg_25545(7),
      I3 => x_assign_204_reg_25523(7),
      I4 => or_ln127_135_fu_20947_p3(7),
      I5 => or_ln127_136_fu_20953_p3(7),
      O => xor_ln117_295_fu_20999_p2(7)
    );
\xor_ln117_295_reg_25607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(0),
      Q => xor_ln117_295_reg_25607(0),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(1),
      Q => xor_ln117_295_reg_25607(1),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(2),
      Q => xor_ln117_295_reg_25607(2),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(3),
      Q => xor_ln117_295_reg_25607(3),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(4),
      Q => xor_ln117_295_reg_25607(4),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(5),
      Q => xor_ln117_295_reg_25607(5),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(6),
      Q => xor_ln117_295_reg_25607(6),
      R => '0'
    );
\xor_ln117_295_reg_25607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_295_fu_20999_p2(7),
      Q => xor_ln117_295_reg_25607(7),
      R => '0'
    );
\xor_ln117_296_reg_25612[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_274,
      I1 => x_assign_206_reg_25545(7),
      I2 => or_ln127_135_fu_20947_p3(1),
      I3 => or_ln127_137_fu_20959_p3(1),
      I4 => \reg_1854_reg_n_0_[0]\,
      I5 => x_assign_205_reg_25529(7),
      O => xor_ln117_296_fu_21033_p2(0)
    );
\xor_ln117_296_reg_25612[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_491,
      I1 => \reg_1854_reg_n_0_[1]\,
      I2 => or_ln127_136_fu_20953_p3(1),
      I3 => or_ln127_135_fu_20947_p3(1),
      I4 => x_assign_205_reg_25529(1),
      I5 => x_assign_207_reg_25561(1),
      O => xor_ln117_296_fu_21033_p2(1)
    );
\xor_ln117_296_reg_25612[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_275,
      I1 => \reg_1854_reg_n_0_[2]\,
      I2 => x_assign_207_reg_25561(2),
      I3 => x_assign_205_reg_25529(2),
      I4 => or_ln127_135_fu_20947_p3(2),
      I5 => or_ln127_136_fu_20953_p3(2),
      O => xor_ln117_296_fu_21033_p2(2)
    );
\xor_ln117_296_reg_25612[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_183,
      I1 => \reg_1854_reg_n_0_[3]\,
      I2 => or_ln127_136_fu_20953_p3(3),
      I3 => or_ln127_135_fu_20947_p3(3),
      I4 => x_assign_205_reg_25529(3),
      I5 => x_assign_207_reg_25561(3),
      O => xor_ln117_296_fu_21033_p2(3)
    );
\xor_ln117_296_reg_25612[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_276,
      I1 => or_ln127_135_fu_20947_p3(4),
      I2 => or_ln127_136_fu_20953_p3(4),
      I3 => or_ln127_137_fu_20959_p3(5),
      I4 => \reg_1854_reg_n_0_[4]\,
      I5 => or_ln127_135_fu_20947_p3(5),
      O => xor_ln117_296_fu_21033_p2(4)
    );
\xor_ln117_296_reg_25612[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_182,
      I1 => \reg_1854_reg_n_0_[5]\,
      I2 => or_ln127_135_fu_20947_p3(6),
      I3 => or_ln127_137_fu_20959_p3(6),
      I4 => or_ln127_135_fu_20947_p3(5),
      I5 => or_ln127_136_fu_20953_p3(5),
      O => xor_ln117_296_fu_21033_p2(5)
    );
\xor_ln117_296_reg_25612[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_177,
      I1 => or_ln127_135_fu_20947_p3(7),
      I2 => or_ln127_137_fu_20959_p3(7),
      I3 => \reg_1854_reg_n_0_[6]\,
      I4 => or_ln127_135_fu_20947_p3(6),
      I5 => or_ln127_136_fu_20953_p3(6),
      O => xor_ln117_296_fu_21033_p2(6)
    );
\xor_ln117_296_reg_25612[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_176,
      I1 => \reg_1854_reg_n_0_[7]\,
      I2 => x_assign_205_reg_25529(7),
      I3 => x_assign_207_reg_25561(7),
      I4 => or_ln127_135_fu_20947_p3(7),
      I5 => or_ln127_136_fu_20953_p3(7),
      O => xor_ln117_296_fu_21033_p2(7)
    );
\xor_ln117_296_reg_25612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(0),
      Q => xor_ln117_296_reg_25612(0),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(1),
      Q => xor_ln117_296_reg_25612(1),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(2),
      Q => xor_ln117_296_reg_25612(2),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(3),
      Q => xor_ln117_296_reg_25612(3),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(4),
      Q => xor_ln117_296_reg_25612(4),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(5),
      Q => xor_ln117_296_reg_25612(5),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(6),
      Q => xor_ln117_296_reg_25612(6),
      R => '0'
    );
\xor_ln117_296_reg_25612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_296_fu_21033_p2(7),
      Q => xor_ln117_296_reg_25612(7),
      R => '0'
    );
\xor_ln117_297_reg_25617[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_262,
      I1 => or_ln127_136_fu_20953_p3(1),
      I2 => x_assign_204_reg_25523(7),
      I3 => or_ln127_138_fu_20965_p3(1),
      I4 => reg_1870(0),
      I5 => x_assign_207_reg_25561(7),
      O => xor_ln117_297_fu_21067_p2(0)
    );
\xor_ln117_297_reg_25617[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_263,
      I1 => or_ln127_137_fu_20959_p3(1),
      I2 => x_assign_206_reg_25545(1),
      I3 => x_assign_204_reg_25523(1),
      I4 => reg_1870(1),
      I5 => or_ln127_138_fu_20965_p3(1),
      O => xor_ln117_297_fu_21067_p2(1)
    );
\xor_ln117_297_reg_25617[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_264,
      I1 => or_ln127_138_fu_20965_p3(2),
      I2 => x_assign_204_reg_25523(2),
      I3 => x_assign_206_reg_25545(2),
      I4 => reg_1870(2),
      I5 => or_ln127_137_fu_20959_p3(2),
      O => xor_ln117_297_fu_21067_p2(2)
    );
\xor_ln117_297_reg_25617[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_265,
      I1 => or_ln127_138_fu_20965_p3(3),
      I2 => x_assign_204_reg_25523(3),
      I3 => x_assign_206_reg_25545(3),
      I4 => reg_1870(3),
      I5 => or_ln127_137_fu_20959_p3(3),
      O => xor_ln117_297_fu_21067_p2(3)
    );
\xor_ln117_297_reg_25617[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_266,
      I1 => or_ln127_137_fu_20959_p3(4),
      I2 => or_ln127_138_fu_20965_p3(5),
      I3 => reg_1870(4),
      I4 => or_ln127_138_fu_20965_p3(4),
      I5 => or_ln127_136_fu_20953_p3(5),
      O => xor_ln117_297_fu_21067_p2(4)
    );
\xor_ln117_297_reg_25617[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_267,
      I1 => reg_1870(5),
      I2 => or_ln127_137_fu_20959_p3(5),
      I3 => or_ln127_138_fu_20965_p3(5),
      I4 => or_ln127_136_fu_20953_p3(6),
      I5 => or_ln127_138_fu_20965_p3(6),
      O => xor_ln117_297_fu_21067_p2(5)
    );
\xor_ln117_297_reg_25617[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_268,
      I1 => reg_1870(6),
      I2 => or_ln127_136_fu_20953_p3(7),
      I3 => or_ln127_138_fu_20965_p3(7),
      I4 => or_ln127_138_fu_20965_p3(6),
      I5 => or_ln127_137_fu_20959_p3(6),
      O => xor_ln117_297_fu_21067_p2(6)
    );
\xor_ln117_297_reg_25617[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_269,
      I1 => reg_1870(7),
      I2 => x_assign_206_reg_25545(7),
      I3 => x_assign_204_reg_25523(7),
      I4 => or_ln127_138_fu_20965_p3(7),
      I5 => or_ln127_137_fu_20959_p3(7),
      O => xor_ln117_297_fu_21067_p2(7)
    );
\xor_ln117_297_reg_25617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(0),
      Q => xor_ln117_297_reg_25617(0),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(1),
      Q => xor_ln117_297_reg_25617(1),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(2),
      Q => xor_ln117_297_reg_25617(2),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(3),
      Q => xor_ln117_297_reg_25617(3),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(4),
      Q => xor_ln117_297_reg_25617(4),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(5),
      Q => xor_ln117_297_reg_25617(5),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(6),
      Q => xor_ln117_297_reg_25617(6),
      R => '0'
    );
\xor_ln117_297_reg_25617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_297_fu_21067_p2(7),
      Q => xor_ln117_297_reg_25617(7),
      R => '0'
    );
\xor_ln117_298_reg_25622[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_269,
      I1 => x_assign_204_reg_25523(7),
      I2 => or_ln127_135_fu_20947_p3(1),
      I3 => or_ln127_137_fu_20959_p3(1),
      I4 => reg_1883(0),
      I5 => x_assign_207_reg_25561(7),
      O => xor_ln117_298_fu_21101_p2(0)
    );
\xor_ln117_298_reg_25622[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_270,
      I1 => or_ln127_137_fu_20959_p3(1),
      I2 => reg_1883(1),
      I3 => x_assign_207_reg_25561(1),
      I4 => x_assign_205_reg_25529(1),
      I5 => or_ln127_138_fu_20965_p3(1),
      O => xor_ln117_298_fu_21101_p2(1)
    );
\xor_ln117_298_reg_25622[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_268,
      I1 => reg_1883(2),
      I2 => or_ln127_137_fu_20959_p3(2),
      I3 => x_assign_207_reg_25561(2),
      I4 => x_assign_205_reg_25529(2),
      I5 => or_ln127_138_fu_20965_p3(2),
      O => xor_ln117_298_fu_21101_p2(2)
    );
\xor_ln117_298_reg_25622[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_271,
      I1 => reg_1883(3),
      I2 => or_ln127_137_fu_20959_p3(3),
      I3 => x_assign_207_reg_25561(3),
      I4 => x_assign_205_reg_25529(3),
      I5 => or_ln127_138_fu_20965_p3(3),
      O => xor_ln117_298_fu_21101_p2(3)
    );
\xor_ln117_298_reg_25622[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_272,
      I1 => or_ln127_138_fu_20965_p3(4),
      I2 => or_ln127_135_fu_20947_p3(5),
      I3 => or_ln127_137_fu_20959_p3(5),
      I4 => reg_1883(4),
      I5 => or_ln127_137_fu_20959_p3(4),
      O => xor_ln117_298_fu_21101_p2(4)
    );
\xor_ln117_298_reg_25622[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_184,
      I1 => or_ln127_138_fu_20965_p3(5),
      I2 => or_ln127_137_fu_20959_p3(5),
      I3 => reg_1883(5),
      I4 => or_ln127_137_fu_20959_p3(6),
      I5 => or_ln127_135_fu_20947_p3(6),
      O => xor_ln117_298_fu_21101_p2(5)
    );
\xor_ln117_298_reg_25622[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_490,
      I1 => or_ln127_137_fu_20959_p3(6),
      I2 => or_ln127_135_fu_20947_p3(7),
      I3 => reg_1883(6),
      I4 => or_ln127_137_fu_20959_p3(7),
      I5 => or_ln127_138_fu_20965_p3(6),
      O => xor_ln117_298_fu_21101_p2(6)
    );
\xor_ln117_298_reg_25622[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_273,
      I1 => or_ln127_137_fu_20959_p3(7),
      I2 => x_assign_205_reg_25529(7),
      I3 => reg_1883(7),
      I4 => x_assign_207_reg_25561(7),
      I5 => or_ln127_138_fu_20965_p3(7),
      O => xor_ln117_298_fu_21101_p2(7)
    );
\xor_ln117_298_reg_25622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(0),
      Q => xor_ln117_298_reg_25622(0),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(1),
      Q => xor_ln117_298_reg_25622(1),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(2),
      Q => xor_ln117_298_reg_25622(2),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(3),
      Q => xor_ln117_298_reg_25622(3),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(4),
      Q => xor_ln117_298_reg_25622(4),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(5),
      Q => xor_ln117_298_reg_25622(5),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(6),
      Q => xor_ln117_298_reg_25622(6),
      R => '0'
    );
\xor_ln117_298_reg_25622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_298_fu_21101_p2(7),
      Q => xor_ln117_298_reg_25622(7),
      R => '0'
    );
\xor_ln117_299_reg_25789[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_210_reg_25736(0),
      I1 => reg_1832(0),
      I2 => x_assign_211_reg_25742(0),
      I3 => xor_ln117_251_reg_25231(0),
      I4 => or_ln127_139_fu_22234_p3(0),
      I5 => x_assign_211_reg_25742(6),
      O => xor_ln117_299_fu_22307_p2(0)
    );
\xor_ln117_299_reg_25789[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_210_reg_25736(1),
      I1 => reg_1832(1),
      I2 => x_assign_211_reg_25742(1),
      I3 => xor_ln117_251_reg_25231(1),
      I4 => or_ln127_139_fu_22234_p3(1),
      I5 => x_assign_211_reg_25742(7),
      O => xor_ln117_299_fu_22307_p2(1)
    );
\xor_ln117_299_reg_25789[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_210_reg_25736(2),
      I1 => reg_1832(2),
      I2 => or_ln127_140_fu_22240_p3(2),
      I3 => xor_ln117_251_reg_25231(2),
      I4 => or_ln127_139_fu_22234_p3(2),
      I5 => x_assign_211_reg_25742(2),
      O => xor_ln117_299_fu_22307_p2(2)
    );
\xor_ln117_299_reg_25789[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_210_reg_25736(3),
      I1 => reg_1832(3),
      I2 => or_ln127_140_fu_22240_p3(3),
      I3 => xor_ln117_251_reg_25231(3),
      I4 => or_ln127_139_fu_22234_p3(3),
      I5 => x_assign_211_reg_25742(3),
      O => xor_ln117_299_fu_22307_p2(3)
    );
\xor_ln117_299_reg_25789[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_142_fu_22252_p3(6),
      I1 => reg_1832(4),
      I2 => or_ln127_140_fu_22240_p3(4),
      I3 => xor_ln117_251_reg_25231(4),
      I4 => or_ln127_140_fu_22240_p3(6),
      I5 => or_ln127_139_fu_22234_p3(4),
      O => xor_ln117_299_fu_22307_p2(4)
    );
\xor_ln117_299_reg_25789[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_142_fu_22252_p3(7),
      I1 => reg_1832(5),
      I2 => or_ln127_140_fu_22240_p3(5),
      I3 => xor_ln117_251_reg_25231(5),
      I4 => or_ln127_140_fu_22240_p3(7),
      I5 => or_ln127_139_fu_22234_p3(5),
      O => xor_ln117_299_fu_22307_p2(5)
    );
\xor_ln117_299_reg_25789[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_210_reg_25736(6),
      I1 => reg_1832(6),
      I2 => or_ln127_140_fu_22240_p3(6),
      I3 => xor_ln117_251_reg_25231(6),
      I4 => or_ln127_139_fu_22234_p3(6),
      I5 => x_assign_211_reg_25742(6),
      O => xor_ln117_299_fu_22307_p2(6)
    );
\xor_ln117_299_reg_25789[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_210_reg_25736(7),
      I1 => reg_1832(7),
      I2 => or_ln127_140_fu_22240_p3(7),
      I3 => xor_ln117_251_reg_25231(7),
      I4 => or_ln127_139_fu_22234_p3(7),
      I5 => x_assign_211_reg_25742(7),
      O => xor_ln117_299_fu_22307_p2(7)
    );
\xor_ln117_299_reg_25789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(0),
      Q => xor_ln117_299_reg_25789(0),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(1),
      Q => xor_ln117_299_reg_25789(1),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(2),
      Q => xor_ln117_299_reg_25789(2),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(3),
      Q => xor_ln117_299_reg_25789(3),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(4),
      Q => xor_ln117_299_reg_25789(4),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(5),
      Q => xor_ln117_299_reg_25789(5),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(6),
      Q => xor_ln117_299_reg_25789(6),
      R => '0'
    );
\xor_ln117_299_reg_25789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_299_fu_22307_p2(7),
      Q => xor_ln117_299_reg_25789(7),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(0),
      Q => xor_ln117_29_reg_22807(0),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(1),
      Q => xor_ln117_29_reg_22807(1),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(2),
      Q => xor_ln117_29_reg_22807(2),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(3),
      Q => xor_ln117_29_reg_22807(3),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(4),
      Q => xor_ln117_29_reg_22807(4),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(5),
      Q => xor_ln117_29_reg_22807(5),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(6),
      Q => xor_ln117_29_reg_22807(6),
      R => '0'
    );
\xor_ln117_29_reg_22807_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_29_fu_3441_p2(7),
      Q => xor_ln117_29_reg_22807(7),
      R => '0'
    );
\xor_ln117_300_reg_25794[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(0),
      I1 => x_assign_210_reg_25736(6),
      I2 => x_assign_210_reg_25736(0),
      I3 => xor_ln117_252_reg_25236(0),
      I4 => \reg_1862_reg_n_0_[0]\,
      I5 => x_assign_211_reg_25742(0),
      O => xor_ln117_300_fu_22340_p2(0)
    );
\xor_ln117_300_reg_25794[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_211_reg_25742(1),
      I1 => \reg_1862_reg_n_0_[1]\,
      I2 => x_assign_210_reg_25736(1),
      I3 => xor_ln117_252_reg_25236(1),
      I4 => x_assign_210_reg_25736(7),
      I5 => or_ln127_141_fu_22246_p3(1),
      O => xor_ln117_300_fu_22340_p2(1)
    );
\xor_ln117_300_reg_25794[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(2),
      I1 => or_ln127_142_fu_22252_p3(2),
      I2 => \reg_1862_reg_n_0_[2]\,
      I3 => xor_ln117_252_reg_25236(2),
      I4 => x_assign_211_reg_25742(2),
      I5 => x_assign_210_reg_25736(2),
      O => xor_ln117_300_fu_22340_p2(2)
    );
\xor_ln117_300_reg_25794[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_141_fu_22246_p3(3),
      I1 => or_ln127_142_fu_22252_p3(3),
      I2 => \reg_1862_reg_n_0_[3]\,
      I3 => xor_ln117_252_reg_25236(3),
      I4 => x_assign_211_reg_25742(3),
      I5 => x_assign_210_reg_25736(3),
      O => xor_ln117_300_fu_22340_p2(3)
    );
\xor_ln117_300_reg_25794[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_142_fu_22252_p3(6),
      I1 => \reg_1862_reg_n_0_[4]\,
      I2 => or_ln127_140_fu_22240_p3(6),
      I3 => xor_ln117_252_reg_25236(4),
      I4 => or_ln127_142_fu_22252_p3(4),
      I5 => or_ln127_141_fu_22246_p3(4),
      O => xor_ln117_300_fu_22340_p2(4)
    );
\xor_ln117_300_reg_25794[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_142_fu_22252_p3(7),
      I1 => \reg_1862_reg_n_0_[5]\,
      I2 => or_ln127_140_fu_22240_p3(7),
      I3 => xor_ln117_252_reg_25236(5),
      I4 => or_ln127_142_fu_22252_p3(5),
      I5 => or_ln127_141_fu_22246_p3(5),
      O => xor_ln117_300_fu_22340_p2(5)
    );
\xor_ln117_300_reg_25794[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_211_reg_25742(6),
      I1 => x_assign_210_reg_25736(6),
      I2 => \reg_1862_reg_n_0_[6]\,
      I3 => xor_ln117_252_reg_25236(6),
      I4 => or_ln127_142_fu_22252_p3(6),
      I5 => or_ln127_141_fu_22246_p3(6),
      O => xor_ln117_300_fu_22340_p2(6)
    );
\xor_ln117_300_reg_25794[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_211_reg_25742(7),
      I1 => x_assign_210_reg_25736(7),
      I2 => \reg_1862_reg_n_0_[7]\,
      I3 => xor_ln117_252_reg_25236(7),
      I4 => or_ln127_142_fu_22252_p3(7),
      I5 => or_ln127_141_fu_22246_p3(7),
      O => xor_ln117_300_fu_22340_p2(7)
    );
\xor_ln117_300_reg_25794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(0),
      Q => xor_ln117_300_reg_25794(0),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(1),
      Q => xor_ln117_300_reg_25794(1),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(2),
      Q => xor_ln117_300_reg_25794(2),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(3),
      Q => xor_ln117_300_reg_25794(3),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(4),
      Q => xor_ln117_300_reg_25794(4),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(5),
      Q => xor_ln117_300_reg_25794(5),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(6),
      Q => xor_ln117_300_reg_25794(6),
      R => '0'
    );
\xor_ln117_300_reg_25794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_300_fu_22340_p2(7),
      Q => xor_ln117_300_reg_25794(7),
      R => '0'
    );
\xor_ln117_301_reg_25799[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => reg_1883(0),
      I1 => xor_ln117_835_reg_25778(0),
      I2 => x_assign_211_reg_25742(6),
      I3 => or_ln127_139_fu_22234_p3(0),
      I4 => xor_ln117_253_reg_25241(0),
      O => \xor_ln117_301_reg_25799[0]_i_1_n_0\
    );
\xor_ln117_301_reg_25799[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(1),
      I1 => xor_ln117_835_reg_25778(1),
      I2 => x_assign_211_reg_25742(7),
      I3 => or_ln127_139_fu_22234_p3(1),
      I4 => xor_ln117_253_reg_25241(1),
      O => xor_ln117_301_fu_22368_p2(1)
    );
\xor_ln117_301_reg_25799[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(2),
      I1 => xor_ln117_835_reg_25778(2),
      I2 => or_ln127_140_fu_22240_p3(2),
      I3 => or_ln127_139_fu_22234_p3(2),
      I4 => xor_ln117_253_reg_25241(2),
      O => xor_ln117_301_fu_22368_p2(2)
    );
\xor_ln117_301_reg_25799[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(3),
      I1 => xor_ln117_835_reg_25778(3),
      I2 => or_ln127_140_fu_22240_p3(3),
      I3 => or_ln127_139_fu_22234_p3(3),
      I4 => xor_ln117_253_reg_25241(3),
      O => xor_ln117_301_fu_22368_p2(3)
    );
\xor_ln117_301_reg_25799[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => reg_1883(4),
      I1 => xor_ln117_835_reg_25778(4),
      I2 => or_ln127_140_fu_22240_p3(4),
      I3 => or_ln127_139_fu_22234_p3(4),
      I4 => xor_ln117_253_reg_25241(4),
      O => \xor_ln117_301_reg_25799[4]_i_1_n_0\
    );
\xor_ln117_301_reg_25799[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(5),
      I1 => xor_ln117_835_reg_25778(5),
      I2 => or_ln127_140_fu_22240_p3(5),
      I3 => or_ln127_139_fu_22234_p3(5),
      I4 => xor_ln117_253_reg_25241(5),
      O => xor_ln117_301_fu_22368_p2(5)
    );
\xor_ln117_301_reg_25799[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(6),
      I1 => xor_ln117_835_reg_25778(6),
      I2 => or_ln127_140_fu_22240_p3(6),
      I3 => or_ln127_139_fu_22234_p3(6),
      I4 => xor_ln117_253_reg_25241(6),
      O => xor_ln117_301_fu_22368_p2(6)
    );
\xor_ln117_301_reg_25799[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => reg_1883(7),
      I1 => xor_ln117_835_reg_25778(7),
      I2 => or_ln127_140_fu_22240_p3(7),
      I3 => or_ln127_139_fu_22234_p3(7),
      I4 => xor_ln117_253_reg_25241(7),
      O => xor_ln117_301_fu_22368_p2(7)
    );
\xor_ln117_301_reg_25799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \xor_ln117_301_reg_25799[0]_i_1_n_0\,
      Q => xor_ln117_301_reg_25799(0),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(1),
      Q => xor_ln117_301_reg_25799(1),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(2),
      Q => xor_ln117_301_reg_25799(2),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(3),
      Q => xor_ln117_301_reg_25799(3),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => \xor_ln117_301_reg_25799[4]_i_1_n_0\,
      Q => xor_ln117_301_reg_25799(4),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(5),
      Q => xor_ln117_301_reg_25799(5),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(6),
      Q => xor_ln117_301_reg_25799(6),
      R => '0'
    );
\xor_ln117_301_reg_25799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage4,
      D => xor_ln117_301_fu_22368_p2(7),
      Q => xor_ln117_301_reg_25799(7),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(0),
      Q => xor_ln117_30_reg_22813(0),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(1),
      Q => xor_ln117_30_reg_22813(1),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(2),
      Q => xor_ln117_30_reg_22813(2),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(3),
      Q => xor_ln117_30_reg_22813(3),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(4),
      Q => xor_ln117_30_reg_22813(4),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(5),
      Q => xor_ln117_30_reg_22813(5),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(6),
      Q => xor_ln117_30_reg_22813(6),
      R => '0'
    );
\xor_ln117_30_reg_22813_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_30_fu_3469_p2(7),
      Q => xor_ln117_30_reg_22813(7),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(0),
      Q => xor_ln117_31_reg_22819(0),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(1),
      Q => xor_ln117_31_reg_22819(1),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(2),
      Q => xor_ln117_31_reg_22819(2),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(3),
      Q => xor_ln117_31_reg_22819(3),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(4),
      Q => xor_ln117_31_reg_22819(4),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(5),
      Q => xor_ln117_31_reg_22819(5),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(6),
      Q => xor_ln117_31_reg_22819(6),
      R => '0'
    );
\xor_ln117_31_reg_22819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage14,
      D => xor_ln117_31_fu_3496_p2(7),
      Q => xor_ln117_31_reg_22819(7),
      R => '0'
    );
\xor_ln117_37_reg_22984[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_13_fu_4619_p3(3),
      I1 => or_ln127_14_fu_4625_p3(3),
      O => \xor_ln117_37_reg_22984[3]_i_2_n_0\
    );
\xor_ln117_37_reg_22984[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_13_fu_4619_p3(4),
      I1 => or_ln127_14_fu_4625_p3(4),
      O => \xor_ln117_37_reg_22984[4]_i_2_n_0\
    );
\xor_ln117_37_reg_22984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(0),
      Q => xor_ln117_37_reg_22984(0),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(1),
      Q => xor_ln117_37_reg_22984(1),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(2),
      Q => xor_ln117_37_reg_22984(2),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(3),
      Q => xor_ln117_37_reg_22984(3),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(4),
      Q => xor_ln117_37_reg_22984(4),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(5),
      Q => xor_ln117_37_reg_22984(5),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(6),
      Q => xor_ln117_37_reg_22984(6),
      R => '0'
    );
\xor_ln117_37_reg_22984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_37_fu_4653_p2(7),
      Q => xor_ln117_37_reg_22984(7),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(0),
      Q => xor_ln117_39_reg_22989(0),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(1),
      Q => xor_ln117_39_reg_22989(1),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(2),
      Q => xor_ln117_39_reg_22989(2),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(3),
      Q => xor_ln117_39_reg_22989(3),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(4),
      Q => xor_ln117_39_reg_22989(4),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(5),
      Q => xor_ln117_39_reg_22989(5),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(6),
      Q => xor_ln117_39_reg_22989(6),
      R => '0'
    );
\xor_ln117_39_reg_22989_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_39_fu_4680_p2(7),
      Q => xor_ln117_39_reg_22989(7),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(0),
      Q => xor_ln117_44_reg_22908(0),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(1),
      Q => xor_ln117_44_reg_22908(1),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(2),
      Q => xor_ln117_44_reg_22908(2),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(3),
      Q => xor_ln117_44_reg_22908(3),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(4),
      Q => xor_ln117_44_reg_22908(4),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(5),
      Q => xor_ln117_44_reg_22908(5),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(6),
      Q => xor_ln117_44_reg_22908(6),
      R => '0'
    );
\xor_ln117_44_reg_22908_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_44_fu_4231_p2(7),
      Q => xor_ln117_44_reg_22908(7),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(0),
      Q => xor_ln117_45_reg_22914(0),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(1),
      Q => xor_ln117_45_reg_22914(1),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(2),
      Q => xor_ln117_45_reg_22914(2),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(3),
      Q => xor_ln117_45_reg_22914(3),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(4),
      Q => xor_ln117_45_reg_22914(4),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(5),
      Q => xor_ln117_45_reg_22914(5),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(6),
      Q => xor_ln117_45_reg_22914(6),
      R => '0'
    );
\xor_ln117_45_reg_22914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_45_fu_4260_p2(7),
      Q => xor_ln117_45_reg_22914(7),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(0),
      Q => xor_ln117_46_reg_22920(0),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(1),
      Q => xor_ln117_46_reg_22920(1),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(2),
      Q => xor_ln117_46_reg_22920(2),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(3),
      Q => xor_ln117_46_reg_22920(3),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(4),
      Q => xor_ln117_46_reg_22920(4),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(5),
      Q => xor_ln117_46_reg_22920(5),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(6),
      Q => xor_ln117_46_reg_22920(6),
      R => '0'
    );
\xor_ln117_46_reg_22920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_46_fu_4289_p2(7),
      Q => xor_ln117_46_reg_22920(7),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(0),
      Q => xor_ln117_47_reg_22926(0),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(1),
      Q => xor_ln117_47_reg_22926(1),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(2),
      Q => xor_ln117_47_reg_22926(2),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(3),
      Q => xor_ln117_47_reg_22926(3),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(4),
      Q => xor_ln117_47_reg_22926(4),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(5),
      Q => xor_ln117_47_reg_22926(5),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(6),
      Q => xor_ln117_47_reg_22926(6),
      R => '0'
    );
\xor_ln117_47_reg_22926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln117_47_fu_4319_p2(7),
      Q => xor_ln117_47_reg_22926(7),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(0),
      Q => xor_ln117_5_reg_22626(0),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(1),
      Q => xor_ln117_5_reg_22626(1),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(2),
      Q => xor_ln117_5_reg_22626(2),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => control_s_axi_U_n_68,
      Q => xor_ln117_5_reg_22626(3),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(4),
      Q => xor_ln117_5_reg_22626(4),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(5),
      Q => xor_ln117_5_reg_22626(5),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(6),
      Q => xor_ln117_5_reg_22626(6),
      R => '0'
    );
\xor_ln117_5_reg_22626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage9,
      D => xor_ln117_5_fu_2696_p2(7),
      Q => xor_ln117_5_reg_22626(7),
      R => '0'
    );
\xor_ln117_60_reg_23058[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_23_reg_23000(0),
      I1 => x_assign_38_reg_23005(7),
      I2 => or_ln127_26_reg_23021(1),
      I3 => x_assign_38_reg_23005(0),
      I4 => reg_1825(0),
      I5 => clefia_s0_U_n_204,
      O => xor_ln117_60_fu_5202_p2(0)
    );
\xor_ln117_60_reg_23058[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_205,
      I1 => or_ln127_23_reg_23000(1),
      I2 => x_assign_36_reg_22994(1),
      I3 => x_assign_38_reg_23005(1),
      I4 => x_assign_38_reg_23005(0),
      I5 => reg_1825(1),
      O => xor_ln117_60_fu_5202_p2(1)
    );
\xor_ln117_60_reg_23058[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_206,
      I1 => reg_1825(2),
      I2 => x_assign_36_reg_22994(2),
      I3 => x_assign_38_reg_23005(2),
      I4 => or_ln127_23_reg_23000(2),
      I5 => or_ln127_24_reg_23011(2),
      O => xor_ln117_60_fu_5202_p2(2)
    );
\xor_ln117_60_reg_23058[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_24_reg_23011(3),
      I1 => or_ln127_23_reg_23000(3),
      I2 => reg_1825(3),
      I3 => x_assign_38_reg_23005(3),
      I4 => x_assign_36_reg_22994(3),
      I5 => clefia_s1_U_n_191,
      O => xor_ln117_60_fu_5202_p2(3)
    );
\xor_ln117_60_reg_23058[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_38_reg_23005(4),
      I1 => or_ln127_26_reg_23021(5),
      I2 => reg_1825(4),
      I3 => or_ln127_23_reg_23000(4),
      I4 => or_ln127_24_reg_23011(4),
      I5 => clefia_s0_U_n_207,
      O => xor_ln117_60_fu_5202_p2(4)
    );
\xor_ln117_60_reg_23058[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_208,
      I1 => or_ln127_23_reg_23000(5),
      I2 => reg_1825(5),
      I3 => x_assign_38_reg_23005(4),
      I4 => or_ln127_26_reg_23021(6),
      I5 => x_assign_38_reg_23005(5),
      O => xor_ln117_60_fu_5202_p2(5)
    );
\xor_ln117_60_reg_23058[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => reg_1825(7),
      I1 => or_ln127_23_reg_23000(7),
      I2 => x_assign_38_reg_23005(7),
      I3 => x_assign_36_reg_22994(7),
      I4 => x_assign_38_reg_23005(6),
      I5 => clefia_s0_U_n_463,
      O => xor_ln117_60_fu_5202_p2(7)
    );
\xor_ln117_60_reg_23058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(0),
      Q => xor_ln117_60_reg_23058(0),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(1),
      Q => xor_ln117_60_reg_23058(1),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(2),
      Q => xor_ln117_60_reg_23058(2),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(3),
      Q => xor_ln117_60_reg_23058(3),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(4),
      Q => xor_ln117_60_reg_23058(4),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(5),
      Q => xor_ln117_60_reg_23058(5),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(6),
      Q => xor_ln117_60_reg_23058(6),
      R => '0'
    );
\xor_ln117_60_reg_23058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_60_fu_5202_p2(7),
      Q => xor_ln117_60_reg_23058(7),
      R => '0'
    );
\xor_ln117_61_reg_23026[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln127_13_fu_4619_p3(2),
      I1 => or_ln127_14_fu_4625_p3(2),
      O => \xor_ln117_61_reg_23026[2]_i_3_n_0\
    );
\xor_ln117_61_reg_23026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(0),
      Q => xor_ln117_61_reg_23026(0),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(1),
      Q => xor_ln117_61_reg_23026(1),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(2),
      Q => xor_ln117_61_reg_23026(2),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(3),
      Q => xor_ln117_61_reg_23026(3),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(4),
      Q => xor_ln117_61_reg_23026(4),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(5),
      Q => xor_ln117_61_reg_23026(5),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(6),
      Q => xor_ln117_61_reg_23026(6),
      R => '0'
    );
\xor_ln117_61_reg_23026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_61_fu_5046_p2(7),
      Q => xor_ln117_61_reg_23026(7),
      R => '0'
    );
\xor_ln117_62_reg_23063[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_256,
      I1 => \reg_1846_reg_n_0_[2]\,
      I2 => x_assign_36_reg_22994(2),
      I3 => x_assign_38_reg_23005(2),
      I4 => or_ln127_25_reg_23016(2),
      I5 => or_ln127_26_reg_23021(2),
      O => xor_ln117_62_fu_5228_p2(2)
    );
\xor_ln117_62_reg_23063[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_36_reg_22994(3),
      I1 => x_assign_38_reg_23005(3),
      I2 => or_ln127_25_reg_23016(3),
      I3 => or_ln127_26_reg_23021(3),
      I4 => \reg_1846_reg_n_0_[3]\,
      I5 => clefia_s0_U_n_444,
      O => xor_ln117_62_fu_5228_p2(3)
    );
\xor_ln117_62_reg_23063[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_25_reg_23016(5),
      I1 => or_ln127_26_reg_23021(5),
      I2 => \reg_1846_reg_n_0_[5]\,
      I3 => x_assign_38_reg_23005(5),
      I4 => or_ln127_26_reg_23021(6),
      I5 => clefia_s0_U_n_255,
      O => xor_ln117_62_fu_5228_p2(5)
    );
\xor_ln117_62_reg_23063[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_442,
      I1 => \reg_1846_reg_n_0_[6]\,
      I2 => x_assign_38_reg_23005(6),
      I3 => or_ln127_26_reg_23021(7),
      I4 => or_ln127_25_reg_23016(6),
      I5 => or_ln127_26_reg_23021(6),
      O => xor_ln117_62_fu_5228_p2(6)
    );
\xor_ln117_62_reg_23063[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_36_reg_22994(7),
      I1 => x_assign_38_reg_23005(7),
      I2 => or_ln127_25_reg_23016(7),
      I3 => or_ln127_26_reg_23021(7),
      I4 => \reg_1846_reg_n_0_[7]\,
      I5 => clefia_s0_U_n_441,
      O => xor_ln117_62_fu_5228_p2(7)
    );
\xor_ln117_62_reg_23063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(0),
      Q => xor_ln117_62_reg_23063(0),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(1),
      Q => xor_ln117_62_reg_23063(1),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(2),
      Q => xor_ln117_62_reg_23063(2),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(3),
      Q => xor_ln117_62_reg_23063(3),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(4),
      Q => xor_ln117_62_reg_23063(4),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(5),
      Q => xor_ln117_62_reg_23063(5),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(6),
      Q => xor_ln117_62_reg_23063(6),
      R => '0'
    );
\xor_ln117_62_reg_23063_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_62_fu_5228_p2(7),
      Q => xor_ln117_62_reg_23063(7),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(0),
      Q => xor_ln117_63_reg_23032(0),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(1),
      Q => xor_ln117_63_reg_23032(1),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(2),
      Q => xor_ln117_63_reg_23032(2),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(3),
      Q => xor_ln117_63_reg_23032(3),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(4),
      Q => xor_ln117_63_reg_23032(4),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(5),
      Q => xor_ln117_63_reg_23032(5),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(6),
      Q => xor_ln117_63_reg_23032(6),
      R => '0'
    );
\xor_ln117_63_reg_23032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => xor_ln117_63_fu_5076_p2(7),
      Q => xor_ln117_63_reg_23032(7),
      R => '0'
    );
\xor_ln117_75_reg_23220[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_265,
      I1 => reg_1870(0),
      I2 => x_assign_50_reg_23158(0),
      I3 => or_ln127_34_fu_6240_p3(1),
      I4 => x_assign_49_reg_23142(7),
      I5 => x_assign_50_reg_23158(7),
      O => xor_ln117_75_fu_6268_p2(0)
    );
\xor_ln117_75_reg_23220[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_522,
      I1 => reg_1870(1),
      I2 => x_assign_49_reg_23142(0),
      I3 => x_assign_50_reg_23158(0),
      I4 => x_assign_48_reg_23136(1),
      I5 => x_assign_50_reg_23158(1),
      O => xor_ln117_75_fu_6268_p2(1)
    );
\xor_ln117_75_reg_23220[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_32_fu_6228_p3(2),
      I1 => or_ln127_31_fu_6222_p3(2),
      I2 => x_assign_48_reg_23136(2),
      I3 => x_assign_50_reg_23158(2),
      I4 => reg_1870(2),
      I5 => clefia_s0_U_n_530,
      O => xor_ln117_75_fu_6268_p2(2)
    );
\xor_ln117_75_reg_23220[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_32_fu_6228_p3(3),
      I1 => or_ln127_31_fu_6222_p3(3),
      I2 => x_assign_48_reg_23136(3),
      I3 => x_assign_50_reg_23158(3),
      I4 => reg_1870(3),
      I5 => clefia_s0_U_n_266,
      O => xor_ln117_75_fu_6268_p2(3)
    );
\xor_ln117_75_reg_23220[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_267,
      I1 => reg_1870(4),
      I2 => x_assign_50_reg_23158(4),
      I3 => or_ln127_34_fu_6240_p3(5),
      I4 => or_ln127_32_fu_6228_p3(4),
      I5 => or_ln127_31_fu_6222_p3(4),
      O => xor_ln117_75_fu_6268_p2(4)
    );
\xor_ln117_75_reg_23220[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(5),
      I1 => x_assign_49_reg_23142(5),
      I2 => or_ln127_34_fu_6240_p3(7),
      I3 => x_assign_50_reg_23158(6),
      I4 => reg_1870(6),
      I5 => clefia_s0_U_n_209,
      O => xor_ln117_75_fu_6268_p2(6)
    );
\xor_ln117_75_reg_23220[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_50_reg_23158(6),
      I1 => x_assign_49_reg_23142(6),
      I2 => or_ln127_34_fu_6240_p3(0),
      I3 => x_assign_50_reg_23158(7),
      I4 => reg_1870(7),
      I5 => clefia_s1_U_n_246,
      O => xor_ln117_75_fu_6268_p2(7)
    );
\xor_ln117_75_reg_23220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(0),
      Q => xor_ln117_75_reg_23220(0),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(1),
      Q => xor_ln117_75_reg_23220(1),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(2),
      Q => xor_ln117_75_reg_23220(2),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(3),
      Q => xor_ln117_75_reg_23220(3),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(4),
      Q => xor_ln117_75_reg_23220(4),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(5),
      Q => xor_ln117_75_reg_23220(5),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(6),
      Q => xor_ln117_75_reg_23220(6),
      R => '0'
    );
\xor_ln117_75_reg_23220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_75_fu_6268_p2(7),
      Q => xor_ln117_75_reg_23220(7),
      R => '0'
    );
\xor_ln117_76_reg_23225[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_257,
      I1 => \reg_1854_reg_n_0_[0]\,
      I2 => x_assign_49_reg_23142(0),
      I3 => or_ln127_33_fu_6234_p3(1),
      I4 => x_assign_49_reg_23142(7),
      I5 => x_assign_50_reg_23158(7),
      O => xor_ln117_76_fu_6296_p2(0)
    );
\xor_ln117_76_reg_23225[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \reg_1854_reg_n_0_[1]\,
      I1 => x_assign_49_reg_23142(0),
      I2 => x_assign_50_reg_23158(0),
      I3 => x_assign_51_reg_23174(1),
      I4 => x_assign_49_reg_23142(1),
      I5 => clefia_s0_U_n_258,
      O => xor_ln117_76_fu_6296_p2(1)
    );
\xor_ln117_76_reg_23225[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_259,
      I1 => \reg_1854_reg_n_0_[2]\,
      I2 => x_assign_49_reg_23142(2),
      I3 => x_assign_51_reg_23174(2),
      I4 => or_ln127_31_fu_6222_p3(2),
      I5 => or_ln127_32_fu_6228_p3(2),
      O => xor_ln117_76_fu_6296_p2(2)
    );
\xor_ln117_76_reg_23225[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_32_fu_6228_p3(3),
      I1 => or_ln127_31_fu_6222_p3(3),
      I2 => x_assign_51_reg_23174(3),
      I3 => x_assign_49_reg_23142(3),
      I4 => \reg_1854_reg_n_0_[3]\,
      I5 => clefia_s0_U_n_260,
      O => xor_ln117_76_fu_6296_p2(3)
    );
\xor_ln117_76_reg_23225[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(4),
      I1 => x_assign_49_reg_23142(4),
      I2 => or_ln127_33_fu_6234_p3(6),
      I3 => x_assign_49_reg_23142(5),
      I4 => \reg_1854_reg_n_0_[5]\,
      I5 => clefia_s0_U_n_261,
      O => xor_ln117_76_fu_6296_p2(5)
    );
\xor_ln117_76_reg_23225[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_262,
      I1 => \reg_1854_reg_n_0_[6]\,
      I2 => x_assign_49_reg_23142(6),
      I3 => or_ln127_33_fu_6234_p3(7),
      I4 => x_assign_49_reg_23142(5),
      I5 => x_assign_50_reg_23158(5),
      O => xor_ln117_76_fu_6296_p2(6)
    );
\xor_ln117_76_reg_23225[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_263,
      I1 => \reg_1854_reg_n_0_[7]\,
      I2 => x_assign_49_reg_23142(7),
      I3 => x_assign_51_reg_23174(7),
      I4 => x_assign_49_reg_23142(6),
      I5 => x_assign_50_reg_23158(6),
      O => xor_ln117_76_fu_6296_p2(7)
    );
\xor_ln117_76_reg_23225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(0),
      Q => xor_ln117_76_reg_23225(0),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(1),
      Q => xor_ln117_76_reg_23225(1),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(2),
      Q => xor_ln117_76_reg_23225(2),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(3),
      Q => xor_ln117_76_reg_23225(3),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(4),
      Q => xor_ln117_76_reg_23225(4),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(5),
      Q => xor_ln117_76_reg_23225(5),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(6),
      Q => xor_ln117_76_reg_23225(6),
      R => '0'
    );
\xor_ln117_76_reg_23225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_76_fu_6296_p2(7),
      Q => xor_ln117_76_reg_23225(7),
      R => '0'
    );
\xor_ln117_77_reg_23230[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(0),
      I1 => or_ln127_34_fu_6240_p3(1),
      I2 => x_assign_51_reg_23174(7),
      I3 => or_ln127_34_fu_6240_p3(0),
      I4 => \reg_1877_reg_n_0_[0]\,
      I5 => clefia_s0_U_n_264,
      O => xor_ln117_77_fu_6324_p2(0)
    );
\xor_ln117_77_reg_23230[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(1),
      I1 => x_assign_48_reg_23136(1),
      I2 => or_ln127_34_fu_6240_p3(1),
      I3 => or_ln127_33_fu_6234_p3(1),
      I4 => \reg_1877_reg_n_0_[1]\,
      I5 => clefia_s1_U_n_165,
      O => xor_ln117_77_fu_6324_p2(1)
    );
\xor_ln117_77_reg_23230[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_50_reg_23158(2),
      I1 => x_assign_48_reg_23136(2),
      I2 => or_ln127_34_fu_6240_p3(2),
      I3 => or_ln127_33_fu_6234_p3(2),
      I4 => \reg_1877_reg_n_0_[2]\,
      I5 => clefia_s0_U_n_250,
      O => xor_ln117_77_fu_6324_p2(2)
    );
\xor_ln117_77_reg_23230[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \reg_1877_reg_n_0_[4]\,
      I1 => or_ln127_34_fu_6240_p3(5),
      I2 => x_assign_50_reg_23158(4),
      I3 => or_ln127_34_fu_6240_p3(4),
      I4 => or_ln127_33_fu_6234_p3(4),
      I5 => clefia_s0_U_n_510,
      O => xor_ln117_77_fu_6324_p2(4)
    );
\xor_ln117_77_reg_23230[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_254,
      I1 => \reg_1877_reg_n_0_[5]\,
      I2 => or_ln127_33_fu_6234_p3(5),
      I3 => or_ln127_34_fu_6240_p3(5),
      I4 => or_ln127_34_fu_6240_p3(6),
      I5 => x_assign_50_reg_23158(5),
      O => xor_ln117_77_fu_6324_p2(5)
    );
\xor_ln117_77_reg_23230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(0),
      Q => xor_ln117_77_reg_23230(0),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(1),
      Q => xor_ln117_77_reg_23230(1),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(2),
      Q => xor_ln117_77_reg_23230(2),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(3),
      Q => xor_ln117_77_reg_23230(3),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(4),
      Q => xor_ln117_77_reg_23230(4),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(5),
      Q => xor_ln117_77_reg_23230(5),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(6),
      Q => xor_ln117_77_reg_23230(6),
      R => '0'
    );
\xor_ln117_77_reg_23230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_77_fu_6324_p2(7),
      Q => xor_ln117_77_reg_23230(7),
      R => '0'
    );
\xor_ln117_78_reg_23235[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_33_fu_6234_p3(2),
      I1 => or_ln127_34_fu_6240_p3(2),
      I2 => x_assign_51_reg_23174(2),
      I3 => x_assign_49_reg_23142(2),
      I4 => reg_1883(2),
      I5 => clefia_s1_U_n_442,
      O => xor_ln117_78_fu_6352_p2(2)
    );
\xor_ln117_78_reg_23235[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_33_fu_6234_p3(3),
      I1 => or_ln127_34_fu_6240_p3(3),
      I2 => x_assign_51_reg_23174(3),
      I3 => x_assign_49_reg_23142(3),
      I4 => reg_1883(3),
      I5 => clefia_s1_U_n_441,
      O => xor_ln117_78_fu_6352_p2(3)
    );
\xor_ln117_78_reg_23235[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_49_reg_23142(7),
      I1 => x_assign_51_reg_23174(7),
      I2 => or_ln127_34_fu_6240_p3(7),
      I3 => or_ln127_33_fu_6234_p3(7),
      I4 => reg_1883(7),
      I5 => clefia_s1_U_n_436,
      O => xor_ln117_78_fu_6352_p2(7)
    );
\xor_ln117_78_reg_23235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(0),
      Q => xor_ln117_78_reg_23235(0),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(1),
      Q => xor_ln117_78_reg_23235(1),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(2),
      Q => xor_ln117_78_reg_23235(2),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(3),
      Q => xor_ln117_78_reg_23235(3),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(4),
      Q => xor_ln117_78_reg_23235(4),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(5),
      Q => xor_ln117_78_reg_23235(5),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(6),
      Q => xor_ln117_78_reg_23235(6),
      R => '0'
    );
\xor_ln117_78_reg_23235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage5,
      D => xor_ln117_78_fu_6352_p2(7),
      Q => xor_ln117_78_reg_23235(7),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(0),
      Q => xor_ln117_835_reg_25778(0),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(1),
      Q => xor_ln117_835_reg_25778(1),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(2),
      Q => xor_ln117_835_reg_25778(2),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(3),
      Q => xor_ln117_835_reg_25778(3),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(4),
      Q => xor_ln117_835_reg_25778(4),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(5),
      Q => xor_ln117_835_reg_25778(5),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(6),
      Q => xor_ln117_835_reg_25778(6),
      R => '0'
    );
\xor_ln117_835_reg_25778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln117_835_fu_22228_p2(7),
      Q => xor_ln117_835_reg_25778(7),
      R => '0'
    );
\xor_ln117_91_reg_23408[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_249,
      I1 => reg_1870(0),
      I2 => x_assign_62_reg_23346(0),
      I3 => or_ln127_42_fu_7372_p3(1),
      I4 => x_assign_61_reg_23330(7),
      I5 => x_assign_62_reg_23346(7),
      O => xor_ln117_91_fu_7400_p2(0)
    );
\xor_ln117_91_reg_23408[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => reg_1870(1),
      I1 => x_assign_61_reg_23330(0),
      I2 => x_assign_62_reg_23346(0),
      I3 => x_assign_62_reg_23346(1),
      I4 => x_assign_60_reg_23324(1),
      I5 => clefia_s1_U_n_250,
      O => xor_ln117_91_fu_7400_p2(1)
    );
\xor_ln117_91_reg_23408[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_248,
      I1 => reg_1870(2),
      I2 => x_assign_60_reg_23324(2),
      I3 => x_assign_62_reg_23346(2),
      I4 => or_ln127_39_fu_7354_p3(2),
      I5 => or_ln127_40_fu_7360_p3(2),
      O => xor_ln117_91_fu_7400_p2(2)
    );
\xor_ln117_91_reg_23408[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_190,
      I1 => reg_1870(3),
      I2 => x_assign_60_reg_23324(3),
      I3 => x_assign_62_reg_23346(3),
      I4 => or_ln127_39_fu_7354_p3(3),
      I5 => or_ln127_40_fu_7360_p3(3),
      O => xor_ln117_91_fu_7400_p2(3)
    );
\xor_ln117_91_reg_23408[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_40_fu_7360_p3(4),
      I1 => or_ln127_39_fu_7354_p3(4),
      I2 => or_ln127_42_fu_7372_p3(5),
      I3 => x_assign_62_reg_23346(4),
      I4 => reg_1870(4),
      I5 => clefia_s1_U_n_247,
      O => xor_ln117_91_fu_7400_p2(4)
    );
\xor_ln117_91_reg_23408[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(4),
      I1 => x_assign_61_reg_23330(4),
      I2 => or_ln127_42_fu_7372_p3(6),
      I3 => x_assign_62_reg_23346(5),
      I4 => reg_1870(5),
      I5 => clefia_s1_U_n_192,
      O => xor_ln117_91_fu_7400_p2(5)
    );
\xor_ln117_91_reg_23408[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(5),
      I1 => x_assign_61_reg_23330(5),
      I2 => or_ln127_42_fu_7372_p3(7),
      I3 => x_assign_62_reg_23346(6),
      I4 => reg_1870(6),
      I5 => clefia_s1_U_n_193,
      O => xor_ln117_91_fu_7400_p2(6)
    );
\xor_ln117_91_reg_23408[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_245,
      I1 => reg_1870(7),
      I2 => x_assign_62_reg_23346(7),
      I3 => or_ln127_42_fu_7372_p3(0),
      I4 => x_assign_61_reg_23330(6),
      I5 => x_assign_62_reg_23346(6),
      O => xor_ln117_91_fu_7400_p2(7)
    );
\xor_ln117_91_reg_23408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(0),
      Q => xor_ln117_91_reg_23408(0),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(1),
      Q => xor_ln117_91_reg_23408(1),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(2),
      Q => xor_ln117_91_reg_23408(2),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(3),
      Q => xor_ln117_91_reg_23408(3),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(4),
      Q => xor_ln117_91_reg_23408(4),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(5),
      Q => xor_ln117_91_reg_23408(5),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(6),
      Q => xor_ln117_91_reg_23408(6),
      R => '0'
    );
\xor_ln117_91_reg_23408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_91_fu_7400_p2(7),
      Q => xor_ln117_91_reg_23408(7),
      R => '0'
    );
\xor_ln117_92_reg_23413[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(7),
      I1 => x_assign_61_reg_23330(7),
      I2 => or_ln127_41_fu_7366_p3(1),
      I3 => x_assign_61_reg_23330(0),
      I4 => reg_1890(0),
      I5 => clefia_s0_U_n_169,
      O => xor_ln117_92_fu_7428_p2(0)
    );
\xor_ln117_92_reg_23413[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_251,
      I1 => x_assign_61_reg_23330(1),
      I2 => x_assign_63_reg_23362(1),
      I3 => x_assign_62_reg_23346(0),
      I4 => x_assign_61_reg_23330(0),
      I5 => reg_1890(1),
      O => xor_ln117_92_fu_7428_p2(1)
    );
\xor_ln117_92_reg_23413[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_252,
      I1 => reg_1890(2),
      I2 => x_assign_61_reg_23330(2),
      I3 => x_assign_63_reg_23362(2),
      I4 => or_ln127_39_fu_7354_p3(2),
      I5 => or_ln127_40_fu_7360_p3(2),
      O => xor_ln117_92_fu_7428_p2(2)
    );
\xor_ln117_92_reg_23413[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s1_U_n_253,
      I1 => reg_1890(3),
      I2 => x_assign_61_reg_23330(3),
      I3 => x_assign_63_reg_23362(3),
      I4 => or_ln127_39_fu_7354_p3(3),
      I5 => or_ln127_40_fu_7360_p3(3),
      O => xor_ln117_92_fu_7428_p2(3)
    );
\xor_ln117_92_reg_23413[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln127_40_fu_7360_p3(4),
      I1 => or_ln127_39_fu_7354_p3(4),
      I2 => or_ln127_41_fu_7366_p3(5),
      I3 => x_assign_61_reg_23330(4),
      I4 => reg_1890(4),
      I5 => clefia_s1_U_n_392,
      O => xor_ln117_92_fu_7428_p2(4)
    );
\xor_ln117_92_reg_23413[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(4),
      I1 => x_assign_61_reg_23330(4),
      I2 => or_ln127_41_fu_7366_p3(6),
      I3 => x_assign_61_reg_23330(5),
      I4 => reg_1890(5),
      I5 => clefia_s0_U_n_163,
      O => xor_ln117_92_fu_7428_p2(5)
    );
\xor_ln117_92_reg_23413[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_62_reg_23346(5),
      I1 => x_assign_61_reg_23330(5),
      I2 => or_ln127_41_fu_7366_p3(7),
      I3 => x_assign_61_reg_23330(6),
      I4 => reg_1890(6),
      I5 => clefia_s1_U_n_390,
      O => xor_ln117_92_fu_7428_p2(6)
    );
\xor_ln117_92_reg_23413[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_161,
      I1 => reg_1890(7),
      I2 => x_assign_61_reg_23330(7),
      I3 => x_assign_63_reg_23362(7),
      I4 => x_assign_61_reg_23330(6),
      I5 => x_assign_62_reg_23346(6),
      O => xor_ln117_92_fu_7428_p2(7)
    );
\xor_ln117_92_reg_23413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(0),
      Q => xor_ln117_92_reg_23413(0),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(1),
      Q => xor_ln117_92_reg_23413(1),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(2),
      Q => xor_ln117_92_reg_23413(2),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(3),
      Q => xor_ln117_92_reg_23413(3),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(4),
      Q => xor_ln117_92_reg_23413(4),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(5),
      Q => xor_ln117_92_reg_23413(5),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(6),
      Q => xor_ln117_92_reg_23413(6),
      R => '0'
    );
\xor_ln117_92_reg_23413_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_92_fu_7428_p2(7),
      Q => xor_ln117_92_reg_23413(7),
      R => '0'
    );
\xor_ln117_93_reg_23418[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(0),
      I1 => or_ln127_42_fu_7372_p3(1),
      I2 => x_assign_63_reg_23362(7),
      I3 => or_ln127_42_fu_7372_p3(0),
      I4 => \reg_1877_reg_n_0_[0]\,
      I5 => clefia_s0_U_n_489,
      O => xor_ln117_93_fu_7456_p2(0)
    );
\xor_ln117_93_reg_23418[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s0_U_n_251,
      I1 => \reg_1877_reg_n_0_[2]\,
      I2 => or_ln127_42_fu_7372_p3(2),
      I3 => or_ln127_41_fu_7366_p3(2),
      I4 => x_assign_62_reg_23346(2),
      I5 => x_assign_60_reg_23324(2),
      O => xor_ln117_93_fu_7456_p2(2)
    );
\xor_ln117_93_reg_23418[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => clefia_s1_U_n_163,
      I1 => or_ln127_42_fu_7372_p3(4),
      I2 => or_ln127_41_fu_7366_p3(4),
      I3 => x_assign_62_reg_23346(4),
      I4 => or_ln127_42_fu_7372_p3(5),
      I5 => \reg_1877_reg_n_0_[4]\,
      O => xor_ln117_93_fu_7456_p2(4)
    );
\xor_ln117_93_reg_23418[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => clefia_s0_U_n_252,
      I1 => \reg_1877_reg_n_0_[5]\,
      I2 => or_ln127_41_fu_7366_p3(5),
      I3 => or_ln127_42_fu_7372_p3(5),
      I4 => or_ln127_42_fu_7372_p3(6),
      I5 => x_assign_62_reg_23346(5),
      O => xor_ln117_93_fu_7456_p2(5)
    );
\xor_ln117_93_reg_23418[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_62_reg_23346(7),
      I1 => or_ln127_42_fu_7372_p3(0),
      I2 => or_ln127_42_fu_7372_p3(7),
      I3 => or_ln127_41_fu_7366_p3(7),
      I4 => \reg_1877_reg_n_0_[7]\,
      I5 => clefia_s0_U_n_253,
      O => xor_ln117_93_fu_7456_p2(7)
    );
\xor_ln117_93_reg_23418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(0),
      Q => xor_ln117_93_reg_23418(0),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(1),
      Q => xor_ln117_93_reg_23418(1),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(2),
      Q => xor_ln117_93_reg_23418(2),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(3),
      Q => xor_ln117_93_reg_23418(3),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(4),
      Q => xor_ln117_93_reg_23418(4),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(5),
      Q => xor_ln117_93_reg_23418(5),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(6),
      Q => xor_ln117_93_reg_23418(6),
      R => '0'
    );
\xor_ln117_93_reg_23418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_93_fu_7456_p2(7),
      Q => xor_ln117_93_reg_23418(7),
      R => '0'
    );
\xor_ln117_94_reg_23423[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_42_fu_7372_p3(0),
      I1 => x_assign_63_reg_23362(7),
      I2 => or_ln127_41_fu_7366_p3(1),
      I3 => x_assign_61_reg_23330(0),
      I4 => \reg_1896_reg_n_0_[0]\,
      I5 => clefia_s1_U_n_397,
      O => xor_ln117_94_fu_7484_p2(0)
    );
\xor_ln117_94_reg_23423[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln127_41_fu_7366_p3(1),
      I1 => or_ln127_42_fu_7372_p3(1),
      I2 => x_assign_63_reg_23362(1),
      I3 => x_assign_61_reg_23330(1),
      I4 => \reg_1896_reg_n_0_[1]\,
      I5 => clefia_s1_U_n_396,
      O => xor_ln117_94_fu_7484_p2(1)
    );
\xor_ln117_94_reg_23423[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \reg_1896_reg_n_0_[4]\,
      I1 => or_ln127_41_fu_7366_p3(5),
      I2 => x_assign_61_reg_23330(4),
      I3 => or_ln127_41_fu_7366_p3(4),
      I4 => or_ln127_42_fu_7372_p3(4),
      I5 => clefia_s1_U_n_393,
      O => xor_ln117_94_fu_7484_p2(4)
    );
\xor_ln117_94_reg_23423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(0),
      Q => xor_ln117_94_reg_23423(0),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(1),
      Q => xor_ln117_94_reg_23423(1),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(2),
      Q => xor_ln117_94_reg_23423(2),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(3),
      Q => xor_ln117_94_reg_23423(3),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(4),
      Q => xor_ln117_94_reg_23423(4),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(5),
      Q => xor_ln117_94_reg_23423(5),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(6),
      Q => xor_ln117_94_reg_23423(6),
      R => '0'
    );
\xor_ln117_94_reg_23423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage7,
      D => xor_ln117_94_fu_7484_p2(7),
      Q => xor_ln117_94_reg_23423(7),
      R => '0'
    );
\z_130_reg_25335[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_enable_reg_pp0_iter2,
      O => reg_18325
    );
\z_130_reg_25335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(0),
      Q => z_130_reg_25335(0),
      R => '0'
    );
\z_130_reg_25335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(1),
      Q => z_130_reg_25335(1),
      R => '0'
    );
\z_130_reg_25335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(2),
      Q => z_130_reg_25335(2),
      R => '0'
    );
\z_130_reg_25335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(3),
      Q => z_130_reg_25335(3),
      R => '0'
    );
\z_130_reg_25335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(4),
      Q => z_130_reg_25335(4),
      R => '0'
    );
\z_130_reg_25335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(5),
      Q => z_130_reg_25335(5),
      R => '0'
    );
\z_130_reg_25335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(6),
      Q => z_130_reg_25335(6),
      R => '0'
    );
\z_130_reg_25335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_18325,
      D => q0_reg(7),
      Q => z_130_reg_25335(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_enc_clefia_enc_0_0,clefia_enc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "clefia_enc,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "16'b0000000000000001";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "16'b0000000000000010";
  attribute ap_ST_fsm_pp0_stage10 : string;
  attribute ap_ST_fsm_pp0_stage10 of inst : label is "16'b0000010000000000";
  attribute ap_ST_fsm_pp0_stage11 : string;
  attribute ap_ST_fsm_pp0_stage11 of inst : label is "16'b0000100000000000";
  attribute ap_ST_fsm_pp0_stage12 : string;
  attribute ap_ST_fsm_pp0_stage12 of inst : label is "16'b0001000000000000";
  attribute ap_ST_fsm_pp0_stage13 : string;
  attribute ap_ST_fsm_pp0_stage13 of inst : label is "16'b0010000000000000";
  attribute ap_ST_fsm_pp0_stage14 : string;
  attribute ap_ST_fsm_pp0_stage14 of inst : label is "16'b0100000000000000";
  attribute ap_ST_fsm_pp0_stage15 : string;
  attribute ap_ST_fsm_pp0_stage15 of inst : label is "16'b1000000000000000";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "16'b0000000000000100";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "16'b0000000000001000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "16'b0000000000010000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "16'b0000000000100000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of inst : label is "16'b0000000001000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of inst : label is "16'b0000000010000000";
  attribute ap_ST_fsm_pp0_stage8 : string;
  attribute ap_ST_fsm_pp0_stage8 of inst : label is "16'b0000000100000000";
  attribute ap_ST_fsm_pp0_stage9 : string;
  attribute ap_ST_fsm_pp0_stage9 of inst : label is "16'b0000001000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_enc_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_enc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
