

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1400 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 96 clock pin(s) of sequential element(s)
0 instances converted, 96 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0003       clk                 port                   1400       CG.k_pfb[11]   
=======================================================================================
========================================================================================================== Gated/Generated Clocks ===========================================================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                    Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PID_33.PLL_PWM.Core     PLL                    65         PID_33.PWM_TX.off_reg[31]          Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       PID_33.PLL_PWM.Core     PLL                    31         PID_33.SPI.SPI_RDYSIG.sig_prev     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

