{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 22:30:44 2021 " "Info: Processing started: Mon Nov 29 22:30:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Cf\$latch " "Warning: Node \"Cf\$latch\" is a latch" {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "M " "Info: Assuming node \"M\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[3\] " "Info: Assuming node \"s\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[2\] " "Info: Assuming node \"s\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Cf~8 " "Info: Detected gated clock \"Cf~8\" as buffer" {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } } { "h:/software/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/software/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cf~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Cf\$latch S\[6\] M 6.804 ns register " "Info: tsu for register \"Cf\$latch\" (data pin = \"S\[6\]\", clock pin = \"M\") is 6.804 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.208 ns + Longest pin register " "Info: + Longest pin to register delay is 8.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns S\[6\] 1 PIN PIN_C18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C18; Fanout = 8; PIN Node = 'S\[6\]'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.652 ns) + CELL(0.516 ns) 6.025 ns Add1~26 2 COMB LCCOMB_X10_Y4_N12 2 " "Info: 2: + IC(4.652 ns) + CELL(0.516 ns) = 6.025 ns; Loc. = LCCOMB_X10_Y4_N12; Fanout = 2; COMB Node = 'Add1~26'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.168 ns" { S[6] Add1~26 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.149 ns Add1~30 3 COMB LCCOMB_X10_Y4_N14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.124 ns) = 6.149 ns; Loc. = LCCOMB_X10_Y4_N14; Fanout = 1; COMB Node = 'Add1~30'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~26 Add1~30 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.274 ns Add1~33 4 COMB LCCOMB_X10_Y4_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 6.274 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~30 Add1~33 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.228 ns) 7.498 ns Cf~7 5 COMB LCCOMB_X1_Y3_N14 1 " "Info: 5: + IC(0.996 ns) + CELL(0.228 ns) = 7.498 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 1; COMB Node = 'Cf~7'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { Add1~33 Cf~7 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.228 ns) 8.208 ns Cf\$latch 6 REG LCCOMB_X1_Y3_N8 1 " "Info: 6: + IC(0.482 ns) + CELL(0.228 ns) = 8.208 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { Cf~7 Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 25.32 % ) " "Info: Total cell delay = 2.078 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.130 ns ( 74.68 % ) " "Info: Total interconnect delay = 6.130 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "8.208 ns" { S[6] Add1~26 Add1~30 Add1~33 Cf~7 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "8.208 ns" { S[6] {} S[6]~combout {} Add1~26 {} Add1~30 {} Add1~33 {} Cf~7 {} Cf$latch {} } { 0.000ns 0.000ns 4.652ns 0.000ns 0.000ns 0.996ns 0.482ns } { 0.000ns 0.857ns 0.516ns 0.124ns 0.125ns 0.228ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.488 ns + " "Info: + Micro setup delay of destination is 0.488 ns" {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 1.892 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 1.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns M 1 CLK PIN_V18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 7; CLK Node = 'M'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.225 ns) 1.641 ns Cf~8 2 COMB LCCOMB_X1_Y3_N30 1 " "Info: 2: + IC(0.596 ns) + CELL(0.225 ns) = 1.641 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 1; COMB Node = 'Cf~8'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { M Cf~8 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 1.892 ns Cf\$latch 3 REG LCCOMB_X1_Y3_N8 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 1.892 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Cf~8 Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 58.03 % ) " "Info: Total cell delay = 1.098 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.794 ns ( 41.97 % ) " "Info: Total interconnect delay = 0.794 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { M Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { M {} M~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.596ns 0.198ns } { 0.000ns 0.820ns 0.225ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "8.208 ns" { S[6] Add1~26 Add1~30 Add1~33 Cf~7 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "8.208 ns" { S[6] {} S[6]~combout {} Add1~26 {} Add1~30 {} Add1~33 {} Cf~7 {} Cf$latch {} } { 0.000ns 0.000ns 4.652ns 0.000ns 0.000ns 0.996ns 0.482ns } { 0.000ns 0.857ns 0.516ns 0.124ns 0.125ns 0.228ns 0.228ns } "" } } { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { M Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "1.892 ns" { M {} M~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.596ns 0.198ns } { 0.000ns 0.820ns 0.225ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[0\] Cf Cf\$latch 5.328 ns register " "Info: tco from clock \"s\[0\]\" to destination pin \"Cf\" through register \"Cf\$latch\" is 5.328 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] source 2.287 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to source register is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[0\] 1 CLK PIN_U18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 9; CLK Node = 's\[0\]'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.346 ns) 2.036 ns Cf~8 2 COMB LCCOMB_X1_Y3_N30 1 " "Info: 2: + IC(0.880 ns) + CELL(0.346 ns) = 2.036 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 1; COMB Node = 'Cf~8'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { s[0] Cf~8 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.287 ns Cf\$latch 3 REG LCCOMB_X1_Y3_N8 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Cf~8 Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 52.86 % ) " "Info: Total cell delay = 1.209 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.078 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { s[0] Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { s[0] {} s[0]~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.880ns 0.198ns } { 0.000ns 0.810ns 0.346ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.041 ns + Longest register pin " "Info: + Longest register to pin delay is 3.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Cf\$latch 1 REG LCCOMB_X1_Y3_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(2.134 ns) 3.041 ns Cf 2 PIN PIN_P19 0 " "Info: 2: + IC(0.907 ns) + CELL(2.134 ns) = 3.041 ns; Loc. = PIN_P19; Fanout = 0; PIN Node = 'Cf'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { Cf$latch Cf } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 70.17 % ) " "Info: Total cell delay = 2.134 ns ( 70.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 29.83 % ) " "Info: Total interconnect delay = 0.907 ns ( 29.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { Cf$latch Cf } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { Cf$latch {} Cf {} } { 0.000ns 0.907ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { s[0] Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { s[0] {} s[0]~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.880ns 0.198ns } { 0.000ns 0.810ns 0.346ns 0.053ns } "" } } { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { Cf$latch Cf } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "3.041 ns" { Cf$latch {} Cf {} } { 0.000ns 0.907ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[0\] Zf 11.962 ns Longest " "Info: Longest tpd from source pin \"D\[0\]\" to destination pin \"Zf\" is 11.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns D\[0\] 1 PIN PIN_R8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 7; PIN Node = 'D\[0\]'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.619 ns) + CELL(0.263 ns) 5.662 ns Add1~3 2 COMB LCCOMB_X10_Y4_N0 2 " "Info: 2: + IC(4.619 ns) + CELL(0.263 ns) = 5.662 ns; Loc. = LCCOMB_X10_Y4_N0; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "4.882 ns" { D[0] Add1~3 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.172 ns) 5.834 ns Add1~6 3 COMB LCCOMB_X10_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.172 ns) = 5.834 ns; Loc. = LCCOMB_X10_Y4_N2; Fanout = 2; COMB Node = 'Add1~6'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.172 ns" { Add1~3 Add1~6 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.959 ns Add1~9 4 COMB LCCOMB_X10_Y4_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.959 ns; Loc. = LCCOMB_X10_Y4_N4; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~6 Add1~9 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.053 ns) 7.198 ns Zf~5 5 COMB LCCOMB_X1_Y3_N12 1 " "Info: 5: + IC(1.186 ns) + CELL(0.053 ns) = 7.198 ns; Loc. = LCCOMB_X1_Y3_N12; Fanout = 1; COMB Node = 'Zf~5'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { Add1~9 Zf~5 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.272 ns) 8.477 ns Zf~6 6 COMB LCCOMB_X10_Y4_N30 1 " "Info: 6: + IC(1.007 ns) + CELL(0.272 ns) = 8.477 ns; Loc. = LCCOMB_X10_Y4_N30; Fanout = 1; COMB Node = 'Zf~6'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Zf~5 Zf~6 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.378 ns) 9.460 ns Zf~16 7 COMB LCCOMB_X9_Y3_N28 1 " "Info: 7: + IC(0.605 ns) + CELL(0.378 ns) = 9.460 ns; Loc. = LCCOMB_X9_Y3_N28; Fanout = 1; COMB Node = 'Zf~16'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { Zf~6 Zf~16 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(1.952 ns) 11.962 ns Zf 8 PIN PIN_U13 0 " "Info: 8: + IC(0.550 ns) + CELL(1.952 ns) = 11.962 ns; Loc. = PIN_U13; Fanout = 0; PIN Node = 'Zf'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Zf~16 Zf } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.995 ns ( 33.40 % ) " "Info: Total cell delay = 3.995 ns ( 33.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.967 ns ( 66.60 % ) " "Info: Total interconnect delay = 7.967 ns ( 66.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "11.962 ns" { D[0] Add1~3 Add1~6 Add1~9 Zf~5 Zf~6 Zf~16 Zf } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "11.962 ns" { D[0] {} D[0]~combout {} Add1~3 {} Add1~6 {} Add1~9 {} Zf~5 {} Zf~6 {} Zf~16 {} Zf {} } { 0.000ns 0.000ns 4.619ns 0.000ns 0.000ns 1.186ns 1.007ns 0.605ns 0.550ns } { 0.000ns 0.780ns 0.263ns 0.172ns 0.125ns 0.053ns 0.272ns 0.378ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Cf\$latch s\[2\] s\[0\] -3.400 ns register " "Info: th for register \"Cf\$latch\" (data pin = \"s\[2\]\", clock pin = \"s\[0\]\") is -3.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[0\] destination 2.287 ns + Longest register " "Info: + Longest clock path from clock \"s\[0\]\" to destination register is 2.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[0\] 1 CLK PIN_U18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 9; CLK Node = 's\[0\]'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.346 ns) 2.036 ns Cf~8 2 COMB LCCOMB_X1_Y3_N30 1 " "Info: 2: + IC(0.880 ns) + CELL(0.346 ns) = 2.036 ns; Loc. = LCCOMB_X1_Y3_N30; Fanout = 1; COMB Node = 'Cf~8'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { s[0] Cf~8 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 2.287 ns Cf\$latch 3 REG LCCOMB_X1_Y3_N8 1 " "Info: 3: + IC(0.198 ns) + CELL(0.053 ns) = 2.287 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { Cf~8 Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 52.86 % ) " "Info: Total cell delay = 1.209 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.078 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.078 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { s[0] Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { s[0] {} s[0]~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.880ns 0.198ns } { 0.000ns 0.810ns 0.346ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.687 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns s\[2\] 1 CLK PIN_V19 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V19; Fanout = 9; CLK Node = 's\[2\]'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.475 ns) + CELL(0.225 ns) 4.520 ns Equal0~0 2 COMB LCCOMB_X1_Y3_N28 5 " "Info: 2: + IC(3.475 ns) + CELL(0.225 ns) = 4.520 ns; Loc. = LCCOMB_X1_Y3_N28; Fanout = 5; COMB Node = 'Equal0~0'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { s[2] Equal0~0 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.225 ns) 4.977 ns Cf~7 3 COMB LCCOMB_X1_Y3_N14 1 " "Info: 3: + IC(0.232 ns) + CELL(0.225 ns) = 4.977 ns; Loc. = LCCOMB_X1_Y3_N14; Fanout = 1; COMB Node = 'Cf~7'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { Equal0~0 Cf~7 } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.228 ns) 5.687 ns Cf\$latch 4 REG LCCOMB_X1_Y3_N8 1 " "Info: 4: + IC(0.482 ns) + CELL(0.228 ns) = 5.687 ns; Loc. = LCCOMB_X1_Y3_N8; Fanout = 1; REG Node = 'Cf\$latch'" {  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { Cf~7 Cf$latch } "NODE_NAME" } } { "ALU.v" "" { Text "H:/各种文件/电子电路/实验/实验二/ALU/ALU.v" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.498 ns ( 26.34 % ) " "Info: Total cell delay = 1.498 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.189 ns ( 73.66 % ) " "Info: Total interconnect delay = 4.189 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { s[2] Equal0~0 Cf~7 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { s[2] {} s[2]~combout {} Equal0~0 {} Cf~7 {} Cf$latch {} } { 0.000ns 0.000ns 3.475ns 0.232ns 0.482ns } { 0.000ns 0.820ns 0.225ns 0.225ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { s[0] Cf~8 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "2.287 ns" { s[0] {} s[0]~combout {} Cf~8 {} Cf$latch {} } { 0.000ns 0.000ns 0.880ns 0.198ns } { 0.000ns 0.810ns 0.346ns 0.053ns } "" } } { "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/software/quartus/bin/TimingClosureFloorplan.fld" "" "5.687 ns" { s[2] Equal0~0 Cf~7 Cf$latch } "NODE_NAME" } } { "h:/software/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/software/quartus/bin/Technology_Viewer.qrui" "5.687 ns" { s[2] {} s[2]~combout {} Equal0~0 {} Cf~7 {} Cf$latch {} } { 0.000ns 0.000ns 3.475ns 0.232ns 0.482ns } { 0.000ns 0.820ns 0.225ns 0.225ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 22:30:44 2021 " "Info: Processing ended: Mon Nov 29 22:30:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
