// Seed: 3164094330
module module_0 ();
  assign id_1 = id_1 | 1;
endmodule
module module_1;
  always @(posedge 1 or negedge 1'b0) begin
    assume (1);
  end
  module_0();
endmodule
module module_0 (
    output wire id_0,
    output tri  id_1
);
  id_3 :
  assert property (@(posedge 1) id_3)
  else $display(1);
  assign id_1 = 1 ? 1 == 1'h0 : 1'b0;
  wire id_4;
  always force {1 & id_4, 1'b0} = 1;
  wire module_2;
  wire id_5;
  assign id_4 = id_5;
  module_0();
  wire id_6;
  assign id_0 = (id_6);
  genvar id_7;
endmodule
