m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/vsim
T_opt
!s110 1667443431
VkIVZ_J9MhlX8eHo^83K9L3
Z2 04 12 3 work uut_fetch_tb rtl 1
=1-000ae431a4f1-63632ae6-93bf8-3fe6
Z3 !s124 OEM10U4 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.2;73
R1
T_opt1
Z6 !s110 1667657580
VW]9jl:^9W7mk;;Xc`XGM]1
04 4 3 work test rtl 1
=1-000ae431a4f1-63666f6c-4d32f-c346
!s124 OEM10U6 
Z7 o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
T_opt2
!s110 1667639322
VkNhbkk5Zi@5C6iD^=7H@O1
R2
=1-000ae431a4f1-63662819-b1231-647f
R3
R7
R4
n@_opt2
R5
R1
Econtrol_unit
Z8 w1667655583
Z9 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z10 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z11 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 240
R1
Z12 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
Z13 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
l0
L5 1
VN[6Oc3:3Ti7[EP]7j`LWL1
!s100 >^==D`3c]=flmT9hK;=Jl2
Z14 OL;C;2021.2;73
33
Z15 !s110 1667657579
!i10b 1
Z16 !s108 1667657579.000000
Z17 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd|
Z18 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd|
!i113 0
Z19 o-work work
Z20 tExplicit 1 NoCoverage 1 CvgOpt 0
Artl
R9
R10
R11
DEx4 work 12 control_unit 0 22 N[6Oc3:3Ti7[EP]7j`LWL1
!i122 240
l34
L25 137
VTb0EKa8^IzbDzTHoO2[_P0
!s100 >DeHH?fY273PZeBBg295J3
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Econtrol_unit_tb
Z21 w1667030792
R9
R10
R11
!i122 55
R1
Z22 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd
Z23 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd
l0
L5 1
Vl0aDd3llWSf`Y_:@E`c=N2
!s100 fX]:E23OjU2nIcmIBK<Sl2
R14
33
Z24 !s110 1667034979
!i10b 1
Z25 !s108 1667034979.000000
Z26 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd|
Z27 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 15 control_unit_tb 0 22 l0aDd3llWSf`Y_:@E`c=N2
!i122 55
l38
L8 71
VX6L25BJQ;aeVNVODL1H[L0
!s100 DLfEfUCWk?F5SYe][9<BL3
R14
33
R24
!i10b 1
R25
R26
R27
!i113 0
R19
R20
Emain
Z28 w1666613916
Z29 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z30 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z31 DPx4 work 9 registers 0 22 aadPVCZUYJz0EibWoB_h90
R9
R10
R11
!i122 73
R1
Z32 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd
Z33 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd
l0
L8 1
V0khSi6S3zCcbIn]oRWLbN1
!s100 oHZDEU91LYzkG_:S@ACfU3
R14
33
Z34 !s110 1667038716
!i10b 1
Z35 !s108 1667038715.000000
Z36 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd|
Z37 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd|
!i113 0
R19
R20
Artl
R29
R30
R31
R9
R10
R11
DEx4 work 4 main 0 22 0khSi6S3zCcbIn]oRWLbN1
!i122 73
l230
L15 356
V?WHP7f<oEE1[gK]EgKXoK3
!s100 GQ54IeTV>kDlXEc;EC?b71
R14
33
R34
!i10b 1
R35
R36
R37
!i113 0
R19
R20
Ememory_interface
Z38 w1666439080
R9
R10
R11
!i122 65
R1
Z39 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
Z40 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
l0
L5 1
V72<1Z1Z@7K`jZ`kFocRRS0
!s100 J?:h1OQcz34f07[:IjPn_2
R14
33
Z41 !s110 1667038703
!i10b 1
Z42 !s108 1667038703.000000
Z43 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd|
Z44 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 16 memory_interface 0 22 72<1Z1Z@7K`jZ`kFocRRS0
!i122 65
l44
L20 208
Vb`?=Bc_GG>]O1MJ:R<GYk0
!s100 oXD<T2GMAS<0dHClPKPdJ0
R14
33
R41
!i10b 1
R42
R43
R44
!i113 0
R19
R20
Ememory_interface_1
Z45 w1667359675
R9
R10
R11
!i122 237
R1
Z46 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
Z47 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
l0
L5 1
VkF0o6RnSc9gSWIW1^J@VQ3
!s100 Q6bLcEDzgLa0`e4M[i74h1
R14
33
R15
!i10b 1
R16
Z48 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd|
Z49 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 18 memory_interface_1 0 22 kF0o6RnSc9gSWIW1^J@VQ3
!i122 237
l38
L17 125
Vl098j5hn`lf@Nz[1CZh9L1
!s100 jHKF:zVe@1=9>baGZ4DhK0
R14
33
R15
!i10b 1
R16
R48
R49
!i113 0
R19
R20
Ememory_interface_1_tb
Z50 w1667043812
R9
R10
R11
!i122 82
R1
Z51 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
Z52 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
l0
L5 1
Vbn?^5Cb2mTjK`gH1YI]P30
!s100 Uel6TI`_ChPL;g[G085aU0
R14
33
Z53 !s110 1667048849
!i10b 1
Z54 !s108 1667048849.000000
Z55 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd|
Z56 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 21 memory_interface_1_tb 0 22 bn?^5Cb2mTjK`gH1YI]P30
!i122 82
l31
L8 73
V`e@EaRlMn=Q643mSNj<062
!s100 @58nPjPfZ34zMDI?K3Xe]0
R14
33
R53
!i10b 1
R54
R55
R56
!i113 0
R19
R20
Ememory_interface_tb
Z57 w1666007561
R9
R10
R11
!i122 53
R1
Z58 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd
Z59 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd
l0
L5 1
Vl7GaReTCZX`>976f?J_E:3
!s100 `7<1mKY:9>2VLHS9^`eKG2
R14
33
Z60 !s110 1667034976
!i10b 1
Z61 !s108 1667034976.000000
Z62 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd|
Z63 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 19 memory_interface_tb 0 22 l7GaReTCZX`>976f?J_E:3
!i122 53
l35
L8 101
V=2`<hGGnHXDO[O=UCD1C_1
!s100 X?fmlUaE8hldYcz3LeO1T0
R14
33
R60
!i10b 1
R61
R62
R63
!i113 0
R19
R20
Eram
Z64 w1666175698
Z65 DPx9 altera_mf 20 altera_mf_components 0 22 z`PE^;i7^=^2F=6UIQiSN2
R10
R11
!i122 62
R1
Z66 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
Z67 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
l0
Z68 L43 1
VZWY_EB6ko_dHo1cbVjCn:3
!s100 5i>;RB<?K_b30NS8Jo`7J2
R14
33
Z69 !s110 1667038693
!i10b 1
Z70 !s108 1667038693.000000
Z71 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd|
Z72 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd|
!i113 0
R19
R20
Asyn
R65
R10
R11
DEx4 work 3 ram 0 22 ZWY_EB6ko_dHo1cbVjCn:3
!i122 62
l61
L57 37
V5M:6Zf2?6<NL<db=HiO3o3
!s100 ld3W1i>kYl]@k<e:[4oMM0
R14
33
R69
!i10b 1
R70
R71
R72
!i113 0
R19
R20
Pregisters
R9
R29
R30
R10
R11
!i122 241
Z73 w1666517973
R1
Z74 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd
Z75 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd
l0
L6 1
VaadPVCZUYJz0EibWoB_h90
!s100 mz^<MTA8aHc@54Z^1dDi91
R14
33
R6
!i10b 1
R16
Z76 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd|
Z77 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd|
!i113 0
R19
R20
Bbody
R31
R9
R29
R30
R10
R11
!i122 241
l0
L9 1
Vj5gB>B^U;TlARdi:bZn`b0
!s100 AWeNIKARaY<WhnT21Ui4d0
R14
33
R6
!i10b 1
R16
R76
R77
!i113 0
R19
R20
Erom
Z78 w1666175800
R65
R10
R11
!i122 236
R1
Z79 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
Z80 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
l0
R68
ViRBHTLhZlzSYV_LS45T6e3
!s100 Ebi4MZJmRo:DXZIonfdJa1
R14
33
R15
!i10b 1
R16
Z81 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd|
Z82 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd|
!i113 0
R19
R20
Asyn
R65
R10
R11
DEx4 work 3 rom 0 22 iRBHTLhZlzSYV_LS45T6e3
!i122 236
l59
L55 35
VgRfH[:I9i3eK8P[UO:OiA0
!s100 mD2BZ<IUYnaT8=F5FePYg2
R14
33
R15
!i10b 1
R16
R81
R82
!i113 0
R19
R20
Etest
Z83 w1667656656
Z84 DPx6 altera 21 altera_syn_attributes 0 22 ^E^KzEQ5^>`U1]<kXcJN=2
R9
R10
R11
!i122 242
R1
Z85 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
Z86 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
l0
L9 1
V^YQ7=9Ej9:5[JQn42PeJO1
!s100 N6X8c?7:iG34>`mW^9WOa3
R14
33
R6
!i10b 1
Z87 !s108 1667657580.000000
Z88 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd|
Z89 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd|
!i113 0
R19
R20
Artl
R84
R9
R10
R11
DEx4 work 4 test 0 22 ^YQ7=9Ej9:5[JQn42PeJO1
!i122 242
l113
L21 162
VfoO;BAokDzD5IzK6j0nLO0
!s100 o4:]7l;X9=4a[lT;oMzSb1
R14
33
R6
!i10b 1
R87
R88
R89
!i113 0
R19
R20
Euut_alu
Z90 w1666421914
R29
R30
R9
R10
R11
!i122 70
R1
Z91 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
Z92 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
l0
L6 1
VS0Mjnm6ggWF@QJHd9?M]e1
!s100 A9^1nRiokoaShcX>1JHmm0
R14
33
Z93 !s110 1667038709
!i10b 1
Z94 !s108 1667038709.000000
Z95 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd|
Z96 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd|
!i113 0
R19
R20
Artl
R29
R30
R9
R10
R11
DEx4 work 7 uut_alu 0 22 S0Mjnm6ggWF@QJHd9?M]e1
!i122 70
l47
L40 147
V<@@FMNNXFnbDkk;9COeeO3
!s100 3R3H4jj3?len?bn8^Wj?o1
R14
33
R93
!i10b 1
R94
R95
R96
!i113 0
R19
R20
Euut_decode
Z97 w1667657509
Z98 DPx8 synopsys 10 attributes 0 22 iThS5<O8gHDP?YiMiccE>3
Z99 DPx4 ieee 14 std_logic_misc 0 22 j4Ca:YPSgnCRYmKlN0[Uj0
R9
R10
R11
!i122 239
R1
Z100 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
Z101 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
l0
L6 1
Vl?J[VRBG^=>AOOg5D=IB80
!s100 THeciIk`O5aW[BKh8zKAi0
R14
33
R15
!i10b 1
R16
Z102 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd|
Z103 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd|
!i113 0
R19
R20
Artl
R98
R99
R9
R10
R11
DEx4 work 10 uut_decode 0 22 l?J[VRBG^=>AOOg5D=IB80
!i122 239
l50
L37 221
VlJEi2[BFG`EGL7JjJhYLD0
!s100 @=89Se]BX81]f;TMU9XYa1
R14
33
R15
!i10b 1
R16
R102
R103
!i113 0
R19
R20
Euut_fetch
Z104 w1667655673
R9
R10
R11
!i122 238
R1
Z105 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
Z106 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
l0
L7 1
Vkh5CM6UUSY`L8Zka@4WPG0
!s100 Jk>][2j5^LJFGI811OEhL3
R14
33
R15
!i10b 1
R16
Z107 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd|
Z108 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 9 uut_fetch 0 22 kh5CM6UUSY`L8Zka@4WPG0
!i122 238
l43
L25 55
VFkBL5kZ4`4^@eZ@4LSUzJ0
!s100 dDlEVDdaWYjkf9OnAa:473
R14
33
R15
!i10b 1
R16
R107
R108
!i113 0
R19
R20
Euut_fetch_tb
Z109 w1667624286
R9
R10
R11
!i122 153
R1
Z110 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
Z111 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
l0
L7 1
VaJXKnRYL7:P9Ha9@WH=Fe3
!s100 6;<V_^]1YV`SL5ajz_;MG1
R14
33
Z112 !s110 1667639312
!i10b 1
Z113 !s108 1667639312.000000
Z114 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd|
Z115 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 12 uut_fetch_tb 0 22 aJXKnRYL7:P9Ha9@WH=Fe3
!i122 153
l39
L10 71
VJ7dlVE:DmPa:9b^;Qd_U^0
!s100 >fXKgWz9UJn1zUf@jCHLU1
R14
33
R112
!i10b 1
R113
R114
R115
!i113 0
R19
R20
Euut_mem
Z116 w1666608644
R9
R10
R11
!i122 67
R1
Z117 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
Z118 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
l0
L5 1
VXI^7cMMYIGRAEOh?YkKfP0
!s100 ObzNT]Cm28X=?N=a6>iGk3
R14
33
R93
!i10b 1
R94
Z119 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd|
Z120 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd|
!i113 0
R19
R20
Artl
R9
R10
R11
DEx4 work 7 uut_mem 0 22 XI^7cMMYIGRAEOh?YkKfP0
!i122 67
l50
L31 55
V_e7bCI^AI[_]1??geHOjg1
!s100 ;mCC9[5G1AILggOYVbC_>3
R14
33
R93
!i10b 1
R94
R119
R120
!i113 0
R19
R20
Euut_register
Z121 w1666518123
R31
R9
R29
R30
R10
R11
!i122 72
R1
Z122 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
Z123 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
l0
L10 1
VHHGKzWd:=mAXKeX8?Bz^h1
!s100 FXmgMKnd8bd294K[<;@g?3
R14
33
R93
!i10b 1
R94
Z124 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd|
Z125 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd|
!i113 0
R19
R20
Artl
R31
R9
R29
R30
R10
R11
DEx4 work 12 uut_register 0 22 HHGKzWd:=mAXKeX8?Bz^h1
!i122 72
l36
L32 36
Vg6mNB;0:hUZac5=8V]cBg2
!s100 h5=Xg8ZKT3`aQUUND]Tad1
R14
33
R93
!i10b 1
R94
R124
R125
!i113 0
R19
R20
