OpenROAD v2.0-5460-g127815b81 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   wrapper
Die area:                 ( 0 0 ) ( 193625 204345 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     4714
Number of terminals:      51
Number of snets:          2
Number of nets:           1311

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 98.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 56056.
[INFO DRT-0033] mcon shape region query size = 54081.
[INFO DRT-0033] met1 shape region query size = 14381.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 435.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 430.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 152.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 291 pins.
[INFO DRT-0081]   Complete 80 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1315 groups.
#scanned instances     = 4714
#unique  instances     = 98
#stdCellGenAp          = 2313
#stdCellValidPlanarAp  = 34
#stdCellValidViaAp     = 1714
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4002
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 142.34 (MB), peak = 142.34 (MB)

Number of guides:     8439

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 29 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3210.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2640.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1304.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 23.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4514 vertical wires in 1 frboxes and 2663 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 410 vertical wires in 1 frboxes and 762 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.06 (MB), peak = 164.06 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 164.06 (MB), peak = 164.06 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 182.87 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 201.50 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:01, memory = 240.26 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:01, memory = 240.26 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:03, memory = 271.09 (MB).
    Completing 60% with 98 violations.
    elapsed time = 00:00:04, memory = 271.09 (MB).
    Completing 70% with 98 violations.
    elapsed time = 00:00:05, memory = 277.27 (MB).
    Completing 80% with 98 violations.
    elapsed time = 00:00:05, memory = 277.27 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:07, memory = 277.27 (MB).
    Completing 100% with 260 violations.
    elapsed time = 00:00:09, memory = 307.44 (MB).
[INFO DRT-0199]   Number of violations = 590.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      7      0      0      0      0
Metal Spacing        8      0     89      0     10      0
Min Hole             0      0      1      0      0      0
Recheck              1      0    232      0     96      1
Short                0      0    142      2      1      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:09, memory = 572.77 (MB), peak = 572.77 (MB)
Total wire length = 30573 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16357 um.
Total wire length on LAYER met2 = 13982 um.
Total wire length on LAYER met3 = 233 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7950.
Up-via summary (total 7950):.

-----------------------
 FR_MASTERSLICE       0
            li1    3772
           met1    4152
           met2      26
           met3       0
           met4       0
-----------------------
                   7950


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 590 violations.
    elapsed time = 00:00:00, memory = 572.77 (MB).
    Completing 20% with 590 violations.
    elapsed time = 00:00:00, memory = 572.77 (MB).
    Completing 30% with 590 violations.
    elapsed time = 00:00:00, memory = 572.77 (MB).
    Completing 40% with 565 violations.
    elapsed time = 00:00:01, memory = 572.77 (MB).
    Completing 50% with 565 violations.
    elapsed time = 00:00:01, memory = 572.77 (MB).
    Completing 60% with 565 violations.
    elapsed time = 00:00:02, memory = 572.77 (MB).
    Completing 70% with 489 violations.
    elapsed time = 00:00:02, memory = 572.77 (MB).
    Completing 80% with 489 violations.
    elapsed time = 00:00:03, memory = 572.77 (MB).
    Completing 90% with 336 violations.
    elapsed time = 00:00:05, memory = 573.03 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:07, memory = 595.62 (MB).
[INFO DRT-0199]   Number of violations = 194.
Viol/Layer        met1   met2
Metal Spacing       10      2
Recheck            132      0
Short               49      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 598.77 (MB), peak = 608.09 (MB)
Total wire length = 30273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16224 um.
Total wire length on LAYER met2 = 13807 um.
Total wire length on LAYER met3 = 241 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7952.
Up-via summary (total 7952):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4153
           met2      30
           met3       0
           met4       0
-----------------------
                   7952


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 194 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 20% with 194 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 30% with 194 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 40% with 181 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 50% with 181 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 60% with 181 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:02, memory = 598.77 (MB).
    Completing 80% with 185 violations.
    elapsed time = 00:00:03, memory = 598.77 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:04, memory = 598.77 (MB).
    Completing 100% with 50 violations.
    elapsed time = 00:00:05, memory = 598.77 (MB).
[INFO DRT-0199]   Number of violations = 50.
Viol/Layer        met1   met2
Metal Spacing       10      1
Short               39      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 598.77 (MB), peak = 608.09 (MB)
Total wire length = 30152 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16243 um.
Total wire length on LAYER met2 = 13680 um.
Total wire length on LAYER met3 = 227 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7910.
Up-via summary (total 7910):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4115
           met2      26
           met3       0
           met4       0
-----------------------
                   7910


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 50 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 20% with 50 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 30% with 49 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:02, memory = 598.77 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:02, memory = 598.77 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 598.77 (MB), peak = 608.09 (MB)
Total wire length = 30159 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16165 um.
Total wire length on LAYER met2 = 13697 um.
Total wire length on LAYER met3 = 295 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7925.
Up-via summary (total 7925):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4120
           met2      36
           met3       0
           met4       0
-----------------------
                   7925


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:05, memory = 598.77 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                2      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 598.77 (MB), peak = 608.09 (MB)
Total wire length = 30157 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16163 um.
Total wire length on LAYER met2 = 13698 um.
Total wire length on LAYER met3 = 295 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7926.
Up-via summary (total 7926):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4121
           met2      36
           met3       0
           met4       0
-----------------------
                   7926


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 598.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 598.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 598.77 (MB), peak = 608.09 (MB)
Total wire length = 30148 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16120 um.
Total wire length on LAYER met2 = 13691 um.
Total wire length on LAYER met3 = 336 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7929.
Up-via summary (total 7929):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4118
           met2      42
           met3       0
           met4       0
-----------------------
                   7929


[INFO DRT-0198] Complete detail routing.
Total wire length = 30148 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 16120 um.
Total wire length on LAYER met2 = 13691 um.
Total wire length on LAYER met3 = 336 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7929.
Up-via summary (total 7929):.

-----------------------
 FR_MASTERSLICE       0
            li1    3769
           met1    4118
           met2      42
           met3       0
           met4       0
-----------------------
                   7929


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:32, memory = 598.77 (MB), peak = 608.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /foss/designs/ma2022/wrapper/runs/RUN_2023.03.12_07.43.52/results/routing/wrapper.odb...
Writing netlist to /foss/designs/ma2022/wrapper/runs/RUN_2023.03.12_07.43.52/results/routing/wrapper.nl.v...
Writing powered netlist to /foss/designs/ma2022/wrapper/runs/RUN_2023.03.12_07.43.52/results/routing/wrapper.pnl.v...
Writing layout to /foss/designs/ma2022/wrapper/runs/RUN_2023.03.12_07.43.52/results/routing/wrapper.def...
