Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 11 11:42:32 2023
| Host         : DESKTOP-IKFSEOA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ShiftAddMultiplier_control_sets_placed.rpt
| Design       : ShiftAddMultiplier
| Device       : xc7a50ti
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | Q[2]_i_1_n_0   | Q[3]_i_1_n_0     |                1 |              4 |
|  clk_IBUF_BUFG |                |                  |                1 |              6 |
|  clk_IBUF_BUFG | Q[2]_i_1_n_0   | load_IBUF        |                1 |              8 |
|  clk_IBUF_BUFG | Q[2]_i_1_n_0   |                  |                1 |             12 |
|  clk_IBUF_BUFG | Out[7]_i_1_n_0 |                  |                3 |             16 |
|  clk_IBUF_BUFG | P[7]_i_1_n_0   | load_IBUF        |                2 |             16 |
+----------------+----------------+------------------+------------------+----------------+


