$date
	Sun Oct 23 05:49:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#348925
b10 !
1"
#348926
b10 &
b10 %
1$
#348927
0"
#348930
b1 &
b1 %
1#
#348934
b0 &
0#
b0 %
0$
#1394807
b1100 !
1"
#1394810
b1100 &
b1100 %
1$
#1394811
0"
#1394814
b110 &
b110 %
#1394818
b11 &
b11 %
#1394822
b1010 &
b1010 %
#1394826
b101 &
b101 %
#1394830
b10000 &
b10000 %
#1394834
b1000 &
b1000 %
#1394838
b100 &
b100 %
#1394842
b10 &
b10 %
#1394846
b1 &
1#
b1 %
#1394850
b0 &
b0 %
0#
0$
#2439241
b1101 !
1"
#2439242
b1101 &
b1101 %
1$
#2439243
0"
#2439246
b101000 &
b101000 %
#2439250
b10100 &
b10100 %
#2439254
b1010 &
b1010 %
#2439258
b101 &
b101 %
#2439262
b10000 &
b10000 %
#2439266
b1000 &
b1000 %
#2439270
b100 &
b100 %
#2439274
b10 &
b10 %
#2439278
b1 &
1#
b1 %
#2439282
b0 &
b0 %
0#
0$
#4500012
