// Seed: 51810502
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2
);
  assign module_2.id_1 = 0;
endmodule
program module_1 (
    input supply1 id_0[-1 : 1],
    output tri id_1,
    input tri0 id_2
    , id_6,
    input tri id_3,
    input uwire id_4
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = -1;
  bufif0 primCall (id_1, id_6, id_4);
endprogram
module module_2 #(
    parameter id_18 = 32'd53,
    parameter id_3  = 32'd33
) (
    input tri id_0,
    output wire id_1,
    output wor id_2,
    input wor _id_3,
    output tri1 id_4,
    output logic id_5,
    output tri1 id_6[-1 : -1],
    input wor id_7[-1 : id_3],
    output wor id_8,
    input supply1 id_9,
    input wor id_10,
    input uwire id_11,
    output wor id_12
    , id_22,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15,
    output wand id_16,
    output uwire id_17,
    input tri1 _id_18,
    input wor id_19,
    input tri0 id_20[id_18 : 1 'h0]
    , id_23
);
  always id_5 <= id_19;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7
  );
endmodule
