#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 22:46:58 2020
# Process ID: 12432
# Current directory: D:/Projects/Xilinx/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11900 D:\Projects\Xilinx\CPU\CPU.xpr
# Log file: D:/Projects/Xilinx/CPU/vivado.log
# Journal file: D:/Projects/Xilinx/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Xilinx/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 856.867 ; gain = 235.211
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "pc"
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\pc\pc.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CE {true} CONFIG.SSET {false} CONFIG.Load {true}] [get_bd_cells c_counter_binary_0]
report_ip_
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 22 22:58:59 2020
| Host         : DESKTOP-O6REA7C running 64-bit major release  (build 9200)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 3 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+-------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| Instance Name           | Status     | Recommendation      | Change    | IP Name            | IP      | New Version    | New        | Original Part        |
|                         |            |                     | Log       |                    | Version |                | License    |                      |
+-------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| bram                    | Up-to-date | No changes required |  *(1)     | Block Memory       | 8.4     | 8.4 (Rev. 4)   | Included   | xc7a100tcsg324-1     |
|                         |            |                     |           | Generator          | (Rev.   |                |            |                      |
|                         |            |                     |           |                    | 4)      |                |            |                      |
+-------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| pc_c_counter_binary_0_0 | Up-to-date | No changes required |  *(2)     | Binary Counter     | 12.0    | 12.0 (Rev. 14) | Included   | xc7a100tcsg324-1     |
|                         |            |                     |           |                    | (Rev.   |                |            |                      |
|                         |            |                     |           |                    | 14)     |                |            |                      |
+-------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
| program_counter         | Up-to-date | No changes required |  *(3)     | Binary Counter     | 12.0    | 12.0 (Rev. 14) | Included   | xc7a100tcsg324-1     |
|                         |            |                     |           |                    | (Rev.   |                |            |                      |
|                         |            |                     |           |                    | 14)     |                |            |                      |
+-------------------------+------------+---------------------+-----------+--------------------+---------+----------------+------------+----------------------+
*(1) d:/Programs/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/doc/blk_mem_gen_v8_4_changelog.txt
*(2) d:/Programs/Xilinx/Vivado/2019.2/data/ip/xilinx/c_counter_binary_v12_0/doc/c_counter_binary_v12_0_changelog.txt
*(3) d:/Programs/Xilinx/Vivado/2019.2/data/ip/xilinx/c_counter_binary_v12_0/doc/c_counter_binary_v12_0_changelog.txt


startgroup
make_bd_pins_external  [get_bd_cells c_counter_binary_0]
make_bd_intf_pins_external  [get_bd_cells c_counter_binary_0]
INFO: [BD 5-409] No interface pins to be made external for /c_counter_binary_0
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd] -top
INFO: [BD 41-1662] The design 'pc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\pc\pc.bd> 
Wrote  : <D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ui/bd_8bea5e33.ui> 
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/sim/pc.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hdl/pc_wrapper.vhd
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hdl/pc_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci] -no_script -reset -force -quiet
remove_files  -fileset program_counter D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci
INFO: [Project 1-386] Moving file 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/program_counter/program_counter.xci' from fileset 'program_counter' to fileset 'sources_1'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_bd_design "block_ram"
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\block_ram\block_ram.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {65536} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd] -top
INFO: [BD 41-1662] The design 'block_ram.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\block_ram\block_ram.bd> 
Wrote  : <D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ui/bd_83b6900c.ui> 
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/sim/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_0]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_0]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
regenerate_bd_layout
make_wrapper -files [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd] -top
INFO: [BD 41-1662] The design 'block_ram.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\block_ram\block_ram.bd> 
Wrote  : <D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ui/bd_83b6900c.ui> 
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/sim/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd'
import_files -force -norecurse D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci] -no_script -reset -force -quiet
remove_files  -fileset bram D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci
INFO: [Project 1-386] Moving file 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/ip/bram/bram.xci' from fileset 'bram' to fileset 'sources_1'.
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'pc.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\pc\pc.bd> 
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/sim/pc.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hdl/pc_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
Exporting to file D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hw_handoff/pc.hwh
Generated Block Design Tcl file D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/hw_handoff/pc_bd.tcl
Generated Hardware Definition File D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP pc_c_counter_binary_0_0, cache-ID = 584ee2eaaa7057b9; cache size = 2.972 MB.
INFO: [BD 41-1662] The design 'block_ram.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
Wrote  : <D:\Projects\Xilinx\CPU\CPU.srcs\sources_1\bd\block_ram\block_ram.bd> 
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/sim/block_ram.vhd
VHDL Output written to : D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hdl/block_ram_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hw_handoff/block_ram.hwh
Generated Block Design Tcl file D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/hw_handoff/block_ram_bd.tcl
Generated Hardware Definition File D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.hwdef
[Tue Sep 22 23:36:54 2020] Launched block_ram_blk_mem_gen_0_0_synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/block_ram_blk_mem_gen_0_0_synth_1/runme.log
[Tue Sep 22 23:36:54 2020] Launched synth_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.223 ; gain = 15.672
launch_runs impl_1 -jobs 2
[Tue Sep 22 23:39:43 2020] Launched impl_1...
Run output will be captured here: D:/Projects/Xilinx/CPU/CPU.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ip/block_ram_blk_mem_gen_0_0/block_ram_blk_mem_gen_0_0.dcp' for cell 'MAPPING_BRAM_WRAPPER/MAPPING_BRAM/block_ram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ip/pc_c_counter_binary_0_0/pc_c_counter_binary_0_0.dcp' for cell 'MAPPING_PC/pc_i/c_counter_binary_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2127.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports mclk]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2127.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2127.008 ; gain = 168.480
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.473 ; gain = 208.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
INFO: [Synth 8-3491] module 'bram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:34' bound to instance 'MAPPING_BRAM_WRAPPER' of component 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'block_ram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:14' bound to instance 'MAPPING_BRAM' of component 'block_ram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'block_ram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'block_ram' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:14' bound to instance 'block_ram_i' of component 'block_ram' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'block_ram' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:28]
INFO: [Synth 8-3491] module 'block_ram_blk_mem_gen_0_0' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/block_ram_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'block_ram_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:57]
INFO: [Synth 8-638] synthesizing module 'block_ram_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/block_ram_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'block_ram' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'block_ram_wrapper' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:24]
WARNING: [Synth 8-3848] Net fake_clka in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:51]
WARNING: [Synth 8-3848] Net fake_wea in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:53]
WARNING: [Synth 8-3848] Net fake_addra in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:54]
WARNING: [Synth 8-3848] Net fake_dina in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'pc_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:14' bound to instance 'MAPPING_PC' of component 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:14' bound to instance 'pc_i' of component 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-3491] module 'pc_c_counter_binary_0_0' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'pc_wrapper' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:52]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:106]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:108]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (14#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:109]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (15#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (16#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
WARNING: [Synth 8-614] signal 'c_out_correction' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
WARNING: [Synth 8-614] signal 'negative_temp' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'alu' (17#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:84]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:86]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:88]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:92]
WARNING: [Synth 8-3848] Net pc_clock_enable in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:97]
WARNING: [Synth 8-3848] Net pc_load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:98]
WARNING: [Synth 8-3848] Net pc_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (18#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[15]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[14]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[13]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[12]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[11]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[10]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[9]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[8]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[7]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[6]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[5]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[4]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2546.023 ; gain = 257.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.813 ; gain = 275.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2563.813 ; gain = 275.219
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ip/block_ram_blk_mem_gen_0_0/block_ram_blk_mem_gen_0_0.dcp' for cell 'MAPPING_BRAM_WRAPPER/MAPPING_BRAM/block_ram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ip/pc_c_counter_binary_0_0/pc_c_counter_binary_0_0.dcp' for cell 'MAPPING_PC/pc_i/c_counter_binary_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2581.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:172]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2682.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.070 ; gain = 393.477
96 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.070 ; gain = 393.754
close_design
close_design
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/bram_tb.vhd
export_ip_user_files -of_objects  [get_files D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/Xilinx/CPU/CPU.srcs/sim_1/new/program_counter_tb.vhd
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/pc.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPU_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3039.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
INFO: [Synth 8-3491] module 'bram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:34' bound to instance 'MAPPING_BRAM_WRAPPER' of component 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:107]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'block_ram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:14' bound to instance 'MAPPING_BRAM' of component 'block_ram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:64]
INFO: [Synth 8-638] synthesizing module 'block_ram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'block_ram' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:14' bound to instance 'block_ram_i' of component 'block_ram' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'block_ram' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:28]
INFO: [Synth 8-3491] module 'block_ram_blk_mem_gen_0_0' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/block_ram_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'block_ram_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:57]
INFO: [Synth 8-638] synthesizing module 'block_ram_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/block_ram_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'block_ram' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/synth/block_ram.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'block_ram_wrapper' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/block_ram_wrapper.vhd:24]
WARNING: [Synth 8-3848] Net fake_clka in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:51]
WARNING: [Synth 8-3848] Net fake_wea in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:53]
WARNING: [Synth 8-3848] Net fake_addra in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:54]
WARNING: [Synth 8-3848] Net fake_dina in module/entity bram_wrapper does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'pc_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:14' bound to instance 'MAPPING_PC' of component 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:14' bound to instance 'pc_i' of component 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-3491] module 'pc_c_counter_binary_0_0' declared at 'D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/.Xil/Vivado-12432-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'pc_wrapper' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:109]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:52]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:111]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:106]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:108]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (14#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:109]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (15#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (16#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
WARNING: [Synth 8-614] signal 'c_out_correction' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
WARNING: [Synth 8-614] signal 'negative_temp' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'alu' (17#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
WARNING: [Synth 8-3848] Net load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:84]
WARNING: [Synth 8-3848] Net a_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:86]
WARNING: [Synth 8-3848] Net b_reg_data_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:88]
WARNING: [Synth 8-3848] Net alu_address in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:92]
WARNING: [Synth 8-3848] Net pc_clock_enable in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:97]
WARNING: [Synth 8-3848] Net pc_load in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:98]
WARNING: [Synth 8-3848] Net pc_in in module/entity CPU_top does not have driver. [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (18#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[15]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[14]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[13]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[12]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[11]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[10]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[9]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[8]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[7]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[6]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[5]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[4]
WARNING: [Synth 8-3331] design bram_wrapper has unconnected port addr_in[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3039.855 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3039.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3039.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ip/block_ram_blk_mem_gen_0_0/block_ram_blk_mem_gen_0_0.dcp' for cell 'MAPPING_BRAM_WRAPPER/MAPPING_BRAM/block_ram_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ip/pc_c_counter_binary_0_0/pc_c_counter_binary_0_0.dcp' for cell 'MAPPING_PC/pc_i/c_counter_binary_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3039.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'mclk'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:157]
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:172]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3039.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3039.855 ; gain = 0.000
96 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3039.855 ; gain = 0.000
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
open_bd_design {D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/block_ram.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
current_bd_design [get_bd_designs pc]
close_bd_design [get_bd_designs pc]
Wrote  : <D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ui/bd_8bea5e33.ui> 
close_bd_design [get_bd_designs block_ram]
Wrote  : <D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/block_ram/ui/bd_83b6900c.ui> 
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 23:53:59 2020...
