<dec f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='787' type='bool llvm::TargetTransformInfo::enableMaskedInterleavedAccessVectorization() const'/>
<doc f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='784'>/// Enable matching of interleaved access groups that contain predicated
  /// accesses or gaps and therefore vectorized using masked
  /// vector loads/stores.</doc>
<def f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='545' ll='547' type='bool llvm::TargetTransformInfo::enableMaskedInterleavedAccessVectorization() const'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='2510' u='c' c='_ZL28useMaskedInterleavedAccessesRKN4llvm19TargetTransformInfoE'/>
