
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /apps/xilinx/2018.2/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/apps/xilinx/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao_seas_upenn_edu' on host 'prflow-compute-0-13.c.trim-modem-277014.internal' (Linux_x86_64 version 3.10.0-1127.10.1.el7.x86_64) on Wed Aug 12 22:41:15 UTC 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.8.2003 (Core)"
INFO: [HLS 200-10] In directory '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/vhls/SgdLR'.
INFO: [HLS 200-10] Adding design file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/_sds/vhls/SgdLR/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xczu9eg-ffvb1156-2-e '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.001ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.70027ns.
INFO: [HLS 200-10] Analyzing design file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp' ... 
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:195:15
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61779 ; free virtual = 63402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61779 ; free virtual = 63402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'read_data' into 'SgdLR' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:195).
INFO: [XFORM 203-603] Inlining function 'dotProduct' into 'compute' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:147).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 20, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'useLUT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:59).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 20, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'useLUT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:62).
INFO: [XFORM 203-603] Inlining function 'useLUT' into 'Sigmoid' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:78).
INFO: [XFORM 203-603] Inlining function 'Sigmoid' into 'compute' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:149).
INFO: [XFORM 203-603] Inlining function 'computeGradient' into 'compute' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:151).
INFO: [XFORM 203-603] Inlining function 'updateParameter' into 'compute' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:153).
INFO: [XFORM 203-603] Inlining function 'streamOut' into 'SgdLR' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:201).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 590.793 ; gain = 131.098 ; free physical = 61753 ; free virtual = 63382
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:183: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 590.793 ; gain = 131.098 ; free physical = 61744 ; free virtual = 63375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LABEL_CP' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:179) in function 'SgdLR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'READ_TRAINING_DATA' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:20) in function 'SgdLR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'STREAM_OUT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:125) in function 'SgdLR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DOT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:40) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:93) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'UPDATE' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:112) in function 'compute' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LABEL_CP_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:183) in function 'SgdLR' completely.
INFO: [XFORM 203-501] Unrolling loop 'READ_TRAINING_DATA_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:24) in function 'SgdLR' completely.
INFO: [XFORM 203-501] Unrolling loop 'STREAM_OUT_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:129) in function 'SgdLR' completely.
INFO: [XFORM 203-501] Unrolling loop 'DOT_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:43) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:96) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'UPDATE_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:115) in function 'compute' completely.
INFO: [XFORM 203-101] Partitioning array 'label_local.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'theta_local.V'  in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'gradient.V' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:141) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'training_instance.V'  in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-721] Changing loop 'READ_TRAINING_DATA' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:20)  to a process function for dataflow in function 'SgdLR'.
INFO: [XFORM 203-721] Extract dataflow region from loop TRAINING_INST (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:190)  of function 'SgdLR'.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.0'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.1'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.10'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.11'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.12'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.13'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.14'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.15'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.16'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.17'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.18'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.19'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.2'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.20'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.21'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.22'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.23'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.24'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.25'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.26'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.27'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.28'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.29'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.3'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.30'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.31'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.4'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.5'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.6'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.7'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.8'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'training_instance.V.9'  should be updated in process function 'READ_TRAINING_DATA_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TRAINING_INST', detected/extracted 4 process function(s): 
	 'dataflow_in_loop_TRAINING_INST.entry27'
	 'aesl_mux_load.4[1125 x i8]P.i32.i64'
	 'READ_TRAINING_DATA_proc'
	 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:39:22) to (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:92:22) in function 'compute'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function ''... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:136)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 590.793 ; gain = 131.098 ; free physical = 61700 ; free virtual = 63334
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:189:72)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_TRAINING_INST.entry27' to 'dataflow_in_loop_TRA' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_TRAINING_INST' to 'dataflow_in_loop_TRA.1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:191:5)
WARNING: [XFORM 203-631] Renaming function 'aesl_mux_load.4[1125 x i8]P.i32.i64' to 'aesl_mux_load.4[1125' 
WARNING: [XFORM 203-631] Renaming function 'READ_TRAINING_DATA_proc' to 'READ_TRAINING_DATA_p' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:19:72)
INFO: [XFORM 203-811] Inferring multiple bus burst read of a total cumulative length 1125 on port 'label' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:181:38). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of a total cumulative length 512 on port 'theta' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/spam-filter/src/sdsoc/sgd.cpp:130:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_TRA.1.entry5' to 'dataflow_in_loop_TRA.2' 
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_TRA' to 'dataflow_in_loop_TRA.1.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 672.770 ; gain = 213.074 ; free physical = 61640 ; free virtual = 63274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SgdLR' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_TRA.2' to 'dataflow_in_loop_TRA_2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_TRA.1.1' to 'dataflow_in_loop_TRA_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_TRA.1' to 'dataflow_in_loop_TRA_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-107] Renaming port name 'SgdLR/label' to 'SgdLR/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TRA_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.77 seconds; current allocated memory: 188.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 188.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TRA_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 188.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 188.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aesl_mux_load_4_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 188.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 188.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'READ_TRAINING_DATA_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_TRAINING_DATA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 188.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 189.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DOT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'GRAD'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'UPDATE'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 192.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 195.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TRA_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 195.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 196.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 196.512 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 196.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SgdLR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LABEL_CP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-71] Latency directive discarded for region SgdLR since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 197.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 198.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TRA_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TRA_2'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 199.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TRA_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TRA_1_1'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 199.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aesl_mux_load_4_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aesl_mux_load_4_1125'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 199.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'READ_TRAINING_DATA_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'READ_TRAINING_DATA_p'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 200.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'compute_gradient_0_V' to 'compute_gradient_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_1_V' to 'compute_gradient_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_2_V' to 'compute_gradient_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_3_V' to 'compute_gradient_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_4_V' to 'compute_gradient_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_5_V' to 'compute_gradient_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_6_V' to 'compute_gradient_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_7_V' to 'compute_gradient_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_8_V' to 'compute_gradient_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_9_V' to 'compute_gradient_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_10_V' to 'compute_gradient_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_11_V' to 'compute_gradient_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_12_V' to 'compute_gradient_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_13_V' to 'compute_gradient_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_14_V' to 'compute_gradient_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_15_V' to 'compute_gradient_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_16_V' to 'compute_gradient_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_17_V' to 'compute_gradient_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_18_V' to 'compute_gradient_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_19_V' to 'compute_gradient_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_20_V' to 'compute_gradient_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_21_V' to 'compute_gradient_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_22_V' to 'compute_gradient_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_23_V' to 'compute_gradient_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_24_V' to 'compute_gradient_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_25_V' to 'compute_gradient_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_26_V' to 'compute_gradient_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_27_V' to 'compute_gradient_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_28_V' to 'compute_gradient_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_29_V' to 'compute_gradient_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_30_V' to 'compute_gradient_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_gradient_31_V' to 'compute_gradient_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_mul_mul_28s_16s_44_1_1' to 'SgdLR_mul_mul_28sHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SgdLR_mul_mul_28sHfu': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 207.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TRA_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_s' to 'dataflow_in_loop_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_1' to 'dataflow_in_loop_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_10' to 'dataflow_in_loop_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_11' to 'dataflow_in_loop_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_12' to 'dataflow_in_loop_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_13' to 'dataflow_in_loop_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_14' to 'dataflow_in_loop_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_15' to 'dataflow_in_loop_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_16' to 'dataflow_in_loop_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_17' to 'dataflow_in_loop_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_18' to 'dataflow_in_loop_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_19' to 'dataflow_in_loop_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_2' to 'dataflow_in_loop_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_20' to 'dataflow_in_loop_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_21' to 'dataflow_in_loop_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_22' to 'dataflow_in_loop_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_23' to 'dataflow_in_loop_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_24' to 'dataflow_in_loop_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_25' to 'dataflow_in_loop_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_26' to 'dataflow_in_loop_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_27' to 'dataflow_in_loop_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_28' to 'dataflow_in_loop_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_29' to 'dataflow_in_loop_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_3' to 'dataflow_in_loop_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_30' to 'dataflow_in_loop_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_31' to 'dataflow_in_loop_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_4' to 'dataflow_in_loop_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_5' to 'dataflow_in_loop_9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_6' to 'dataflow_in_loop_bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_7' to 'dataflow_in_loop_bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_8' to 'dataflow_in_loop_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dataflow_in_loop_TRA_1_training_instance_V_9' to 'dataflow_in_loop_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_dataflow_in_loop_TRA_1_1_U0' to 'start_for_dataflobek' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TRA_1'.
INFO: [HLS 200-111]  Elapsed time: 2.67 seconds; current allocated memory: 226.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 230.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SgdLR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/label_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/theta' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/label_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/theta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/readLabels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SgdLR/writeOutput' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SgdLR' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'SgdLR_label_local_V_0' to 'SgdLR_label_localbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_label_local_V_1' to 'SgdLR_label_localbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_label_local_V_2' to 'SgdLR_label_localbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_label_local_V_3' to 'SgdLR_label_localbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_0' to 'SgdLR_theta_localbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_1' to 'SgdLR_theta_localbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_2' to 'SgdLR_theta_localbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_3' to 'SgdLR_theta_localbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_4' to 'SgdLR_theta_localbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_5' to 'SgdLR_theta_localbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_6' to 'SgdLR_theta_localbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_7' to 'SgdLR_theta_localbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_8' to 'SgdLR_theta_localbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_9' to 'SgdLR_theta_localbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_10' to 'SgdLR_theta_localbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_11' to 'SgdLR_theta_localbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_12' to 'SgdLR_theta_localbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_13' to 'SgdLR_theta_localbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_14' to 'SgdLR_theta_localbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_15' to 'SgdLR_theta_localbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_16' to 'SgdLR_theta_localbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_17' to 'SgdLR_theta_localbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_18' to 'SgdLR_theta_localbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_19' to 'SgdLR_theta_localbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_20' to 'SgdLR_theta_localbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_21' to 'SgdLR_theta_localbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_22' to 'SgdLR_theta_localbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_23' to 'SgdLR_theta_localbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_24' to 'SgdLR_theta_localbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_25' to 'SgdLR_theta_localbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_26' to 'SgdLR_theta_localbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_27' to 'SgdLR_theta_localbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_28' to 'SgdLR_theta_localbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_29' to 'SgdLR_theta_localbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_30' to 'SgdLR_theta_localbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'SgdLR_theta_local_V_31' to 'SgdLR_theta_localbOq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'SgdLR'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 235.465 MB.
INFO: [RTMG 210-279] Implementing memory 'a0_compute_lut_V_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'a0_compute_gradient_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_dataflow_in_loop_IfE_memcore_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'training_id_c2_U(a0_fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'training_id_c_U(a0_fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(a0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dataflobek_U(a0_start_for_dataflobek)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'a0_SgdLR_label_localbfk_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'a0_SgdLR_theta_localbjl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 740.777 ; gain = 281.082 ; free physical = 61547 ; free virtual = 63210
INFO: [SYSC 207-301] Generating SystemC RTL for SgdLR with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for SgdLR with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for SgdLR with prefix a0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 22:42:13 2020...
INFO: [HLS 200-112] Total elapsed time: 59.19 seconds; peak allocated memory: 235.465 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 12 22:42:13 2020...
