{
"quartusFitClockSummary":
{
  "name":"Quartus Fit Clock Summary"
  ,"columns":["", "Kernel fmax"]  ,"children":[
  {
    "name":"Frequency (MHz)","data":["Kernel fmax": 88.64]
  }
]}
,"quartusFitResourceUsageSummary":
{
  "name":"Quartus Fit Resource Utilization Summary"
  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[
  {"name":"Full design (all kernels)","data":["ALMs": 132576.3 ,"FFs": 421243 ,"RAMs": 8004 ,"DSPs": 3137 ,"MLABs": 1236  ]
  }
,
  {"name":"inner_update_mm0","data":["ALMs": 14430.4 ,"FFs": 51537 ,"RAMs": 1293 ,"DSPs": 580 ,"MLABs": 85]
  }
,
  {"name":"inner_update_mm1","data":["ALMs": 14160.1 ,"FFs": 50953 ,"RAMs": 1293 ,"DSPs": 580 ,"MLABs": 85]
  }
,
  {"name":"inner_update_mm2","data":["ALMs": 14178.7 ,"FFs": 50671 ,"RAMs": 1293 ,"DSPs": 580 ,"MLABs": 85]
  }
,
  {"name":"inner_update_mm3","data":["ALMs": 14361.9 ,"FFs": 49661 ,"RAMs": 1293 ,"DSPs": 580 ,"MLABs": 85]
  }
,
  {"name":"inner_update_mm4","data":["ALMs": 14274.3 ,"FFs": 50101 ,"RAMs": 1293 ,"DSPs": 580 ,"MLABs": 85]
  }
,
  {"name":"left_update","data":["ALMs": 12198.0 ,"FFs": 33315 ,"RAMs": 462 ,"DSPs": 68 ,"MLABs": 158]
  }
,
  {"name":"lu","data":["ALMs": 32576.3 ,"FFs": 94231 ,"RAMs": 614 ,"DSPs": 93 ,"MLABs": 314]
  }
,
  {"name":"network_layer_bottomright","data":["ALMs": 1339.8 ,"FFs": 1995 ,"RAMs": 0 ,"DSPs": 0 ,"MLABs": 27]
  }
,
  {"name":"network_layer_left","data":["ALMs": 2123.5 ,"FFs": 5053 ,"RAMs": 0 ,"DSPs": 0 ,"MLABs": 77]
  }
,
  {"name":"network_layer_top","data":["ALMs": 2116.4 ,"FFs": 5037 ,"RAMs": 0 ,"DSPs": 0 ,"MLABs": 77]
  }
,
  {"name":"top_update","data":["ALMs": 10816.9 ,"FFs": 28689 ,"RAMs": 463 ,"DSPs": 76 ,"MLABs": 158]
  }
]}}
