TimeQuest Timing Analyzer report for autito
Sat Nov 30 12:35:11 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk'
 42. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; autito                                                            ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000 ; 0.05 MHz  ; 0.000 ; 10000.000 ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 315.06 MHz ; 315.06 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 735.29 MHz ; 250.0 MHz       ; clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; clk                                               ; 16.825    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19996.826 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk                                               ; 0.075 ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.568 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.684    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.747 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 16.825 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.869      ;
; 16.827 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.867      ;
; 16.842 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.852      ;
; 16.844 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.850      ;
; 16.866 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.828      ;
; 16.868 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.826      ;
; 16.911 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.783      ;
; 16.913 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.781      ;
; 16.916 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.778      ;
; 16.918 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.776      ;
; 17.075 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.619      ;
; 17.081 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.613      ;
; 17.095 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.599      ;
; 17.097 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.597      ;
; 17.107 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.587      ;
; 17.113 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.581      ;
; 17.165 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.529      ;
; 17.171 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.523      ;
; 17.246 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.448      ;
; 17.248 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.446      ;
; 17.321 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.373      ;
; 17.323 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.371      ;
; 17.342 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.352      ;
; 17.345 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.349      ;
; 17.347 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.347      ;
; 17.348 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.346      ;
; 17.465 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.229      ;
; 17.467 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 4.227      ;
; 18.315 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 3.379      ;
; 18.373 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 3.321      ;
; 18.640 ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 20.000       ; -0.056     ; 1.299      ;
; 18.707 ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 20.000       ; -0.067     ; 1.221      ;
; 18.853 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 2.841      ;
; 18.911 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.779      ; 2.783      ;
; 18.950 ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.062     ; 0.983      ;
; 19.085 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 20.000       ; -0.062     ; 0.848      ;
; 19.296 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.062     ; 0.637      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 19996.826 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.107      ;
; 19996.921 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.012      ;
; 19996.937 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.996      ;
; 19996.965 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.968      ;
; 19997.021 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.912      ;
; 19997.056 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.877      ;
; 19997.060 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.873      ;
; 19997.076 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.857      ;
; 19997.136 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.797      ;
; 19997.160 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.773      ;
; 19997.195 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.738      ;
; 19997.275 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.658      ;
; 19997.282 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.651      ;
; 19997.363 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.570      ;
; 19997.387 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.546      ;
; 19997.390 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.543      ;
; 19997.398 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.535      ;
; 19997.421 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.512      ;
; 19997.481 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.452      ;
; 19997.501 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.432      ;
; 19997.502 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.431      ;
; 19997.511 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.422      ;
; 19997.519 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.414      ;
; 19997.528 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.405      ;
; 19997.537 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.396      ;
; 19997.597 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.336      ;
; 19997.612 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.321      ;
; 19997.612 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.321      ;
; 19997.615 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.318      ;
; 19997.616 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.317      ;
; 19997.620 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.313      ;
; 19997.630 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.303      ;
; 19997.636 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.297      ;
; 19997.647 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.286      ;
; 19997.658 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.275      ;
; 19997.723 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.210      ;
; 19997.726 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.207      ;
; 19997.727 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.206      ;
; 19997.728 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.205      ;
; 19997.731 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.202      ;
; 19997.736 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.197      ;
; 19997.807 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.126      ;
; 19997.816 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.117      ;
; 19997.837 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.096      ;
; 19997.838 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.095      ;
; 19997.839 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.094      ;
; 19997.841 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.092      ;
; 19997.842 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.091      ;
; 19997.844 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.089      ;
; 19997.845 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.088      ;
; 19997.847 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.086      ;
; 19997.852 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.081      ;
; 19997.936 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.997      ;
; 19997.952 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.981      ;
; 19997.954 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.979      ;
; 19997.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.978      ;
; 19997.957 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.976      ;
; 19997.958 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.975      ;
; 19997.960 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.973      ;
; 19997.961 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.972      ;
; 19997.963 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.970      ;
; 19998.036 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.897      ;
; 19998.052 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.881      ;
; 19998.068 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.865      ;
; 19998.070 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.863      ;
; 19998.070 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.863      ;
; 19998.071 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.862      ;
; 19998.071 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.862      ;
; 19998.071 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.862      ;
; 19998.071 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.862      ;
; 19998.073 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.860      ;
; 19998.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.859      ;
; 19998.076 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.857      ;
; 19998.077 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.856      ;
; 19998.079 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.854      ;
; 19998.151 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.782      ;
; 19998.152 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.781      ;
; 19998.168 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.765      ;
; 19998.176 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.757      ;
; 19998.184 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.749      ;
; 19998.184 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.749      ;
; 19998.186 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.747      ;
; 19998.186 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.747      ;
; 19998.187 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.746      ;
; 19998.187 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.746      ;
; 19998.187 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.746      ;
; 19998.187 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.746      ;
; 19998.187 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.746      ;
; 19998.190 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.743      ;
; 19998.193 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.740      ;
; 19998.267 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.666      ;
; 19998.268 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.665      ;
; 19998.297 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.636      ;
; 19998.300 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.633      ;
; 19998.300 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.633      ;
; 19998.302 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.631      ;
; 19998.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.630      ;
; 19998.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.630      ;
; 19998.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.630      ;
; 19998.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 1.630      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.075 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 2.567      ;
; 0.090 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 2.582      ;
; 0.358 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.470 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 2.962      ;
; 0.485 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 2.977      ;
; 0.502 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 0.000        ; 0.062      ; 0.721      ;
; 0.579 ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.062      ; 0.798      ;
; 0.602 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.094      ;
; 0.617 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.109      ;
; 0.921 ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 0.000        ; 0.056      ; 1.134      ;
; 0.973 ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 0.000        ; 0.067      ; 1.197      ;
; 1.413 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.905      ;
; 1.417 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.909      ;
; 1.429 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.921      ;
; 1.433 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 3.925      ;
; 1.599 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.091      ;
; 1.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.095      ;
; 1.641 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.133      ;
; 1.653 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.145      ;
; 1.834 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.326      ;
; 1.842 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.334      ;
; 1.870 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.362      ;
; 1.874 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.366      ;
; 1.884 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.376      ;
; 1.896 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.388      ;
; 1.919 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.411      ;
; 1.928 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.420      ;
; 2.048 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.540      ;
; 2.052 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.544      ;
; 2.070 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.562      ;
; 2.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.566      ;
; 2.081 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.573      ;
; 2.084 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.576      ;
; 2.095 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.587      ;
; 2.099 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.591      ;
; 2.118 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.610      ;
; 2.122 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 2.265      ; 4.614      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.568 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.591 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.843 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.846 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.953 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.970 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.970 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.972 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 1.065 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.284      ;
; 1.066 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.067 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.068 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.082 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.083 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.085 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.177 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.396      ;
; 1.177 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.396      ;
; 1.179 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.179 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.180 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.180 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.399      ;
; 1.190 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.409      ;
; 1.192 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.411      ;
; 1.194 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.194 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.195 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.414      ;
; 1.196 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.415      ;
; 1.197 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.197 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.416      ;
; 1.198 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.417      ;
; 1.203 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.422      ;
; 1.289 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.508      ;
; 1.289 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.508      ;
; 1.291 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.510      ;
; 1.292 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.511      ;
; 1.300 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.519      ;
; 1.302 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.521      ;
; 1.304 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.523      ;
; 1.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.525      ;
; 1.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.525      ;
; 1.307 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.526      ;
; 1.308 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.527      ;
; 1.308 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.527      ;
; 1.310 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.529      ;
; 1.401 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.620      ;
; 1.401 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.620      ;
; 1.412 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.631      ;
; 1.414 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.633      ;
; 1.418 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.637      ;
; 1.419 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.638      ;
; 1.420 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.639      ;
; 1.422 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.641      ;
; 1.513 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.732      ;
; 1.513 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.732      ;
; 1.524 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.743      ;
; 1.530 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.749      ;
; 1.531 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.750      ;
; 1.532 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.751      ;
; 1.585 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.804      ;
; 1.596 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.815      ;
; 1.604 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.823      ;
; 1.606 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.614 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.833      ;
; 1.625 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.844      ;
; 1.636 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.855      ;
; 1.642 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.861      ;
; 1.644 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.863      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.747  ; 9999.963     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.851  ; 10000.035    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.852  ; 10000.036    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.982  ; 9999.982     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.987  ; 9999.987     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.017 ; 10000.017    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 7.082 ; 7.174 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 7.082 ; 7.174 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 6.938 ; 6.957 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 6.544 ; 6.598 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 2.693 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 7.427 ; 7.469 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 8.563 ; 8.590 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.654 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 6.841 ; 6.928 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 6.841 ; 6.928 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 6.703 ; 6.720 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 6.325 ; 6.375 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 2.245 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 4.823 ; 4.769 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 4.075 ; 3.977 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.205 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 352.86 MHz ; 352.86 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 815.0 MHz  ; 250.0 MHz       ; clk                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; clk                                               ; 17.074    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19997.166 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; clk                                               ; 0.114 ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.510 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.702    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.744 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 17.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.390      ;
; 17.077 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.387      ;
; 17.093 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.371      ;
; 17.096 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.368      ;
; 17.110 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.354      ;
; 17.113 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.351      ;
; 17.113 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.351      ;
; 17.116 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.348      ;
; 17.118 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.346      ;
; 17.121 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.343      ;
; 17.246 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.218      ;
; 17.249 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.215      ;
; 17.274 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.190      ;
; 17.277 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.187      ;
; 17.297 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.167      ;
; 17.300 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.164      ;
; 17.326 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.138      ;
; 17.329 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 4.135      ;
; 17.478 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.986      ;
; 17.481 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.983      ;
; 17.512 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.952      ;
; 17.515 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.949      ;
; 17.523 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.941      ;
; 17.526 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.938      ;
; 17.542 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.922      ;
; 17.545 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.919      ;
; 17.712 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.752      ;
; 17.715 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.749      ;
; 18.421 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 3.043      ;
; 18.470 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 2.994      ;
; 18.773 ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 20.000       ; -0.049     ; 1.173      ;
; 18.836 ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 20.000       ; -0.061     ; 1.098      ;
; 18.911 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 2.553      ;
; 18.960 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.549      ; 2.504      ;
; 19.063 ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.055     ; 0.877      ;
; 19.182 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 20.000       ; -0.055     ; 0.758      ;
; 19.378 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.055     ; 0.562      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 19997.166 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.774      ;
; 19997.244 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.696      ;
; 19997.266 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.674      ;
; 19997.291 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.649      ;
; 19997.336 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.604      ;
; 19997.369 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.571      ;
; 19997.369 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.571      ;
; 19997.391 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.549      ;
; 19997.435 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.505      ;
; 19997.461 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.479      ;
; 19997.494 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.446      ;
; 19997.560 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.380      ;
; 19997.563 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.377      ;
; 19997.629 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.311      ;
; 19997.632 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.308      ;
; 19997.648 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.292      ;
; 19997.663 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.277      ;
; 19997.688 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.252      ;
; 19997.733 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.207      ;
; 19997.752 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.188      ;
; 19997.754 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.186      ;
; 19997.768 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.172      ;
; 19997.782 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.158      ;
; 19997.788 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.152      ;
; 19997.800 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.140      ;
; 19997.832 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.108      ;
; 19997.851 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.089      ;
; 19997.852 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.088      ;
; 19997.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.082      ;
; 19997.869 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.071      ;
; 19997.874 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.066      ;
; 19997.885 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.055      ;
; 19997.893 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.047      ;
; 19997.903 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.037      ;
; 19997.912 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 2.028      ;
; 19997.951 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.989      ;
; 19997.957 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.983      ;
; 19997.974 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.966      ;
; 19997.994 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.946      ;
; 19998.012 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.928      ;
; 19998.012 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.928      ;
; 19998.020 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.920      ;
; 19998.058 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.882      ;
; 19998.074 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.866      ;
; 19998.078 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.862      ;
; 19998.088 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.852      ;
; 19998.093 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.847      ;
; 19998.094 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.846      ;
; 19998.094 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.846      ;
; 19998.112 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.828      ;
; 19998.112 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.828      ;
; 19998.115 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.825      ;
; 19998.172 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.768      ;
; 19998.174 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.766      ;
; 19998.193 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.747      ;
; 19998.194 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.746      ;
; 19998.194 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.746      ;
; 19998.194 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.746      ;
; 19998.212 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.728      ;
; 19998.212 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.728      ;
; 19998.215 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.725      ;
; 19998.264 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.676      ;
; 19998.268 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.672      ;
; 19998.272 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.668      ;
; 19998.274 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.666      ;
; 19998.293 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.647      ;
; 19998.294 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.646      ;
; 19998.294 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.646      ;
; 19998.294 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.646      ;
; 19998.295 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.645      ;
; 19998.297 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.643      ;
; 19998.309 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.631      ;
; 19998.312 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.628      ;
; 19998.312 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.628      ;
; 19998.315 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.625      ;
; 19998.355 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.585      ;
; 19998.363 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.577      ;
; 19998.364 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.576      ;
; 19998.368 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.572      ;
; 19998.372 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.568      ;
; 19998.391 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.549      ;
; 19998.393 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.547      ;
; 19998.394 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.546      ;
; 19998.394 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.546      ;
; 19998.395 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.545      ;
; 19998.397 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.543      ;
; 19998.409 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.531      ;
; 19998.409 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.531      ;
; 19998.412 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.528      ;
; 19998.415 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.525      ;
; 19998.463 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.477      ;
; 19998.464 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.476      ;
; 19998.491 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.449      ;
; 19998.491 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.449      ;
; 19998.491 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.449      ;
; 19998.493 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.447      ;
; 19998.495 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.445      ;
; 19998.497 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.443      ;
; 19998.509 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.431      ;
; 19998.509 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.055     ; 1.431      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.114 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.307      ;
; 0.120 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.313      ;
; 0.312 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.453 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 0.000        ; 0.055      ; 0.652      ;
; 0.483 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.676      ;
; 0.489 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.682      ;
; 0.518 ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.055      ; 0.717      ;
; 0.602 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.795      ;
; 0.608 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 2.801      ;
; 0.838 ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 0.000        ; 0.049      ; 1.031      ;
; 0.884 ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 0.000        ; 0.061      ; 1.089      ;
; 1.322 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.515      ;
; 1.337 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.530      ;
; 1.350 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.543      ;
; 1.365 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.558      ;
; 1.484 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.677      ;
; 1.499 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.692      ;
; 1.524 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.717      ;
; 1.539 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.732      ;
; 1.686 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.879      ;
; 1.700 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.893      ;
; 1.701 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.894      ;
; 1.715 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.908      ;
; 1.722 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.915      ;
; 1.733 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.926      ;
; 1.737 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.930      ;
; 1.748 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 3.941      ;
; 1.887 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.080      ;
; 1.902 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.095      ;
; 1.903 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.096      ;
; 1.913 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.106      ;
; 1.918 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.111      ;
; 1.928 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.121      ;
; 1.941 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.134      ;
; 1.956 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.149      ;
; 1.959 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.152      ;
; 1.974 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.979      ; 4.167      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.510 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.529 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.757 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.764 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.768 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.772 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.843 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.846 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.855 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.861 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.864 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.867 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.939 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.940 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.944 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.944 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.946 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.949 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.148      ;
; 0.953 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.152      ;
; 0.956 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.155      ;
; 0.957 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.957 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.961 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.160      ;
; 0.963 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.162      ;
; 1.035 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.234      ;
; 1.038 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.237      ;
; 1.040 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.040 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
; 1.042 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.241      ;
; 1.045 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.244      ;
; 1.049 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.050 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.249      ;
; 1.052 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.251      ;
; 1.053 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.252      ;
; 1.057 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.256      ;
; 1.059 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.258      ;
; 1.070 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.269      ;
; 1.077 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.276      ;
; 1.077 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.276      ;
; 1.097 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.296      ;
; 1.131 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.330      ;
; 1.134 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.136 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.335      ;
; 1.141 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.340      ;
; 1.145 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.344      ;
; 1.146 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.345      ;
; 1.148 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.347      ;
; 1.153 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.352      ;
; 1.158 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.357      ;
; 1.166 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.166 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.365      ;
; 1.173 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.372      ;
; 1.193 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.392      ;
; 1.227 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.426      ;
; 1.230 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.429      ;
; 1.242 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.244 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.443      ;
; 1.254 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.453      ;
; 1.262 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.461      ;
; 1.269 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.468      ;
; 1.289 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.488      ;
; 1.323 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.522      ;
; 1.326 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.525      ;
; 1.338 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.537      ;
; 1.340 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.539      ;
; 1.350 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.549      ;
; 1.358 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.557      ;
; 1.422 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.621      ;
; 1.434 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.633      ;
; 1.439 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.638      ;
; 1.444 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.643      ;
; 1.446 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.645      ;
; 1.454 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.653      ;
; 1.456 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.655      ;
; 1.460 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.659      ;
; 1.461 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.660      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 9.702  ; 9.886        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 9.898  ; 10.114       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.744  ; 9999.960     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.855  ; 10000.039    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.981  ; 9999.981     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.984  ; 9999.984     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.015 ; 10000.015    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.018 ; 10000.018    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 6.397 ; 6.422 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 6.397 ; 6.422 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 6.260 ; 6.234 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 5.892 ; 5.912 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 2.435 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 6.713 ; 6.735 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 7.818 ; 7.710 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.398 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 6.168 ; 6.191 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 6.168 ; 6.191 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 6.036 ; 6.010 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 5.683 ; 5.701 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 2.025 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 4.364 ; 4.307 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 3.700 ; 3.606 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.990 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+---------------------------------------------------+-----------+---------------+
; Clock                                             ; Slack     ; End Point TNS ;
+---------------------------------------------------+-----------+---------------+
; clk                                               ; 18.054    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19998.212 ; 0.000         ;
+---------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -0.082 ; -0.154        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.303  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+---------------------------------------------------+----------+---------------+
; Clock                                             ; Slack    ; End Point TNS ;
+---------------------------------------------------+----------+---------------+
; clk                                               ; 9.445    ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 9999.782 ; 0.000         ;
+---------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 18.054 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.909      ;
; 18.060 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.903      ;
; 18.063 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.900      ;
; 18.069 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.894      ;
; 18.083 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.880      ;
; 18.086 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.877      ;
; 18.089 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.874      ;
; 18.092 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.871      ;
; 18.107 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.856      ;
; 18.113 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.850      ;
; 18.196 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.767      ;
; 18.202 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.761      ;
; 18.221 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.742      ;
; 18.227 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.736      ;
; 18.234 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.729      ;
; 18.240 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.723      ;
; 18.248 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.715      ;
; 18.254 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.709      ;
; 18.268 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.695      ;
; 18.274 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.689      ;
; 18.293 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.670      ;
; 18.299 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.664      ;
; 18.365 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.598      ;
; 18.371 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.592      ;
; 18.382 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.581      ;
; 18.388 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.575      ;
; 18.420 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.543      ;
; 18.426 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 2.537      ;
; 19.039 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 1.924      ;
; 19.075 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 1.888      ;
; 19.203 ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 20.000       ; -0.031     ; 0.753      ;
; 19.243 ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 20.000       ; -0.042     ; 0.702      ;
; 19.391 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 1.572      ;
; 19.392 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 20.000       ; 1.056      ; 1.571      ;
; 19.408 ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.036     ; 0.543      ;
; 19.490 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 20.000       ; -0.036     ; 0.461      ;
; 19.601 ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 20.000       ; -0.036     ; 0.350      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 19998.212 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.739      ;
; 19998.265 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.686      ;
; 19998.278 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.673      ;
; 19998.298 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.653      ;
; 19998.327 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.624      ;
; 19998.349 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.602      ;
; 19998.351 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.600      ;
; 19998.364 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.587      ;
; 19998.394 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.557      ;
; 19998.413 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.538      ;
; 19998.435 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.516      ;
; 19998.480 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.471      ;
; 19998.481 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.470      ;
; 19998.531 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.420      ;
; 19998.536 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.415      ;
; 19998.549 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.402      ;
; 19998.567 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.384      ;
; 19998.578 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.373      ;
; 19998.597 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.354      ;
; 19998.602 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.349      ;
; 19998.617 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.334      ;
; 19998.617 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.334      ;
; 19998.621 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.330      ;
; 19998.627 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.324      ;
; 19998.635 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.316      ;
; 19998.637 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.313      ;
; 19998.666 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.285      ;
; 19998.673 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.278      ;
; 19998.676 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.275      ;
; 19998.679 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.271      ;
; 19998.683 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.268      ;
; 19998.684 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.267      ;
; 19998.689 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.262      ;
; 19998.698 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.253      ;
; 19998.703 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.247      ;
; 19998.705 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.245      ;
; 19998.707 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.244      ;
; 19998.718 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.232      ;
; 19998.743 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.208      ;
; 19998.747 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.203      ;
; 19998.752 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.199      ;
; 19998.769 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.182      ;
; 19998.771 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.179      ;
; 19998.773 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.177      ;
; 19998.774 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.176      ;
; 19998.777 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.173      ;
; 19998.781 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.170      ;
; 19998.785 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.165      ;
; 19998.786 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.164      ;
; 19998.787 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.164      ;
; 19998.790 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.036     ; 1.161      ;
; 19998.815 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.135      ;
; 19998.830 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.120      ;
; 19998.839 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.111      ;
; 19998.841 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.109      ;
; 19998.842 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.108      ;
; 19998.843 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.107      ;
; 19998.845 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.105      ;
; 19998.853 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.097      ;
; 19998.854 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.096      ;
; 19998.883 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.067      ;
; 19998.892 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.058      ;
; 19998.898 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.052      ;
; 19998.906 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.044      ;
; 19998.907 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.043      ;
; 19998.909 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.041      ;
; 19998.910 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.040      ;
; 19998.911 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.039      ;
; 19998.913 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.037      ;
; 19998.914 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.036      ;
; 19998.921 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.029      ;
; 19998.921 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.029      ;
; 19998.922 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.028      ;
; 19998.950 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 1.000      ;
; 19998.951 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.999      ;
; 19998.959 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.991      ;
; 19998.960 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.990      ;
; 19998.966 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.984      ;
; 19998.974 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.976      ;
; 19998.974 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.976      ;
; 19998.975 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.975      ;
; 19998.978 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.972      ;
; 19998.979 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.971      ;
; 19998.982 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.968      ;
; 19998.989 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.961      ;
; 19998.989 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.961      ;
; 19998.989 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.961      ;
; 19998.990 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.960      ;
; 19999.011 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.939      ;
; 19999.018 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.932      ;
; 19999.027 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.923      ;
; 19999.028 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.922      ;
; 19999.042 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.908      ;
; 19999.042 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.908      ;
; 19999.046 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.046 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.046 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.904      ;
; 19999.050 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.900      ;
; 19999.056 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.894      ;
; 19999.057 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.037     ; 0.893      ;
+-----------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                     ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.082 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 1.422      ;
; -0.072 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 1.432      ;
; 0.187  ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.190  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 1.693      ;
; 0.192  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 1.695      ;
; 0.262  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 1.766      ;
; 0.266  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 1.770      ;
; 0.267  ; doblar2:inst|state.reversa                                                                       ; doblar2:inst|state.reversa2 ; clk                                               ; clk         ; 0.000        ; 0.036      ; 0.387      ;
; 0.309  ; doblar2:inst|state.parado                                                                        ; doblar2:inst|state.reversa  ; clk                                               ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.482  ; doblar2:inst|state.reversa2                                                                      ; doblar2:inst|state.reversa3 ; clk                                               ; clk         ; 0.000        ; 0.031      ; 0.597      ;
; 0.522  ; doblar2:inst|state.reversa3                                                                      ; doblar2:inst|state.parado   ; clk                                               ; clk         ; 0.000        ; 0.042      ; 0.648      ;
; 0.655  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.158      ;
; 0.657  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.160      ;
; 0.674  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.177      ;
; 0.676  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.179      ;
; 0.773  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.276      ;
; 0.775  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.349      ; 2.278      ;
; 0.791  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.295      ;
; 0.793  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.297      ;
; 0.910  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.414      ;
; 0.912  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.416      ;
; 0.922  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.426      ;
; 0.924  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.428      ;
; 0.939  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.443      ;
; 0.940  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.444      ;
; 0.941  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.445      ;
; 0.942  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.446      ;
; 1.041  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.545      ;
; 1.041  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.545      ;
; 1.043  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.547      ;
; 1.043  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.547      ;
; 1.048  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.552      ;
; 1.050  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.554      ;
; 1.068  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.572      ;
; 1.070  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.574      ;
; 1.083  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.587      ;
; 1.085  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; doblar2:inst|state.reversa2 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.000        ; 1.350      ; 2.589      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.315 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.453 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.528 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.530 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.581 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.582 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.595 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.596 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.632 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.633 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.633 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.639 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.647 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.648 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.769      ;
; 0.649 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.649 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.650 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.651 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.772      ;
; 0.660 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.661 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.663 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.784      ;
; 0.664 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.785      ;
; 0.696 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.696 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.698 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.818      ;
; 0.699 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.699 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.819      ;
; 0.713 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.714 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.715 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.836      ;
; 0.717 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.838      ;
; 0.726 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.847      ;
; 0.727 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.729 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.762 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.762 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.765 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.885      ;
; 0.765 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.885      ;
; 0.779 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.900      ;
; 0.780 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.901      ;
; 0.792 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
; 0.793 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.914      ;
; 0.828 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.828 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.948      ;
; 0.835 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.956      ;
; 0.842 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.963      ;
; 0.845 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.966      ;
; 0.846 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.846 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.849 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.970      ;
; 0.856 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.976      ;
; 0.856 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.977      ;
; 0.858 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.979      ;
; 0.859 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.980      ;
; 0.862 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.982      ;
; 0.874 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.994      ;
; 0.886 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.006      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 9.445  ; 9.629        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 9.446  ; 9.630        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 10.153 ; 10.369       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                   ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                     ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.374 ; 10.374       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa3|clk                                     ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.parado|clk                                       ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa2|clk                                     ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|state.reversa|clk                                      ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.parado                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa                                  ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa2                                 ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; doblar2:inst|state.reversa3                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.782  ; 9999.998     ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 9999.816  ; 10000.000    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 9999.817  ; 10000.001    ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 9999.995  ; 9999.995     ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.996  ; 9999.996     ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.003 ; 10000.003    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[12] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[13] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[14] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[15] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_v8i:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 4.146 ; 4.329 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 4.146 ; 4.329 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 4.035 ; 4.191 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 3.827 ; 3.971 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 1.580 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 4.199 ; 4.297 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 4.862 ; 5.144 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.608 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 4.002 ; 4.178 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 4.002 ; 4.178 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 3.896 ; 4.045 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 3.696 ; 3.835 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 1.307 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 2.755 ; 2.776 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 2.325 ; 2.324 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.335 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; 16.825    ; -0.082 ; N/A      ; N/A     ; 9.445               ;
;  clk                                               ; 16.825    ; -0.082 ; N/A      ; N/A     ; 9.445               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 19996.826 ; 0.303  ; N/A      ; N/A     ; 9999.744            ;
; Design-wide TNS                                    ; 0.0       ; -0.154 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; 0.000     ; -0.154 ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 7.082 ; 7.174 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 7.082 ; 7.174 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 6.938 ; 6.957 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 6.544 ; 6.598 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 2.693 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 7.427 ; 7.469 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 8.563 ; 8.590 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 2.654 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; M0D       ; clk        ; 4.002 ; 4.178 ; Rise       ; clk                                               ;
; M1I       ; clk        ; 4.002 ; 4.178 ; Rise       ; clk                                               ;
; velmd     ; clk        ; 3.896 ; 4.045 ; Rise       ; clk                                               ;
; velmi     ; clk        ; 3.696 ; 3.835 ; Rise       ; clk                                               ;
; clk50k    ; clk        ; 1.307 ;       ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc1       ; clk        ; 2.755 ; 2.776 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; tc2       ; clk        ; 2.325 ; 2.324 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; clk50k    ; clk        ;       ; 1.335 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; M1I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velmi         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; velmd         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk50k        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tc1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tc2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velmi         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; velmd         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk50k        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tc1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tc2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 5        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk                                               ; 36       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 136      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 5        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; clk                                               ; 36       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 136      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 30 12:35:05 2024
Info: Command: quartus_sta autito -c autito
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'autito.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.825
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.825         0.000 clk 
    Info (332119): 19996.826         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.075
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.075         0.000 clk 
    Info (332119):     0.568         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.684         0.000 clk 
    Info (332119):  9999.747         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.074
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.074         0.000 clk 
    Info (332119): 19997.166         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.114         0.000 clk 
    Info (332119):     0.510         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.702         0.000 clk 
    Info (332119):  9999.744         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 18.054
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.054         0.000 clk 
    Info (332119): 19998.212         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.082        -0.154 clk 
    Info (332119):     0.303         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.445         0.000 clk 
    Info (332119):  9999.782         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Sat Nov 30 12:35:11 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


