Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Mar 13 11:48:11 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JA<0>_IBUF
   JA<1>_IBUF
   JA<2>_IBUF
   JA<3>_IBUF
   JA<4>_IBUF
   JA<5>_IBUF
   JA<6>_IBUF
   JA<7>_IBUF
   clk_IBUF


