0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_4/lab5_2_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_flipflop_with_ce_tb.v,1646894241,verilog,,,,D_flipflop_with_ce_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_4/lab5_2_4.srcs/sources_1/new/D_flipflop_with_ce.v,1646893300,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_4/lab5_2_4.srcs/sim_1/new/D_flipflop_with_ce_tb.v,,D_flipflop_with_ce,,,,,,,,
