|reg_file
a1[2] => Mux0.IN2
a1[2] => Mux1.IN2
a1[2] => Mux2.IN2
a1[2] => Mux3.IN2
a1[2] => Mux4.IN2
a1[2] => Mux5.IN2
a1[2] => Mux6.IN2
a1[2] => Mux7.IN2
a1[2] => Mux8.IN2
a1[2] => Mux9.IN2
a1[2] => Mux10.IN2
a1[2] => Mux11.IN2
a1[2] => Mux12.IN2
a1[2] => Mux13.IN2
a1[2] => Mux14.IN2
a1[2] => Mux15.IN2
a1[1] => Mux0.IN1
a1[1] => Mux1.IN1
a1[1] => Mux2.IN1
a1[1] => Mux3.IN1
a1[1] => Mux4.IN1
a1[1] => Mux5.IN1
a1[1] => Mux6.IN1
a1[1] => Mux7.IN1
a1[1] => Mux8.IN1
a1[1] => Mux9.IN1
a1[1] => Mux10.IN1
a1[1] => Mux11.IN1
a1[1] => Mux12.IN1
a1[1] => Mux13.IN1
a1[1] => Mux14.IN1
a1[1] => Mux15.IN1
a1[0] => Mux0.IN0
a1[0] => Mux1.IN0
a1[0] => Mux2.IN0
a1[0] => Mux3.IN0
a1[0] => Mux4.IN0
a1[0] => Mux5.IN0
a1[0] => Mux6.IN0
a1[0] => Mux7.IN0
a1[0] => Mux8.IN0
a1[0] => Mux9.IN0
a1[0] => Mux10.IN0
a1[0] => Mux11.IN0
a1[0] => Mux12.IN0
a1[0] => Mux13.IN0
a1[0] => Mux14.IN0
a1[0] => Mux15.IN0
a2[2] => Mux16.IN2
a2[2] => Mux17.IN2
a2[2] => Mux18.IN2
a2[2] => Mux19.IN2
a2[2] => Mux20.IN2
a2[2] => Mux21.IN2
a2[2] => Mux22.IN2
a2[2] => Mux23.IN2
a2[2] => Mux24.IN2
a2[2] => Mux25.IN2
a2[2] => Mux26.IN2
a2[2] => Mux27.IN2
a2[2] => Mux28.IN2
a2[2] => Mux29.IN2
a2[2] => Mux30.IN2
a2[2] => Mux31.IN2
a2[1] => Mux16.IN1
a2[1] => Mux17.IN1
a2[1] => Mux18.IN1
a2[1] => Mux19.IN1
a2[1] => Mux20.IN1
a2[1] => Mux21.IN1
a2[1] => Mux22.IN1
a2[1] => Mux23.IN1
a2[1] => Mux24.IN1
a2[1] => Mux25.IN1
a2[1] => Mux26.IN1
a2[1] => Mux27.IN1
a2[1] => Mux28.IN1
a2[1] => Mux29.IN1
a2[1] => Mux30.IN1
a2[1] => Mux31.IN1
a2[0] => Mux16.IN0
a2[0] => Mux17.IN0
a2[0] => Mux18.IN0
a2[0] => Mux19.IN0
a2[0] => Mux20.IN0
a2[0] => Mux21.IN0
a2[0] => Mux22.IN0
a2[0] => Mux23.IN0
a2[0] => Mux24.IN0
a2[0] => Mux25.IN0
a2[0] => Mux26.IN0
a2[0] => Mux27.IN0
a2[0] => Mux28.IN0
a2[0] => Mux29.IN0
a2[0] => Mux30.IN0
a2[0] => Mux31.IN0
a3[2] => Decoder0.IN2
a3[1] => Decoder0.IN1
a3[0] => Decoder0.IN0
d3[15] => reg_16bit:r0.d[15]
d3[15] => reg_16bit:r1.d[15]
d3[15] => reg_16bit:r2.d[15]
d3[15] => reg_16bit:r3.d[15]
d3[15] => reg_16bit:r4.d[15]
d3[15] => reg_16bit:r5.d[15]
d3[15] => reg_16bit:r6.d[15]
d3[15] => reg_16bit:reg7.d[15]
d3[14] => reg_16bit:r0.d[14]
d3[14] => reg_16bit:r1.d[14]
d3[14] => reg_16bit:r2.d[14]
d3[14] => reg_16bit:r3.d[14]
d3[14] => reg_16bit:r4.d[14]
d3[14] => reg_16bit:r5.d[14]
d3[14] => reg_16bit:r6.d[14]
d3[14] => reg_16bit:reg7.d[14]
d3[13] => reg_16bit:r0.d[13]
d3[13] => reg_16bit:r1.d[13]
d3[13] => reg_16bit:r2.d[13]
d3[13] => reg_16bit:r3.d[13]
d3[13] => reg_16bit:r4.d[13]
d3[13] => reg_16bit:r5.d[13]
d3[13] => reg_16bit:r6.d[13]
d3[13] => reg_16bit:reg7.d[13]
d3[12] => reg_16bit:r0.d[12]
d3[12] => reg_16bit:r1.d[12]
d3[12] => reg_16bit:r2.d[12]
d3[12] => reg_16bit:r3.d[12]
d3[12] => reg_16bit:r4.d[12]
d3[12] => reg_16bit:r5.d[12]
d3[12] => reg_16bit:r6.d[12]
d3[12] => reg_16bit:reg7.d[12]
d3[11] => reg_16bit:r0.d[11]
d3[11] => reg_16bit:r1.d[11]
d3[11] => reg_16bit:r2.d[11]
d3[11] => reg_16bit:r3.d[11]
d3[11] => reg_16bit:r4.d[11]
d3[11] => reg_16bit:r5.d[11]
d3[11] => reg_16bit:r6.d[11]
d3[11] => reg_16bit:reg7.d[11]
d3[10] => reg_16bit:r0.d[10]
d3[10] => reg_16bit:r1.d[10]
d3[10] => reg_16bit:r2.d[10]
d3[10] => reg_16bit:r3.d[10]
d3[10] => reg_16bit:r4.d[10]
d3[10] => reg_16bit:r5.d[10]
d3[10] => reg_16bit:r6.d[10]
d3[10] => reg_16bit:reg7.d[10]
d3[9] => reg_16bit:r0.d[9]
d3[9] => reg_16bit:r1.d[9]
d3[9] => reg_16bit:r2.d[9]
d3[9] => reg_16bit:r3.d[9]
d3[9] => reg_16bit:r4.d[9]
d3[9] => reg_16bit:r5.d[9]
d3[9] => reg_16bit:r6.d[9]
d3[9] => reg_16bit:reg7.d[9]
d3[8] => reg_16bit:r0.d[8]
d3[8] => reg_16bit:r1.d[8]
d3[8] => reg_16bit:r2.d[8]
d3[8] => reg_16bit:r3.d[8]
d3[8] => reg_16bit:r4.d[8]
d3[8] => reg_16bit:r5.d[8]
d3[8] => reg_16bit:r6.d[8]
d3[8] => reg_16bit:reg7.d[8]
d3[7] => reg_16bit:r0.d[7]
d3[7] => reg_16bit:r1.d[7]
d3[7] => reg_16bit:r2.d[7]
d3[7] => reg_16bit:r3.d[7]
d3[7] => reg_16bit:r4.d[7]
d3[7] => reg_16bit:r5.d[7]
d3[7] => reg_16bit:r6.d[7]
d3[7] => reg_16bit:reg7.d[7]
d3[6] => reg_16bit:r0.d[6]
d3[6] => reg_16bit:r1.d[6]
d3[6] => reg_16bit:r2.d[6]
d3[6] => reg_16bit:r3.d[6]
d3[6] => reg_16bit:r4.d[6]
d3[6] => reg_16bit:r5.d[6]
d3[6] => reg_16bit:r6.d[6]
d3[6] => reg_16bit:reg7.d[6]
d3[5] => reg_16bit:r0.d[5]
d3[5] => reg_16bit:r1.d[5]
d3[5] => reg_16bit:r2.d[5]
d3[5] => reg_16bit:r3.d[5]
d3[5] => reg_16bit:r4.d[5]
d3[5] => reg_16bit:r5.d[5]
d3[5] => reg_16bit:r6.d[5]
d3[5] => reg_16bit:reg7.d[5]
d3[4] => reg_16bit:r0.d[4]
d3[4] => reg_16bit:r1.d[4]
d3[4] => reg_16bit:r2.d[4]
d3[4] => reg_16bit:r3.d[4]
d3[4] => reg_16bit:r4.d[4]
d3[4] => reg_16bit:r5.d[4]
d3[4] => reg_16bit:r6.d[4]
d3[4] => reg_16bit:reg7.d[4]
d3[3] => reg_16bit:r0.d[3]
d3[3] => reg_16bit:r1.d[3]
d3[3] => reg_16bit:r2.d[3]
d3[3] => reg_16bit:r3.d[3]
d3[3] => reg_16bit:r4.d[3]
d3[3] => reg_16bit:r5.d[3]
d3[3] => reg_16bit:r6.d[3]
d3[3] => reg_16bit:reg7.d[3]
d3[2] => reg_16bit:r0.d[2]
d3[2] => reg_16bit:r1.d[2]
d3[2] => reg_16bit:r2.d[2]
d3[2] => reg_16bit:r3.d[2]
d3[2] => reg_16bit:r4.d[2]
d3[2] => reg_16bit:r5.d[2]
d3[2] => reg_16bit:r6.d[2]
d3[2] => reg_16bit:reg7.d[2]
d3[1] => reg_16bit:r0.d[1]
d3[1] => reg_16bit:r1.d[1]
d3[1] => reg_16bit:r2.d[1]
d3[1] => reg_16bit:r3.d[1]
d3[1] => reg_16bit:r4.d[1]
d3[1] => reg_16bit:r5.d[1]
d3[1] => reg_16bit:r6.d[1]
d3[1] => reg_16bit:reg7.d[1]
d3[0] => reg_16bit:r0.d[0]
d3[0] => reg_16bit:r1.d[0]
d3[0] => reg_16bit:r2.d[0]
d3[0] => reg_16bit:r3.d[0]
d3[0] => reg_16bit:r4.d[0]
d3[0] => reg_16bit:r5.d[0]
d3[0] => reg_16bit:r6.d[0]
d3[0] => reg_16bit:reg7.d[0]
wr_en => enable[7].DATAB
wr_en => enable[6].DATAB
wr_en => enable[5].DATAB
wr_en => enable[4].DATAB
wr_en => enable[3].DATAB
wr_en => enable[2].DATAB
wr_en => enable[1].DATAB
wr_en => enable[0].DATAB
clk => reg_16bit:r0.clk
clk => reg_16bit:r1.clk
clk => reg_16bit:r2.clk
clk => reg_16bit:r3.clk
clk => reg_16bit:r4.clk
clk => reg_16bit:r5.clk
clk => reg_16bit:r6.clk
clk => reg_16bit:reg7.clk
d1[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d1[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d1[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d1[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d1[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d1[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d1[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d1[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d1[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d1[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d1[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d1[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d1[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d1[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d1[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
d2[15] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d2[14] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d2[13] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d2[12] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d2[11] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d2[10] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d2[9] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d2[8] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d2[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d2[6] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d2[5] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d2[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d2[3] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d2[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d2[1] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d2[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
R7[15] <= reg_16bit:reg7.q[15]
R7[14] <= reg_16bit:reg7.q[14]
R7[13] <= reg_16bit:reg7.q[13]
R7[12] <= reg_16bit:reg7.q[12]
R7[11] <= reg_16bit:reg7.q[11]
R7[10] <= reg_16bit:reg7.q[10]
R7[9] <= reg_16bit:reg7.q[9]
R7[8] <= reg_16bit:reg7.q[8]
R7[7] <= reg_16bit:reg7.q[7]
R7[6] <= reg_16bit:reg7.q[6]
R7[5] <= reg_16bit:reg7.q[5]
R7[4] <= reg_16bit:reg7.q[4]
R7[3] <= reg_16bit:reg7.q[3]
R7[2] <= reg_16bit:reg7.q[2]
R7[1] <= reg_16bit:reg7.q[1]
R7[0] <= reg_16bit:reg7.q[0]


|reg_file|reg_16bit:r0
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r1
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r2
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r3
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r4
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r5
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:r6
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|reg_file|reg_16bit:reg7
d[15] => q[15]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[0] => q[0]~reg0.DATAIN
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
enable => q[0]~reg0.ENA
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


