$date
	Wed Jan 24 10:38:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_APB_tb $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var wire 1 # PREADY $end
$var wire 8 $ PRDATA [7:0] $end
$var reg 8 % PADDR [7:0] $end
$var reg 1 & PCLK $end
$var reg 1 ' PENABLE $end
$var reg 1 ( PRESETN $end
$var reg 1 ) PSEL $end
$var reg 16 * PWDATA [15:0] $end
$var reg 1 + PWRITE $end
$var reg 1 , Rx $end
$var reg 1 - rst $end
$scope module rc1 $end
$var wire 8 . PADDR [7:0] $end
$var wire 1 & PCLK $end
$var wire 1 ' PENABLE $end
$var wire 1 ( PRESETN $end
$var wire 1 ) PSEL $end
$var wire 16 / PWDATA [15:0] $end
$var wire 1 + PWRITE $end
$var wire 1 , Rx $end
$var wire 16 0 byte_in [15:0] $end
$var wire 1 1 byte_out $end
$var wire 16 2 data_in [15:0] $end
$var wire 1 3 full $end
$var wire 1 4 rd_enable $end
$var wire 1 5 wr_enable $end
$var wire 1 6 seq_detect $end
$var wire 1 7 empty $end
$var wire 16 8 data_out [15:0] $end
$var wire 4 9 count [3:0] $end
$var wire 1 : Tx_complete $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var reg 8 ; PRDATA [7:0] $end
$var reg 1 # PREADY $end
$var reg 16 < byte_temp_in [15:0] $end
$var reg 16 = data_temp_in [15:0] $end
$var reg 1 > enable $end
$var reg 1 ? rd $end
$var reg 1 @ wr $end
$scope module f1 $end
$var wire 1 & clk $end
$var wire 16 A data_in [15:0] $end
$var wire 1 > enable $end
$var wire 1 3 full $end
$var wire 1 ? rd $end
$var wire 1 ( rst $end
$var wire 1 @ wr $end
$var wire 1 7 empty $end
$var wire 1 B Full $end
$var reg 4 C count [3:0] $end
$var reg 16 D data_out [15:0] $end
$var reg 4 E readCount [3:0] $end
$var reg 4 F writeCount [3:0] $end
$upscope $end
$scope module tx_detect $end
$var wire 1 , Rx $end
$var wire 16 G byte_in [15:0] $end
$var wire 1 & clk $end
$var wire 1 6 sequence_detected $end
$var wire 1 : Tx_complete $end
$var wire 1 ! Tx_Enable $end
$var wire 1 " Tx $end
$var reg 1 H reset $end
$scope module detector $end
$var wire 1 , Rx $end
$var wire 1 & clk $end
$var wire 1 H reset $end
$var wire 1 I o_clock $end
$var parameter 8 J Slave_Addr $end
$var parameter 8 K slave_addr $end
$var reg 1 6 detected $end
$var reg 11 L seq [10:0] $end
$var reg 11 M state [10:0] $end
$var reg 1 N sync_flag $end
$scope function shifter $end
$var reg 8 O Slave_Addr [7:0] $end
$var integer 32 P i [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 & i_clk $end
$var reg 5 Q count [4:0] $end
$var reg 1 I o_clock $end
$upscope $end
$upscope $end
$scope module t1 $end
$var wire 1 & clk $end
$var wire 16 R data_in [15:0] $end
$var wire 1 6 seq_detect $end
$var reg 1 " Tx $end
$var reg 1 ! Tx_Enable $end
$var reg 1 : Tx_complete $end
$var reg 1 S rst $end
$var reg 1 T tx_en $end
$var reg 1 U tx_reg $end
$var integer 32 V i_tx [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000 K
b1 J
$end
#0
$dumpvars
b0 V
1U
1T
0S
b0 R
b0 Q
bx P
bx O
0N
b0 M
b1000000011 L
1I
0H
b0 G
b0 F
b0 E
bx D
b0 C
0B
b0 A
x@
0?
x>
b0 =
b0 <
bx ;
0:
b0 9
bx 8
17
x6
05
04
z3
b0 2
z1
b0 0
bx /
bx .
1-
1,
0+
bx *
0)
x(
0'
0&
bx %
bx $
x#
1"
0!
$end
#5
b1 Q
1&
#10
b0 %
b0 .
1)
b11111111100000 *
b11111111100000 /
0&
1+
0-
#15
b10 Q
1&
#20
b11111111100000 2
b11111111100000 A
b11111111100000 =
1@
1#
15
0&
1'
#25
b1 F
b11 Q
1&
#28
1N
0,
#30
0'
0)
05
04
0&
0+
#35
b10 F
06
07
0@
b1 9
b1 C
b100 Q
1&
#38
1,
#40
0&
#45
b1 M
b101 Q
b10 9
b10 C
1&
#48
0,
#50
0&
#55
b10 M
b110 Q
1&
#60
0&
#65
b100 M
b111 Q
1&
#70
0&
#75
b1000 M
b1000 Q
1&
#80
0&
#85
b10000 M
b1001 Q
1&
#90
0&
#95
b100000 M
b1010 Q
1&
#100
0&
#105
b1000000 M
b1011 Q
1&
#110
0&
#115
b10000000 M
b1100 Q
1&
#118
1,
#120
0&
#125
b100000001 M
b1101 Q
1&
#130
0&
#135
b1000000011 M
b1110 Q
1&
#140
0&
#145
1!
16
b10000000111 M
b1111 Q
1&
#150
0&
#155
b11111111100000 8
b11111111100000 D
06
b1111 M
b1 V
b10000 Q
1?
1&
#160
0&
#165
b11111111100000 0
b11111111100000 G
b11111111100000 R
b11111111100000 <
b11111 M
0U
b10 V
b10001 Q
1&
#170
0"
0&
#175
b111111 M
b11 V
b10010 Q
1&
#180
0&
#185
b1111111 M
b100 V
0?
b10011 Q
1&
#190
0&
#195
b11111111 M
b101 V
b10100 Q
1&
#200
0&
#205
b111111111 M
b110 V
b10101 Q
1&
#210
0&
#215
b1111111111 M
b111 V
b10110 Q
1&
#220
0&
#225
b11111111111 M
1U
b1000 V
b10111 Q
1&
#230
1"
0&
#235
b1001 V
b11000 Q
1&
#240
0&
#245
b1010 V
0I
b0 Q
1&
#250
0&
#255
0U
b1011 V
b1 Q
1&
#260
0"
0&
#265
1U
b1100 V
b10 Q
1&
#270
1"
0&
#275
0U
b1101 V
b11 Q
1&
#280
0"
0&
#285
1U
b1110 V
b100 Q
1&
#290
1"
0&
#295
b1111 V
b101 Q
1&
#300
0&
#305
b10000 V
b110 Q
1&
#310
0&
#315
b10001 V
b111 Q
1&
#320
0&
#325
b10010 V
b1000 Q
1&
#330
0&
#335
b10011 V
b1001 Q
1&
#340
0&
#345
0U
b10100 V
b1010 Q
1&
#350
0"
0&
#355
b10101 V
b1011 Q
1&
#360
0&
#365
b1 E
b10110 V
b1100 Q
1&
#370
0&
#375
1U
b10111 V
b1 9
b1 C
b1101 Q
1&
#380
1"
0&
#385
0!
b11000 V
b1110 Q
1&
#390
0&
#395
b1111 Q
1&
#400
0&
0,
#405
b11111111110 M
b10000 Q
1&
#410
0&
#415
b11111111100 M
b10001 Q
1&
#420
0&
1,
#425
b11111111001 M
b10010 Q
1&
#430
0&
0,
#435
b11111110010 M
b10011 Q
1&
#440
0&
#445
b11111100100 M
b10100 Q
1&
#450
0&
#455
b11111001000 M
b10101 Q
1&
#460
0&
#465
b11110010000 M
b10110 Q
1&
#470
0&
#475
b11100100000 M
b10111 Q
1&
#480
0&
#485
b11001000000 M
b11000 Q
1&
#490
0&
1,
#495
b10010000001 M
1I
b0 Q
1&
#500
0&
#505
b100000011 M
b1 Q
1&
#510
0&
#515
b1000000111 M
b10 Q
1&
#520
0&
#525
b10000001111 M
b11 Q
1&
#530
0&
#535
b11111 M
b100 Q
1&
#540
0&
#545
b111111 M
b101 Q
1&
#550
0&
#555
b1111111 M
b110 Q
1&
#560
0&
#565
b11111111 M
b111 Q
1&
#570
0&
#575
b111111111 M
b1000 Q
1&
#580
0&
#585
b1111111111 M
b1001 Q
1&
#590
0&
#595
b11111111111 M
b1010 Q
1&
#600
0&
#605
b1011 Q
1&
#610
0&
#615
b1100 Q
1&
#620
0&
#625
b1101 Q
1&
#630
0&
#635
b1110 Q
1&
#640
0&
#645
b1111 Q
1&
#650
0&
#655
b10000 Q
1&
#660
0&
#665
b10001 Q
1&
#670
0&
#675
b10010 Q
1&
#680
0&
#685
b10011 Q
1&
#690
0&
#695
b10100 Q
1&
#700
0&
#705
b10101 Q
1&
#710
0&
#715
b10110 Q
1&
#720
0&
#725
b10111 Q
1&
#730
0&
0,
#735
b11111111110 M
b11000 Q
1&
#740
0&
1,
#745
b11111111101 M
0I
b0 Q
1&
#750
0&
0,
#755
b11111111010 M
b1 Q
1&
#760
0&
#765
b11111110100 M
b10 Q
1&
#770
0&
#775
b11111101000 M
b11 Q
1&
#780
0&
#785
b11111010000 M
b100 Q
1&
#790
0&
#795
b11110100000 M
b101 Q
1&
#800
0&
#805
b11101000000 M
b110 Q
1&
#810
0&
#815
b11010000000 M
b111 Q
1&
#820
0&
1,
#825
b10100000001 M
b1000 Q
1&
#830
0&
#835
b1000000011 M
b1001 Q
1&
#840
0&
#845
1!
16
b10000000111 M
b1010 Q
1&
#850
0&
#855
06
b1111 M
1:
1S
b0 V
b1011 Q
1?
1&
#860
0&
#865
b11111 M
b1 V
b1100 Q
1&
#870
0&
#875
b111111 M
0U
0:
b10 V
b1101 Q
1&
#880
0"
0&
#885
b1111111 M
b11 V
0?
b1110 Q
1&
#890
0&
#895
b11111111 M
b100 V
b1111 Q
1&
#900
0&
#905
b111111111 M
b101 V
b10000 Q
1&
#910
0&
#915
b1111111111 M
b110 V
b10001 Q
1&
#920
0&
#925
b11111111111 M
b111 V
b10010 Q
1&
#930
0&
#935
1U
b1000 V
b10011 Q
1&
#940
1"
0&
#945
b1001 V
b10100 Q
1&
#950
0&
#955
b1010 V
b10101 Q
1&
#960
0&
#965
0U
b1011 V
b10110 Q
1&
#970
0"
0&
#975
1U
b1100 V
b10111 Q
1&
#980
1"
0&
#985
0U
b1101 V
b11000 Q
1&
#990
0"
0&
#995
1U
b1110 V
1I
b0 Q
1&
#1000
1"
0&
#1005
b1111 V
b1 Q
1&
#1010
0&
#1015
b10000 V
b10 Q
1&
#1020
0&
#1025
b10001 V
b11 Q
1&
#1030
0&
#1035
b10010 V
b100 Q
1&
#1040
0&
#1045
b10011 V
b101 Q
1&
#1050
0&
#1055
0U
b10100 V
b110 Q
1&
#1060
0"
0&
#1065
b10 E
b10101 V
b111 Q
1&
#1070
0&
#1075
b10110 V
b1000 Q
1&
#1080
0&
#1085
0!
1U
b10111 V
b1001 Q
1&
#1090
1"
0&
#1095
b1010 Q
1&
#1100
0&
#1105
b1011 Q
1&
#1110
0&
#1115
b1100 Q
1&
#1120
0&
#1125
b1101 Q
1&
#1130
0&
#1135
b1110 Q
1&
#1140
0&
#1145
b1111 Q
1&
#1150
0&
#1155
b10000 Q
1&
#1160
0&
#1165
b10001 Q
1&
#1170
0&
#1175
b10010 Q
1&
#1180
0&
#1185
b10011 Q
1&
#1190
0&
#1195
b10100 Q
1&
#1200
0&
