\hypertarget{system___l_p_c11xx_8h}{}\section{/home/piro8/\+Documentos/\+T\+I\+N\+O\+C2/\+T\+I\+N\+O\+C2\+\_\+\+F\+I\+R\+M\+W\+A\+R\+E\+\_\+\+F\+R\+E\+E\+R\+T\+O\+S/\+C\+M\+S\+I\+Sv2p00\+\_\+\+L\+P\+C1102/inc/system\+\_\+\+L\+P\+C11xx.h File Reference}
\label{system___l_p_c11xx_8h}\index{/home/piro8/\+Documentos/\+T\+I\+N\+O\+C2/\+T\+I\+N\+O\+C2\+\_\+\+F\+I\+R\+M\+W\+A\+R\+E\+\_\+\+F\+R\+E\+E\+R\+T\+O\+S/\+C\+M\+S\+I\+Sv2p00\+\_\+\+L\+P\+C1102/inc/system\+\_\+\+L\+P\+C11xx.\+h@{/home/piro8/\+Documentos/\+T\+I\+N\+O\+C2/\+T\+I\+N\+O\+C2\+\_\+\+F\+I\+R\+M\+W\+A\+R\+E\+\_\+\+F\+R\+E\+E\+R\+T\+O\+S/\+C\+M\+S\+I\+Sv2p00\+\_\+\+L\+P\+C1102/inc/system\+\_\+\+L\+P\+C11xx.\+h}}


C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File for the N\+XP L\+P\+C11xx Device Series.  


{\ttfamily \#include $<$stdint.\+h$>$}\\*
Include dependency graph for system\+\_\+\+L\+P\+C11xx.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=264pt]{system___l_p_c11xx_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{system___l_p_c11xx_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{system___l_p_c11xx_8h_a93f514700ccf00d08dbdcff7f1224eb2}{System\+Init} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. Initialize the System and update the System\+Core\+Clock variable. \end{DoxyCompactList}\item 
void \hyperlink{system___l_p_c11xx_8h_ae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update} (void)
\begin{DoxyCompactList}\small\item\em Updates the System\+Core\+Clock with current core Clock retrieved from cpu registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{system___l_p_c11xx_8h_aa3cd3e43291e81e795d642b79b6088e6}{System\+Core\+Clock}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+M\+S\+IS Cortex-\/\+M0 Device Peripheral Access Layer Header File for the N\+XP L\+P\+C11xx Device Series. 

\begin{DoxyVersion}{Version}
V1.\+00 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
17. November 2009
\end{DoxyDate}
\begin{DoxyNote}{Note}
Copyright (C) 2009 A\+RM Limited. All rights reserved.
\end{DoxyNote}
\begin{DoxyParagraph}{}
A\+RM Limited (A\+RM) is supplying this software for use with Cortex-\/M processor based microcontrollers. This file can be freely distributed within development tools that are supporting such A\+RM based processors.
\end{DoxyParagraph}
\begin{DoxyParagraph}{}
T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED \char`\"{}\+A\+S I\+S\char`\"{}. NO W\+A\+R\+R\+A\+N\+T\+I\+ES, W\+H\+E\+T\+H\+ER E\+X\+P\+R\+E\+SS, I\+M\+P\+L\+I\+ED OR S\+T\+A\+T\+U\+T\+O\+RY, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+P\+P\+LY TO T\+H\+IS S\+O\+F\+T\+W\+A\+RE. A\+RM S\+H\+A\+LL N\+OT, IN A\+NY C\+I\+R\+C\+U\+M\+S\+T\+A\+N\+C\+ES, BE L\+I\+A\+B\+LE F\+OR S\+P\+E\+C\+I\+AL, I\+N\+C\+I\+D\+E\+N\+T\+AL, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES, F\+OR A\+NY R\+E\+A\+S\+ON W\+H\+A\+T\+S\+O\+E\+V\+ER. 
\end{DoxyParagraph}


\subsection{Function Documentation}
\index{system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}!System\+Core\+Clock\+Update@{System\+Core\+Clock\+Update}}
\index{System\+Core\+Clock\+Update@{System\+Core\+Clock\+Update}!system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}}
\subsubsection[{\texorpdfstring{System\+Core\+Clock\+Update(void)}{SystemCoreClockUpdate(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void System\+Core\+Clock\+Update (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{system___l_p_c11xx_8h_ae0c36a9591fe6e9c45ecb21a794f0f0f}{}\label{system___l_p_c11xx_8h_ae0c36a9591fe6e9c45ecb21a794f0f0f}


Updates the System\+Core\+Clock with current core Clock retrieved from cpu registers. 

Update System\+Core\+Clock variable


\begin{DoxyParams}{Parameters}
{\em none} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 323 of file system\+\_\+\+L\+P\+C11xx.\+c.

\index{system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}!System\+Init@{System\+Init}}
\index{System\+Init@{System\+Init}!system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}}
\subsubsection[{\texorpdfstring{System\+Init(void)}{SystemInit(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void System\+Init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{system___l_p_c11xx_8h_a93f514700ccf00d08dbdcff7f1224eb2}{}\label{system___l_p_c11xx_8h_a93f514700ccf00d08dbdcff7f1224eb2}


Setup the microcontroller system. Initialize the System and update the System\+Core\+Clock variable. 

Initialize the system


\begin{DoxyParams}{Parameters}
{\em none} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
Setup the microcontroller system. Initialize the System and update the System\+Core\+Clock variable.

Initialize the system


\begin{DoxyParams}{Parameters}
{\em none} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 414 of file system\+\_\+\+L\+P\+C11xx.\+c.



\subsection{Variable Documentation}
\index{system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}!System\+Core\+Clock@{System\+Core\+Clock}}
\index{System\+Core\+Clock@{System\+Core\+Clock}!system\+\_\+\+L\+P\+C11xx.\+h@{system\+\_\+\+L\+P\+C11xx.\+h}}
\subsubsection[{\texorpdfstring{System\+Core\+Clock}{SystemCoreClock}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t System\+Core\+Clock}\hypertarget{system___l_p_c11xx_8h_aa3cd3e43291e81e795d642b79b6088e6}{}\label{system___l_p_c11xx_8h_aa3cd3e43291e81e795d642b79b6088e6}
System Clock Frequency (Core Clock) 

Definition at line 317 of file system\+\_\+\+L\+P\+C11xx.\+c.

