{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487092637243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487092637244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 12:17:17 2017 " "Processing started: Tue Feb 14 12:17:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487092637244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487092637244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487092637244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487092638942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LATCH-behv " "Found design unit 1: OUT_LATCH-behv" {  } { { "../Components/IO/OutLatch.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640535 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LATCH " "Found entity 1: OUT_LATCH" {  } { { "../Components/IO/OutLatch.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640575 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram1k-SYN " "Found design unit 1: internalram1k-SYN" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam1K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640578 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam1K " "Found entity 1: InternalRam1K" {  } { { "InternalRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram2k-SYN " "Found design unit 1: internalram2k-SYN" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam2K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640582 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam2K " "Found entity 1: InternalRam2K" {  } { { "InternalRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640586 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "InternalRam4K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640596 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640600 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../Components/Z80/T80_Reg.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../Components/Z80/T80_Pack.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640635 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../Components/Z80/T80_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640651 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../Components/Z80/T80_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640673 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/sdcard/sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/sdcard/sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640691 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640715 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640731 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640735 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640739 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640743 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640753 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/roms/z80/z80_cpm_basic_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/z80-cpm-vga-ps2-extram/roms/z80/z80_cpm_basic_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80_cpm_basic_rom-SYN " "Found design unit 1: z80_cpm_basic_rom-SYN" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z80_CPM_BASIC_ROM " "Found entity 1: Z80_CPM_BASIC_ROM" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092640757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092640757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microcomputer " "Elaborating entity \"Microcomputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487092641250 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "txd2 Microcomputer.vhd(28) " "VHDL Signal Declaration warning at Microcomputer.vhd(28): used implicit default value for signal \"txd2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487092641267 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 Microcomputer.vhd(29) " "VHDL Signal Declaration warning at Microcomputer.vhd(29): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487092641267 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "internalRam1DataOut Microcomputer.vhd(66) " "VHDL Signal Declaration warning at Microcomputer.vhd(66): used implicit default value for signal \"internalRam1DataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1487092641268 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 Microcomputer.vhd(81) " "Verilog HDL or VHDL warning at Microcomputer.vhd(81): object \"n_int1\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487092641268 "|Microcomputer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int2 Microcomputer.vhd(82) " "Verilog HDL or VHDL warning at Microcomputer.vhd(82): object \"n_int2\" assigned a value but never read" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487092641268 "|Microcomputer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_internalRam1CS Microcomputer.vhd(85) " "VHDL Signal Declaration warning at Microcomputer.vhd(85): used explicit default value for signal \"n_internalRam1CS\" because signal was never assigned a value" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1487092641268 "|Microcomputer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"T80s:cpu1\"" {  } { { "Microcomputer.vhd" "cpu1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:cpu1\|T80:u0\"" {  } { { "../Components/Z80/T80s.vhd" "u0" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "../Components/Z80/T80.vhd" "mcode" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "../Components/Z80/T80.vhd" "alu" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "../Components/Z80/T80.vhd" "Regs" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80_CPM_BASIC_ROM Z80_CPM_BASIC_ROM:rom1 " "Elaborating entity \"Z80_CPM_BASIC_ROM\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\"" {  } { { "Microcomputer.vhd" "rom1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092641904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "altsyncram_component" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\"" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092642461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ROMS/Z80/CPM_BASIC.HEX " "Parameter \"init_file\" = \"../ROMS/Z80/CPM_BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642462 ""}  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487092642462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4391 " "Found entity 1: altsyncram_4391" {  } { { "db/altsyncram_4391.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/altsyncram_4391.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092642600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092642600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4391 Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated " "Elaborating entity \"altsyncram_4391\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642603 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "CPM_BASIC.HEX " "Byte addressed memory initialization file \"CPM_BASIC.HEX\" was read in the word-addressed format" {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1487092642630 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CPM_BASIC.HEX 341 10 " "Width of data items in \"CPM_BASIC.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 341 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CPM_BASIC.HEX " "Data at line (1) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CPM_BASIC.HEX " "Data at line (2) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CPM_BASIC.HEX " "Data at line (3) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CPM_BASIC.HEX " "Data at line (4) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CPM_BASIC.HEX " "Data at line (5) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CPM_BASIC.HEX " "Data at line (6) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CPM_BASIC.HEX " "Data at line (7) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CPM_BASIC.HEX " "Data at line (8) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CPM_BASIC.HEX " "Data at line (9) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CPM_BASIC.HEX " "Data at line (10) of memory initialization file \"CPM_BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092642649 ""}  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1487092642649 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8184 C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX " "Memory depth (8192) in the design file differs from memory depth (8184) in the Memory Initialization File \"C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/CPM_BASIC.HEX\" -- setting initial value for remaining addresses to 0" {  } { { "../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd" 84 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1487092642656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092642803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092642803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_4391.tdf" "deep_decode" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/altsyncram_4391.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092642949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092642949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"Z80_CPM_BASIC_ROM:rom1\|altsyncram:altsyncram_component\|altsyncram_4391:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_4391.tdf" "mux2" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/altsyncram_4391.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092642952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io1 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io1\"" {  } { { "Microcomputer.vhd" "io1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:io2 " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:io2\"" {  } { { "Microcomputer.vhd" "io2" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGABoldRomReduced SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom " "Elaborating entity \"CGABoldRomReduced\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_REDUCED_CHARS:fontRom" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "altsyncram_component" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Components/TERMINAL/CGAFontBoldReduced.HEX " "Parameter \"init_file\" = \"../Components/TERMINAL/CGAFontBoldReduced.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643430 ""}  } { { "../Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGABoldRomReduced.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487092643430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8b1 " "Found entity 1: altsyncram_h8b1" {  } { { "db/altsyncram_h8b1.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/altsyncram_h8b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092643508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092643508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8b1 SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_h8b1:auto_generated " "Elaborating entity \"altsyncram_h8b1\" for hierarchy \"SBCTextDisplayRGB:io2\|CGABoldRomReduced:\\GEN_REDUCED_CHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_h8b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643511 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "CGAFontBoldReduced.HEX " "Byte addressed memory initialization file \"CGAFontBoldReduced.HEX\" was read in the word-addressed format" {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1487092643529 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "CGAFontBoldReduced.HEX 32 10 " "Width of data items in \"CGAFontBoldReduced.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 CGAFontBoldReduced.HEX " "Data at line (1) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 CGAFontBoldReduced.HEX " "Data at line (2) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 CGAFontBoldReduced.HEX " "Data at line (3) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 CGAFontBoldReduced.HEX " "Data at line (4) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 CGAFontBoldReduced.HEX " "Data at line (5) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 CGAFontBoldReduced.HEX " "Data at line (6) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 CGAFontBoldReduced.HEX " "Data at line (7) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 CGAFontBoldReduced.HEX " "Data at line (8) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 CGAFontBoldReduced.HEX " "Data at line (9) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 CGAFontBoldReduced.HEX " "Data at line (10) of memory initialization file \"CGAFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1487092643531 ""}  } { { "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/CGAFontBoldReduced.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1487092643531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643782 ""}  } { { "../Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/DisplayRam2K.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487092643782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v272 " "Found entity 1: altsyncram_v272" {  } { { "db/altsyncram_v272.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/altsyncram_v272.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092643909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092643909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v272 SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_v272:auto_generated " "Elaborating entity \"altsyncram_v272\" for hierarchy \"SBCTextDisplayRGB:io2\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_v272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LATCH OUT_LATCH:latchIO " "Elaborating entity \"OUT_LATCH\" for hierarchy \"OUT_LATCH:latchIO\"" {  } { { "Microcomputer.vhd" "latchIO" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092643982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:sd1 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:sd1\"" {  } { { "Microcomputer.vhd" "sd1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092644017 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io1\|rxBuffer " "RAM logic \"bufferedUART:io1\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/UART/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1487092646587 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:io2\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:io2\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 150 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1487092646587 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1487092646587 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 371 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092653316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:io2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:io2\|Mod1\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 372 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092653316 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487092653316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\"" {  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 371 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092653568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:io2\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:io2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092653568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092653568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092653568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487092653568 ""}  } { { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 371 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487092653568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_08m " "Found entity 1: lpm_divide_08m" {  } { { "db/lpm_divide_08m.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/lpm_divide_08m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092653706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092653706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092653758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092653758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092653830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092653830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092653982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092653982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487092654073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487092654073 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 90 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 87 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 89 -1 0 } } { "../Components/Z80/T80s.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80s.vhd" 88 -1 0 } } { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 29 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 963 -1 0 } } { "../Components/Z80/T80.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/Z80/T80.vhd" 347 -1 0 } } { "../Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/TERMINAL/SBCTextDisplayRGB.vhd" 805 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487092655442 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487092655442 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "txd2 GND " "Pin \"txd2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487092664162 "|Microcomputer|txd2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487092664162 "|Microcomputer|rts2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487092664162 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|driveLED Low " "Register sd_controller:sd1\|driveLED will power up to Low" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1487092664286 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[7\] High " "Register sd_controller:sd1\|led_on_count\[7\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1487092664286 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[6\] High " "Register sd_controller:sd1\|led_on_count\[6\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1487092664286 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:sd1\|led_on_count\[3\] High " "Register sd_controller:sd1\|led_on_count\[3\] will power up to High" {  } { { "../Components/SDCARD/sd_controller.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Components/SDCARD/sd_controller.vhd" 406 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1487092664286 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1487092664286 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487092673242 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487092674353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092674353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd2 " "No output dependent on input pin \"rxd2\"" {  } { { "Microcomputer.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/Z80-CPM-VGA-PS2-ExtRAM/Microcomputer/Microcomputer.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487092675457 "|Microcomputer|rxd2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1487092675457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4581 " "Implemented 4581 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487092675460 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487092675460 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1487092675460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4480 " "Implemented 4480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487092675460 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487092675460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487092675460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487092675526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 12:17:55 2017 " "Processing ended: Tue Feb 14 12:17:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487092675526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487092675526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487092675526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487092675526 ""}
