library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity false_path is
	generic (
		N: 	natural := 8; 
	port(
		x1, x2, x3, x4 :	in  std_logic_vector (N-1 downto 0);
		y :	out std_logic_vector (N-1 downto 0));
		sel : in std_logic;
end entity;
 
architecture false_path_impl of false_path is
	signal out_e: unsigned (N-1 downto 0);
	signal out_sum: unsigned (N-1 downto 0);
	signal out_mux: unsigned (N-1 downto 0);
begin
	out_e <= x1 & x2 & x3 & x4;
--	out_mux <= out_e when sel = '0' else
--					out_sum when sel = '1';
end architecture;