<profile>

<section name = "Vivado HLS Report for 'aes'" level="0">
<item name = "Date">Fri May  8 12:34:33 2015
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">aes_runner</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_aestest_fu_284">aestest, 19, 19, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 487, -, -, ?, no</column>
<column name=" + Loop 1.1">416, 416, 26, -, -, 16, no</column>
<column name="  ++ Loop 1.1.1">24, 24, 3, -, -, 8, no</column>
<column name=" + Loop 1.2">48, 48, 3, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 407</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">100, -, 3145, 9250</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 598</column>
<column name="Register">-, -, 943, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">35, 0, 3, 19</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_aestest_fu_284">aestest, 100, 0, 3145, 9250</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="destinationAddressLocal_1_fu_560_p2">+, 0, 0, 32, 32, 5</column>
<column name="i_2_fu_487_p2">+, 0, 0, 5, 5, 1</column>
<column name="i_3_fu_368_p2">+, 0, 0, 5, 5, 1</column>
<column name="iterations_1_fu_352_p2">+, 0, 0, 32, 32, 1</column>
<column name="j_1_fu_418_p2">+, 0, 0, 4, 4, 1</column>
<column name="sourceAddressLocal_1_fu_554_p2">+, 0, 0, 32, 32, 5</column>
<column name="tmp_1_fu_374_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_s_fu_538_p2">+, 0, 0, 32, 32, 32</column>
<column name="Lo_assign_fu_515_p2">-, 0, 0, 7, 5, 7</column>
<column name="i_assign_fu_424_p2">-, 0, 0, 7, 7, 7</column>
<column name="data_V_2_fu_455_p3">Select, 0, 0, 128, 1, 128</column>
<column name="ap_sig_bdd_1830">and, 0, 0, 1, 1, 1</column>
<column name="tmp_6_fu_429_p2">and, 0, 0, 8, 8, 8</column>
<column name="exitcond1_fu_362_p2">icmp, 0, 0, 6, 5, 6</column>
<column name="exitcond2_fu_412_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond8_fu_347_p2">icmp, 0, 0, 40, 32, 32</column>
<column name="exitcond_fu_481_p2">icmp, 0, 0, 6, 5, 6</column>
<column name="tmp_7_fu_434_p2">icmp, 0, 0, 8, 8, 1</column>
<column name="ap_sig_bdd_254">or, 0, 0, 1, 1, 1</column>
<column name="Hi_assign_fu_505_p2">xor, 0, 0, 8, 7, 2</column>
<column name="tmp_4_fu_402_p2">xor, 0, 0, 8, 7, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="data_V_reg_214">128, 2, 128, 256</column>
<column name="destinationAddressLocal1_reg_204">32, 2, 32, 64</column>
<column name="destinationAddress_in_sig">32, 2, 32, 64</column>
<column name="i_1_reg_272">5, 2, 5, 10</column>
<column name="i_reg_226">5, 2, 5, 10</column>
<column name="iterations_reg_183">32, 2, 32, 64</column>
<column name="j_reg_249">4, 2, 4, 8</column>
<column name="key_in_V_in_sig">128, 2, 128, 256</column>
<column name="length_r_in_sig">32, 2, 32, 64</column>
<column name="mask_reg_260">8, 2, 8, 16</column>
<column name="p_Val2_1_reg_237">128, 2, 128, 256</column>
<column name="sourceAddressLocal1_reg_194">32, 2, 32, 64</column>
<column name="sourceAddress_in_sig">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_ioackin_ddr_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_ddr_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_ddr_WREADY">1, 0, 1, 0</column>
<column name="current_reg_666">8, 0, 8, 0</column>
<column name="data_V_reg_214">128, 0, 128, 0</column>
<column name="ddr_addr_1_reg_671">32, 0, 32, 0</column>
<column name="ddr_addr_read_reg_638">8, 0, 8, 0</column>
<column name="ddr_addr_reg_614">32, 0, 32, 0</column>
<column name="destinationAddressLocal1_reg_204">32, 0, 32, 0</column>
<column name="destinationAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="destinationAddress_assign_fu_140">32, 0, 32, 0</column>
<column name="destinationAddress_preg">32, 0, 32, 0</column>
<column name="encrypted_data_V_reg_653">128, 0, 128, 0</column>
<column name="grp_aestest_fu_284_ap_start_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_272">5, 0, 5, 0</column>
<column name="i_2_reg_661">5, 0, 5, 0</column>
<column name="i_3_reg_609">5, 0, 5, 0</column>
<column name="i_assign_reg_633">7, 0, 7, 0</column>
<column name="i_reg_226">5, 0, 5, 0</column>
<column name="iterations_1_reg_601">32, 0, 32, 0</column>
<column name="iterations_reg_183">32, 0, 32, 0</column>
<column name="j_1_reg_628">4, 0, 4, 0</column>
<column name="j_reg_249">4, 0, 4, 0</column>
<column name="key_in_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="key_in_V_preg">128, 0, 128, 0</column>
<column name="length_r_ap_vld_preg">1, 0, 1, 0</column>
<column name="length_r_preg">32, 0, 32, 0</column>
<column name="mask_reg_260">8, 0, 8, 0</column>
<column name="p_Val2_1_reg_237">128, 0, 128, 0</column>
<column name="sourceAddressLocal1_reg_194">32, 0, 32, 0</column>
<column name="sourceAddress_ap_vld_preg">1, 0, 1, 0</column>
<column name="sourceAddress_assign_fu_136">32, 0, 32, 0</column>
<column name="sourceAddress_preg">32, 0, 32, 0</column>
<column name="tmp_4_reg_620">7, 0, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, aes, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, aes, return value</column>
<column name="m_axi_ddr_AWVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWADDR">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWLEN">out, 8, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWSIZE">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWBURST">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWLOCK">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWCACHE">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWPROT">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWQOS">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWREGION">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_AWUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WDATA">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WSTRB">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WLAST">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_WUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARVALID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARREADY">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARADDR">out, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARID">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARLEN">out, 8, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARSIZE">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARBURST">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARLOCK">out, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARCACHE">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARPROT">out, 3, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARQOS">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARREGION">out, 4, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_ARUSER">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RVALID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RREADY">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RDATA">in, 32, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RLAST">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RUSER">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_RRESP">in, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BVALID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BREADY">out, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BRESP">in, 2, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BID">in, 1, m_axi, ddr, pointer</column>
<column name="m_axi_ddr_BUSER">in, 1, m_axi, ddr, pointer</column>
</table>
</item>
</section>
</profile>
