#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr 23 15:37:04 2025
# Process ID         : 19628
# Current directory  : C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent2524 C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.xpr
# Log file           : C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/vivado.log
# Journal file       : C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16499 MB
# Swap memory        : 3087 MB
# Total Virtual      : 19586 MB
# Available Virtual  : 13382 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1276.742 ; gain = 142.602
update_compile_order -fileset sources_1
open_bd_design {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd}
Reading block design file <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd>...
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <testbench_spi_fifo> from block design file <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1407.758 ; gain = 65.312
create_bd_cell -type module -reference spi_master spi_master_0
connect_bd_net [get_bd_ports aresetn] [get_bd_pins spi_master_0/aresetn]
set_property location {-254 -38} [get_bd_ports spi_interrupt]
connect_bd_net [get_bd_ports spi_interrupt] [get_bd_pins spi_master_0/intr]
connect_bd_net [get_bd_ports spi_miso] [get_bd_pins spi_master_0/i_SPI_MISO]
connect_bd_net [get_bd_pins spi_master_0/i_Buffer_Full] [get_bd_pins fifo_generator_0/full]
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/full> is being overridden by the user with net <fifo_generator_0_full>. This pin will not be connected as a part of interface connection <FIFO_WRITE>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_pins fifo_generator_0/wr_en] [get_bd_pins spi_master_0/o_RX_DV]
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/wr_en> is being overridden by the user with net <spi_master_0_o_RX_DV>. This pin will not be connected as a part of interface connection <FIFO_WRITE>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_ports spi_sclk] [get_bd_pins spi_master_0/o_SPI_Clk]
connect_bd_net [get_bd_ports spi_mosi] [get_bd_pins spi_master_0/o_SPI_MOSI]
connect_bd_net [get_bd_pins spi_master_0/o_RX_Byte] [get_bd_pins fifo_generator_0/din]
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/din> is being overridden by the user with net <spi_master_0_o_RX_Byte>. This pin will not be connected as a part of interface connection <FIFO_WRITE>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
connect_bd_net [get_bd_ports write_clock] [get_bd_pins spi_master_0/i_Clk]
save_bd_design
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Wrote  : <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/ui/bd_154b1760.ui> 
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /spi_master_0/intr(LEVEL_HIGH) and /spi_interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property -dict [list CONFIG.SENSITIVITY ] [get_bd_ports spi_interrupt]
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.SENSITIVITY ] [get_bd_ports spi_interrupt]'
ERROR: [Common 17-69] Command failed: Missing name/value pair in -dict argument.
validate_bd_design
ERROR: [BD 41-238] Port/Pin property SENSITIVITY does not match between /spi_master_0/intr(LEVEL_HIGH) and /spi_interrupt(EDGE_RISING)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets spi_interrupt_1] [get_bd_ports spi_interrupt]
create_bd_port -dir I spi_interrupt
set_property location {-257 -28} [get_bd_ports spi_interrupt]
connect_bd_net [get_bd_ports spi_interrupt] [get_bd_pins spi_master_0/intr]
validate_bd_design
make_wrapper -files [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -top
INFO: [BD 41-1662] The design 'testbench_spi_fifo.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Wrote  : <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/ui/bd_154b1760.ui> 
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
make_wrapper: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1480.812 ; gain = 6.285
generate_target Simulation [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd]
INFO: [BD 41-1662] The design 'testbench_spi_fifo.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hw_handoff/testbench_spi_fifo.hwh
Generated Hardware Definition File c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.hwdef
export_ip_user_files -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -directory C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files -ipstatic_source_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/modelsim} {questa=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/questa} {riviera=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/riviera} {activehdl=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_spi_and_fifo ]
Command: launch_simulation  -simset sim_spi_and_fifo
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_and_fifo_behav -key {Behavioral:sim_spi_and_fifo:Functional:tb_spi_and_fifo} -tclbatch {tb_spi_and_fifo.tcl} -protoinst "protoinst_files/testbench_spi_fifo.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
source tb_spi_and_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_and_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1513.055 ; gain = 32.242
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
add_files -fileset sim_spi_and_fifo -norecurse C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
set_property xsim.view C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg [get_filesets sim_spi_and_fifo]
set_property -name {xsim.simulate.runtime} -value {3000ns} -objects [get_filesets sim_spi_and_fifo]
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.996 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2636.996 ; gain = 0.000
run 3 us
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi_and_fifo ]
Command: launch_simulation  -simset sim_spi_and_fifo
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_and_fifo_behav -key {Behavioral:sim_spi_and_fifo:Functional:tb_spi_and_fifo} -tclbatch {tb_spi_and_fifo.tcl} -protoinst "protoinst_files/testbench_spi_fifo.protoinst" -view {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
source tb_spi_and_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_and_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2636.996 ; gain = 0.000
current_wave_config {tb_spi_and_fifo_behav.wcfg}
tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/din}} 
current_wave_config {tb_spi_and_fifo_behav.wcfg}
tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/wr_en}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
open_bd_design {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\ip_repo\spi_to_ip_1_0\hdl\fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.gen\sources_1\bd\testbench_spi_fifo\hdl\testbench_spi_fifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sim_spi_and_fifo\new\tb_spi_and_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.gen\sources_1\bd\testbench_spi_fifo\hdl\testbench_spi_fifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.gen\sources_1\bd\testbench_spi_fifo\hdl\testbench_spi_fifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\ip_repo\spi_to_ip_1_0\hdl\fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.gen\sources_1\bd\testbench_spi_fifo\hdl\testbench_spi_fifo_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sim_spi_and_fifo\new\tb_spi_and_fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\ip_repo\spi_to_ip_1_0\hdl\fifo.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\ip_repo\spi_to_ip_1_0\hdl\fifo.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2636.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2636.996 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.996 ; gain = 0.000
current_wave_config {tb_spi_and_fifo_behav.wcfg}
tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/dout}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/rst}} 
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/full}} 
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/empty}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
startgroup
set_property -dict [list \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
  CONFIG.Write_Acknowledge_Flag {true} \
] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
save_bd_design
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Wrote  : <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/ui/bd_154b1760.ui> 
generate_target all [get_files  C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd]
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hw_handoff/testbench_spi_fifo.hwh
Generated Hardware Definition File c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.hwdef
catch { config_ip_cache -export [get_ips -all testbench_spi_fifo_fifo_generator_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: testbench_spi_fifo_fifo_generator_0_0
export_ip_user_files -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd]
launch_runs testbench_spi_fifo_fifo_generator_0_0_synth_1 testbench_spi_fifo_spi_master_0_0_synth_1 testbench_spi_fifo_util_vector_logic_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: testbench_spi_fifo_fifo_generator_0_0
[Wed Apr 23 16:06:27 2025] Launched testbench_spi_fifo_fifo_generator_0_0_synth_1, testbench_spi_fifo_spi_master_0_0_synth_1, testbench_spi_fifo_util_vector_logic_0_0_synth_1...
Run output will be captured here:
testbench_spi_fifo_fifo_generator_0_0_synth_1: C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.runs/testbench_spi_fifo_fifo_generator_0_0_synth_1/runme.log
testbench_spi_fifo_spi_master_0_0_synth_1: C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.runs/testbench_spi_fifo_spi_master_0_0_synth_1/runme.log
testbench_spi_fifo_util_vector_logic_0_0_synth_1: C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.runs/testbench_spi_fifo_util_vector_logic_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/modelsim} {questa=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/questa} {riviera=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/riviera} {activehdl=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -directory C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files -ipstatic_source_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi_and_fifo ]
Command: launch_simulation  -simset sim_spi_and_fifo
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_and_fifo_behav -key {Behavioral:sim_spi_and_fifo:Functional:tb_spi_and_fifo} -tclbatch {tb_spi_and_fifo.tcl} -protoinst "protoinst_files/testbench_spi_fifo.protoinst" -view {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
source tb_spi_and_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_and_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.996 ; gain = 0.000
current_wave_config {tb_spi_and_fifo_behav.wcfg}
tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/wr_ack}} 
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/empty}} 
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/full}} 
current_wave_config {tb_spi_and_fifo_behav.wcfg}
C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/rst}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 3 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 1500 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 95
create_bd_port -dir I rd_en
set_property location {-281 183} [get_bd_ports rd_en]
connect_bd_net [get_bd_ports rd_en] [get_bd_pins fifo_generator_0/rd_en]
WARNING: [BD 41-1306] The connection to interface pin </fifo_generator_0/rd_en> is being overridden by the user with net <rd_en_1>. This pin will not be connected as a part of interface connection <FIFO_READ>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rd_en' on this module [C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v:37]
ERROR: [VRFC 10-8530] module 'fifo_generator_v13_2_11(C_EN_SAFETY_CKT=1,C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="BlankString",C_DOUT_RST_VAL="0",C_DOUT_WIDTH=32,C_FAMILY="zynq",C_HAS_WR_ACK=1,C_IMPLEMENTATION_TYPE=2,C_MIF_FILE_NAME="BlankString",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="1kx18",C_PROG_EMPTY_THRESH_ASSERT_VAL=4,C_PROG_EMPTY_THRESH_NEGATE_VAL=5,C_PROG_FULL_THRESH_ASSERT_VAL=1023,C_PROG_FULL_THRESH_NEGATE_VAL=1022,C_RD_DATA_COUNT_WIDTH=8,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_AXI_ID_WIDTH=1,C_AXI_LOCK_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TUSER=1,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_PRIM_FIFO_TYPE_WDCH="1kx36",C_PRIM_FIFO_TYPE_RDCH="1kx36",C_PRIM_FIFO_TYPE_AXIS="1kx18",C_DIN_WIDTH_WACH=1,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v:1]
ERROR: [VRFC 10-8530] module 'util_vector_logic_v2_0_4_util_vector_logic(C_OPERATION="not",C_SIZE=1)' is ignored due to previous errors [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/util_vector_logic_v2_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

make_wrapper -files [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -top
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Wrote  : <C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/ui/bd_154b1760.ui> 
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd]
INFO: [BD 41-1662] The design 'testbench_spi_fifo.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
Exporting to file c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hw_handoff/testbench_spi_fifo.hwh
Generated Hardware Definition File c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.hwdef
export_ip_user_files -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -directory C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files -ipstatic_source_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/modelsim} {questa=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/questa} {riviera=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/riviera} {activehdl=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_spi_and_fifo ]
Command: launch_simulation  -simset sim_spi_and_fifo
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2857.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_and_fifo_behav -key {Behavioral:sim_spi_and_fifo:Functional:tb_spi_and_fifo} -tclbatch {tb_spi_and_fifo.tcl} -protoinst "protoinst_files/testbench_spi_fifo.protoinst" -view {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
source tb_spi_and_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 2800 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_and_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2857.797 ; gain = 0.000
current_wave_config {tb_spi_and_fifo_behav.wcfg}
tb_spi_and_fifo_behav.wcfg
add_wave {{/tb_spi_and_fifo/uut/testbench_spi_fifo_i/fifo_generator_0/rd_en}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 2800 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
run 3 us
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
startgroup
set_property CONFIG.SPI_MODE {1} [get_bd_cells spi_master_0]
endgroup
save_bd_design
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 2800 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
run 3 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.805 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 2800 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3007.805 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {4000s} -objects [get_filesets sim_spi_and_fifo]
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.805 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3007.805 ; gain = 0.000
startgroup
endgroup
make_wrapper -files [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -top
Wrote  : <C:\Users\marce\OneDrive\Desktop\zync_proj\2024.2\zybo_z7_20\spi_to_axis_development\spi_to_axis_development.srcs\sources_1\bd\testbench_spi_fifo\testbench_spi_fifo.bd> 
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd]
INFO: [BD 41-1662] The design 'testbench_spi_fifo.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v
Verilog Output written to : c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block spi_master_0 .
Exporting to file c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hw_handoff/testbench_spi_fifo.hwh
Generated Hardware Definition File c:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/synth/testbench_spi_fifo.hwdef
export_ip_user_files -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sources_1/bd/testbench_spi_fifo/testbench_spi_fifo.bd] -directory C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files -ipstatic_source_dir C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/modelsim} {questa=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/questa} {riviera=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/riviera} {activehdl=C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_spi_and_fifo ]
Command: launch_simulation  -simset sim_spi_and_fifo
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_and_fifo' in fileset 'sim_spi_and_fifo'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi_and_fifo'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master(SPI_MODE=1)
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_and_fifo_behav -key {Behavioral:sim_spi_and_fifo:Functional:tb_spi_and_fifo} -tclbatch {tb_spi_and_fifo.tcl} -protoinst "protoinst_files/testbench_spi_fifo.protoinst" -view {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg
source tb_spi_and_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000s
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 3700 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_and_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3007.805 ; gain = 0.000
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xvlog --incr --relax -prj tb_spi_and_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
"xvhdl --incr --relax -prj tb_spi_and_fifo_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_spi_and_fifo -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_and_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_spi_and_fifo'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.sim/sim_spi_and_fifo/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_11 -L util_vector_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_and_fifo_behav xil_defaultlib.tb_spi_and_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_sync_sta...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.testbench_spi_fifo_fifo_generato...
Compiling module xil_defaultlib.spi_master(SPI_MODE=1)
Compiling module xil_defaultlib.testbench_spi_fifo_spi_master_0_...
Compiling module util_vector_logic_v2_0_4.util_vector_logic_v2_0_4_util_ve...
Compiling module xil_defaultlib.testbench_spi_fifo_util_vector_l...
Compiling module xil_defaultlib.testbench_spi_fifo
Compiling module xil_defaultlib.testbench_spi_fifo_wrapper
Compiling module xil_defaultlib.tb_spi_and_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_and_fifo_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3042.445 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/testbench_spi_fifo.protoinst
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
$finish called at time : 3700 ns : File "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3042.445 ; gain = 0.000
save_wave_config {C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/tb_spi_and_fifo_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 16:43:03 2025...
