#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Sep 13 13:01:10 2021
# Process ID: 3419
# Current directory: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw
# Command line: vivado
# Log file: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/vivado.log
# Journal file: /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_null_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_thrtl_ctl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/artix7/pcie_core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_common.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_rx_valid_filter_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtx_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie2_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_top_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_brams_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_lane.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_misc.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_eq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_user.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_rxeq_scan.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_support.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/xpm_cdc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/mb_subsystem/mb_subsystem/hdl/mb_subsystem_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/mmcme2_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie_x4/pcie_x4_ex/imports/pcie_x4_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/top_mmcme2.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_null_gen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_rx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_axi_basic_tx_thrtl_ctl.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/artix7/pcie_core_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_common.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_rx_valid_filter_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gt_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtp_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_gtx_cpllpd_ovrd.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie2_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_bram_top_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_brams_7x.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_lane.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_misc.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_pipe_pipeline.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pcie_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_phy_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_eq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_rate.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_sync.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_user.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_pipe_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_reset.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_qpll_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_rxeq_scan.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/pcie_support.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common/xpm_cdc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/mb_subsystem/mb_subsystem/hdl/mb_subsystem_wrapper.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/mmcme2_drp.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie_x4/pcie_x4_ex/imports/pcie_x4_pipe_clock.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/xil_mmcm/top_mmcme2.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/litepcie/litepcie_core.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/src/hdl/max5878/max5878_io.v:]
INFO: [Common 17-14] Message 'filemgmt 56-99' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/ip/vivado/pcie/7-series/common'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx/PCIe_5GRadio_lms7_trx.runs/synth_1/vivado.pb' contains 28062 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 28063' and re-open the project.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6786.180 ; gain = 340.672 ; free physical = 43771 ; free virtual = 48095
source ./write_proj_script.tcl
# set script_path [file dirname [file normalize [info script]]]
# puts $script_path
/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw
# set output_path "[file normalize "$script_path/PCIe_5GRadio_lms7_trx.tcl"]"
# puts $output_path
/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw/PCIe_5GRadio_lms7_trx.tcl
# write_project_tcl -all_properties -force $output_path
WARNING: [BD 41-1731] Type mismatch between connected pins: /AXI_to_native_FIFO_0/M_NATIVE_WRITE_ACLR(undef) and /fifo_write_0_aclr(rst)
INFO: [BD 5-453] Writing out BD creation steps for mb_subsystem as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'PCIe_5GRadio_lms7_trx.tcl' generated in output directory '/home/limenet1/Work/MyProjects/pcie_5Gradio/pcie_5gradio_gw'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source PCIe_5GRadio_lms7_trx.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7171.629 ; gain = 0.000 ; free physical = 42698 ; free virtual = 47420
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 13 14:51:15 2021...
