#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May  9 22:37:04 2024
# Process ID: 17152
# Current directory: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7548 C:\Users\Amteo\Desktop\Universidad\SEP\Proyecto1\CircularBuffer\CircularBuffer.xpr
# Log file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/vivado.log
# Journal file: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1051.699 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'fft_flag' has no actual or default value [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd:7]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit circular_buffer_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/xsim.dir/circular_buffer_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 23:04:24 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "circular_buffer_tb_behav -key {Behavioral:sim_1:Functional:circular_buffer_tb} -tclbatch {circular_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source circular_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circular_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1051.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 128 elements ; expected 2048 [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd:15]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit circular_buffer_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-975] left bound value <2015> of slice is out of range [127:0] of array <vector_64x32_bits_internal> [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd:30]
ERROR: [VRFC 10-664] expression has 2048 elements ; expected 128 [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit circular_buffer_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "circular_buffer_tb_behav -key {Behavioral:sim_1:Functional:circular_buffer_tb} -tclbatch {circular_buffer_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source circular_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'circular_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.699 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.340 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.625 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Thu May  9 23:53:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.runs/synth_1/runme.log
[Thu May  9 23:53:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.runs/impl_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2481.859 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.859 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.859 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.859 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2481.859 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.runs/synth_1

launch_runs impl_1 -jobs 8
[Fri May 10 00:05:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.runs/synth_1/runme.log
[Fri May 10 00:05:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.runs/impl_1/runme.log
ipx::package_project -root_dir c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs'.
ipx::unload_core c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs/component.xml
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sim_1/new/circular_buffer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2481.859 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'circular_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj circular_buffer_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs/sources_1/new/circular_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circular_buffer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.sim/sim_1/behav/xsim'
"xelab -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fe5484408b2d48fc924090328d817f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circular_buffer_tb_behav xil_defaultlib.circular_buffer_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer [circular_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.circular_buffer_tb
Built simulation snapshot circular_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2481.859 ; gain = 0.000
ipx::package_project -root_dir C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2481.859 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2481.859 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/users/amteo/desktop/universidad/sep/proyecto1/circularbuffer/circularbuffer.srcs'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:circular_buffer:1.0'. The one found in IP location 'c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer' will take precedence over the same IP in location c:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/CircularBuffer/CircularBuffer.srcs
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 10 01:15:44 2024...
