

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s'
================================================================
* Date:           Mon Oct 21 14:06:38 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.140 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3849|     3849|  19.245 us|  19.245 us|  3849|  3849|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3847|     3847|         5|          1|          1|  3844|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    710|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|     256|    128|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     798|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1054|   1049|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    |line_buffer_Array_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buhbi  |        0|  64|  32|    0|    62|   16|     1|          992|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                                  |        0| 256| 128|    0|   248|   64|     4|         3968|
    +-------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_128_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln76_fu_154_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_318_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_674_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_291_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_1_fu_421_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_416_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_106                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_292                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_575                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_629                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_637                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_641                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_write_state6   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_134_p2              |      icmp|   0|  0|  12|          12|           9|
    |icmp_ln1496_10_fu_635_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_11_fu_535_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_12_fu_553_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_13_fu_651_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_445_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_603_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_463_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_481_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_619_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_499_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_9_fu_517_p2           |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_fu_427_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln55_1_fu_400_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_2_fu_410_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_3_fu_268_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_fu_144_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_274_p2               |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln80_fu_571_p2               |      icmp|   0|  0|  18|          32|           6|
    |icmp_ln86_fu_585_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln65_10_fu_564_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_11_fu_661_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_1_fu_474_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_2_fu_510_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_3_fu_456_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_4_fu_613_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_5_fu_492_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_6_fu_629_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_7_fu_528_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_8_fu_645_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_9_fu_546_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_438_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_667_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_284_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1496_10_fu_639_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_11_fu_540_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_12_fu_558_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_13_fu_655_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_3_fu_450_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_4_fu_607_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_5_fu_468_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_6_fu_486_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_7_fu_623_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_8_fu_504_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_9_fu_522_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_fu_432_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 710|         609|         520|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  20|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_sig_allocacmp_pX_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_pY_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_sX_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_sY_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_load_1  |   9|          2|   32|         64|
    |data_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_117      |   9|          2|   12|         24|
    |pX                          |   9|          2|   32|         64|
    |pY                          |   9|          2|   32|         64|
    |real_start                  |   9|          2|    1|          2|
    |res_blk_n                   |   9|          2|    1|          2|
    |sX                          |   9|          2|   32|         64|
    |sY                          |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 179|         39|  307|        712|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln76_reg_713                  |  32|   0|   32|          0|
    |add_ln80_reg_784                  |  32|   0|   32|          0|
    |and_ln55_1_reg_790                |   1|   0|    1|          0|
    |and_ln55_1_reg_790_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |icmp_ln55_3_reg_775               |   1|   0|    1|          0|
    |icmp_ln55_reg_708                 |   1|   0|    1|          0|
    |icmp_ln76_reg_780                 |   1|   0|    1|          0|
    |icmp_ln76_reg_780_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln80_reg_842                 |   1|   0|    1|          0|
    |icmp_ln86_reg_851                 |   1|   0|    1|          0|
    |indvar_flatten_reg_117            |  12|   0|   12|          0|
    |kernel_data_V_12                  |  16|   0|   16|          0|
    |kernel_data_V_13                  |  16|   0|   16|          0|
    |kernel_data_V_14                  |  16|   0|   16|          0|
    |kernel_data_V_15                  |  16|   0|   16|          0|
    |kernel_data_V_4                   |  16|   0|   16|          0|
    |kernel_data_V_555                 |  16|   0|   16|          0|
    |kernel_data_V_656                 |  16|   0|   16|          0|
    |kernel_data_V_757                 |  16|   0|   16|          0|
    |pX                                |  32|   0|   32|          0|
    |pY                                |  32|   0|   32|          0|
    |p_0_reg_768                       |  16|   0|   16|          0|
    |sX                                |  32|   0|   32|          0|
    |sX_load_reg_703                   |  32|   0|   32|          0|
    |sY                                |  32|   0|   32|          0|
    |sY_load_1_reg_846                 |  32|   0|   32|          0|
    |select_ln65_10_reg_836            |  16|   0|   16|          0|
    |select_ln65_11_reg_871            |  16|   0|   16|          0|
    |select_ln65_1_reg_806             |  16|   0|   16|          0|
    |select_ln65_2_reg_818             |  16|   0|   16|          0|
    |select_ln65_3_reg_800             |  16|   0|   16|          0|
    |select_ln65_4_reg_856             |  16|   0|   16|          0|
    |select_ln65_5_reg_812             |  16|   0|   16|          0|
    |select_ln65_6_reg_861             |  16|   0|   16|          0|
    |select_ln65_7_reg_824             |  16|   0|   16|          0|
    |select_ln65_8_reg_866             |  16|   0|   16|          0|
    |select_ln65_9_reg_830             |  16|   0|   16|          0|
    |select_ln65_reg_794               |  16|   0|   16|          0|
    |shift_buffer_V_0_0_reg_747        |  16|   0|   16|          0|
    |shift_buffer_V_0_1_reg_754        |  16|   0|   16|          0|
    |shift_buffer_V_0_2_reg_761        |  16|   0|   16|          0|
    |shift_buffer_V_1_0_reg_719        |  16|   0|   16|          0|
    |shift_buffer_V_1_1_reg_726        |  16|   0|   16|          0|
    |shift_buffer_V_1_2_reg_733        |  16|   0|   16|          0|
    |shift_buffer_V_1_3_reg_740        |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln55_reg_708                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 798|  32|  735|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>|  return value|
|data_dout     |   in|   64|     ap_fifo|                                                                     data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                     data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                     data|       pointer|
|res_din       |  out|   64|     ap_fifo|                                                                      res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                      res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                      res|       pointer|
+--------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln109 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %codeRepl, i12 %add_ln109, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.54ns)   --->   "%add_ln109 = add i12 %indvar_flatten, i12 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'add' 'add_ln109' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.99ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten, i12 3844" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %.split6, void" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sX_load = load i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 15 'load' 'sX_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %._crit_edge1, void" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pX_load_1 = load i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 18 'load' 'pX_load_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %pX_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 19 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'data_read' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3844> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_0 = trunc i64 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'trunc' 'shift_buffer_V_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'shift_buffer_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'shift_buffer_V_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_buffer_V_1_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'shift_buffer_V_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_0, i1 1"   --->   Operation 26 'memshiftread' 'shift_buffer_V_0_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 27 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0"   --->   Operation 27 'memshiftread' 'shift_buffer_V_0_1' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 28 [1/1] (1.61ns)   --->   "%empty_58 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_1, i1 1"   --->   Operation 28 'memshiftread' 'empty_58' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 29 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_2 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0"   --->   Operation 29 'memshiftread' 'shift_buffer_V_0_2' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 30 [1/1] (1.61ns)   --->   "%empty_59 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_2, i1 1"   --->   Operation 30 'memshiftread' 'empty_59' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 31 [1/1] (1.61ns)   --->   "%p_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 0, i1 0"   --->   Operation 31 'memshiftread' 'p_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 32 [1/1] (1.61ns)   --->   "%empty_60 = memshiftread i16 @_ssdm_op_MemShiftRead.[62 x i16]P0A, i16 61, i16 %shift_buffer_V_1_3, i1 1"   --->   Operation 32 'memshiftread' 'empty_60' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 62> <ShiftMem>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pX_load = load i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 33 'load' 'pX_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln55_3 = icmp_sgt  i32 %pX_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 34 'icmp' 'icmp_ln55_3' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 62" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 35 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:76]   --->   Operation 36 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:89]   --->   Operation 37 'store' 'store_ln89' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 38 'select' 'select_ln91' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 39 'add' 'add_ln91' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:91]   --->   Operation 40 'store' 'store_ln91' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln78 = store i32 0, i32 %pX" [firmware/nnet_utils/nnet_pooling_stream.h:78]   --->   Operation 42 'store' 'store_ln78' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 0, i32 %sX" [firmware/nnet_utils/nnet_pooling_stream.h:79]   --->   Operation 43 'store' 'store_ln79' <Predicate = (icmp_ln76)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%pY_load_1 = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 44 'load' 'pY_load_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln80 = add i32 %pY_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 45 'add' 'add_ln80' <Predicate = (icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3844, i64 3844, i64 3844"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16 %kernel_data_V_4" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 50 'load' 'kernel_data_V_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_555_load = load i16 %kernel_data_V_555" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 51 'load' 'kernel_data_V_555_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_data_V_656_load = load i16 %kernel_data_V_656" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 52 'load' 'kernel_data_V_656_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_757_load = load i16 %kernel_data_V_757" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 53 'load' 'kernel_data_V_757_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%kernel_data_V_12_load = load i16 %kernel_data_V_12" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 54 'load' 'kernel_data_V_12_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_13_load = load i16 %kernel_data_V_13" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 55 'load' 'kernel_data_V_13_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_data_V_14_load = load i16 %kernel_data_V_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 56 'load' 'kernel_data_V_14_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_15_load = load i16 %kernel_data_V_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 57 'load' 'kernel_data_V_15_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_4" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 58 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_1, i16 %kernel_data_V_555" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 59 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_2, i16 %kernel_data_V_656" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 60 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_0, i16 %kernel_data_V_757" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 61 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_12" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 62 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_13" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 63 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_2, i16 %kernel_data_V_14" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 64 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_3, i16 %kernel_data_V_15" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 65 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sY_load = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 66 'load' 'sY_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln55_1 = icmp_eq  i32 %sY_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 67 'icmp' 'icmp_ln55_1' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%pY_load = load i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 68 'load' 'pY_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln55_2 = icmp_sgt  i32 %pY_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 69 'icmp' 'icmp_ln55_2' <Predicate = (icmp_ln55)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_1)   --->   "%and_ln55 = and i1 %icmp_ln55_2, i1 %icmp_ln55_3" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 70 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln55_1 = and i1 %and_ln55, i1 %icmp_ln55_1" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 71 'and' 'and_ln55_1' <Predicate = (icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_1, void %._crit_edge1, void %.split2.0" [firmware/nnet_utils/nnet_pooling_stream.h:55]   --->   Operation 72 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.42ns)   --->   "%icmp_ln1496 = icmp_slt  i16 %kernel_data_V_4_load, i16 %shift_buffer_V_0_0"   --->   Operation 73 'icmp' 'icmp_ln1496' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1496 = xor i1 %icmp_ln1496, i1 1"   --->   Operation 74 'xor' 'xor_ln1496' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1496, i16 %kernel_data_V_4_load, i16 %shift_buffer_V_0_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 75 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln1496_3 = icmp_slt  i16 %kernel_data_V_12_load, i16 %shift_buffer_V_1_0"   --->   Operation 76 'icmp' 'icmp_ln1496_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_3)   --->   "%xor_ln1496_3 = xor i1 %icmp_ln1496_3, i1 1"   --->   Operation 77 'xor' 'xor_ln1496_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_3 = select i1 %xor_ln1496_3, i16 %kernel_data_V_12_load, i16 %shift_buffer_V_1_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 78 'select' 'select_ln65_3' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.42ns)   --->   "%icmp_ln1496_5 = icmp_slt  i16 %kernel_data_V_555_load, i16 %shift_buffer_V_0_1"   --->   Operation 79 'icmp' 'icmp_ln1496_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1496_5 = xor i1 %icmp_ln1496_5, i1 1"   --->   Operation 80 'xor' 'xor_ln1496_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1496_5, i16 %kernel_data_V_555_load, i16 %shift_buffer_V_0_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 81 'select' 'select_ln65_1' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.42ns)   --->   "%icmp_ln1496_6 = icmp_slt  i16 %kernel_data_V_13_load, i16 %shift_buffer_V_1_1"   --->   Operation 82 'icmp' 'icmp_ln1496_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_5)   --->   "%xor_ln1496_6 = xor i1 %icmp_ln1496_6, i1 1"   --->   Operation 83 'xor' 'xor_ln1496_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_5 = select i1 %xor_ln1496_6, i16 %kernel_data_V_13_load, i16 %shift_buffer_V_1_1" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 84 'select' 'select_ln65_5' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (2.42ns)   --->   "%icmp_ln1496_8 = icmp_slt  i16 %kernel_data_V_656_load, i16 %shift_buffer_V_0_2"   --->   Operation 85 'icmp' 'icmp_ln1496_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1496_8 = xor i1 %icmp_ln1496_8, i1 1"   --->   Operation 86 'xor' 'xor_ln1496_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1496_8, i16 %kernel_data_V_656_load, i16 %shift_buffer_V_0_2" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 87 'select' 'select_ln65_2' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.42ns)   --->   "%icmp_ln1496_9 = icmp_slt  i16 %kernel_data_V_14_load, i16 %shift_buffer_V_1_2"   --->   Operation 88 'icmp' 'icmp_ln1496_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_7)   --->   "%xor_ln1496_9 = xor i1 %icmp_ln1496_9, i1 1"   --->   Operation 89 'xor' 'xor_ln1496_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_7 = select i1 %xor_ln1496_9, i16 %kernel_data_V_14_load, i16 %shift_buffer_V_1_2" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 90 'select' 'select_ln65_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.42ns)   --->   "%icmp_ln1496_11 = icmp_slt  i16 %kernel_data_V_757_load, i16 %p_0"   --->   Operation 91 'icmp' 'icmp_ln1496_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_9)   --->   "%xor_ln1496_11 = xor i1 %icmp_ln1496_11, i1 1"   --->   Operation 92 'xor' 'xor_ln1496_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_9 = select i1 %xor_ln1496_11, i16 %kernel_data_V_757_load, i16 %p_0" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 93 'select' 'select_ln65_9' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.42ns)   --->   "%icmp_ln1496_12 = icmp_slt  i16 %kernel_data_V_15_load, i16 %shift_buffer_V_1_3"   --->   Operation 94 'icmp' 'icmp_ln1496_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_10)   --->   "%xor_ln1496_12 = xor i1 %icmp_ln1496_12, i1 1"   --->   Operation 95 'xor' 'xor_ln1496_12' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_10 = select i1 %xor_ln1496_12, i16 %kernel_data_V_15_load, i16 %shift_buffer_V_1_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 96 'select' 'select_ln65_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 62" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 97 'icmp' 'icmp_ln80' <Predicate = (icmp_ln76)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void, void" [firmware/nnet_utils/nnet_pooling_stream.h:80]   --->   Operation 98 'br' 'br_ln80' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:84]   --->   Operation 99 'store' 'store_ln84' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sY_load_1 = load i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 100 'load' 'sY_load_1' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 101 'icmp' 'icmp_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln81 = store i32 0, i32 %pY" [firmware/nnet_utils/nnet_pooling_stream.h:81]   --->   Operation 102 'store' 'store_ln81' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln82 = store i32 0, i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:82]   --->   Operation 103 'store' 'store_ln82' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [firmware/nnet_utils/nnet_pooling_stream.h:83]   --->   Operation 104 'br' 'br_ln83' <Predicate = (icmp_ln76 & icmp_ln80)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln1496_4 = icmp_slt  i16 %select_ln65, i16 %select_ln65_3"   --->   Operation 105 'icmp' 'icmp_ln1496_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_4)   --->   "%xor_ln1496_4 = xor i1 %icmp_ln1496_4, i1 1"   --->   Operation 106 'xor' 'xor_ln1496_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_4 = select i1 %xor_ln1496_4, i16 %select_ln65, i16 %select_ln65_3" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 107 'select' 'select_ln65_4' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.42ns)   --->   "%icmp_ln1496_7 = icmp_slt  i16 %select_ln65_1, i16 %select_ln65_5"   --->   Operation 108 'icmp' 'icmp_ln1496_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_6)   --->   "%xor_ln1496_7 = xor i1 %icmp_ln1496_7, i1 1"   --->   Operation 109 'xor' 'xor_ln1496_7' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_6 = select i1 %xor_ln1496_7, i16 %select_ln65_1, i16 %select_ln65_5" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 110 'select' 'select_ln65_6' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (2.42ns)   --->   "%icmp_ln1496_10 = icmp_slt  i16 %select_ln65_2, i16 %select_ln65_7"   --->   Operation 111 'icmp' 'icmp_ln1496_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_8)   --->   "%xor_ln1496_10 = xor i1 %icmp_ln1496_10, i1 1"   --->   Operation 112 'xor' 'xor_ln1496_10' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_8 = select i1 %xor_ln1496_10, i16 %select_ln65_2, i16 %select_ln65_7" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 113 'select' 'select_ln65_8' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (2.42ns)   --->   "%icmp_ln1496_13 = icmp_slt  i16 %select_ln65_9, i16 %select_ln65_10"   --->   Operation 114 'icmp' 'icmp_ln1496_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_11)   --->   "%xor_ln1496_13 = xor i1 %icmp_ln1496_13, i1 1"   --->   Operation 115 'xor' 'xor_ln1496_13' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln65_11 = select i1 %xor_ln1496_13, i16 %select_ln65_9, i16 %select_ln65_10" [firmware/nnet_utils/nnet_common.h:65]   --->   Operation 116 'select' 'select_ln65_11' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 117 'select' 'select_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 118 'add' 'add_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln86 = store i32 %add_ln86, i32 %sY" [firmware/nnet_utils/nnet_pooling_stream.h:86]   --->   Operation 119 'store' 'store_ln86' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 1.58>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln76 & !icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %select_ln65_11, i16 %select_ln65_8, i16 %select_ln65_6, i16 %select_ln65_4" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'bitconcatenate' 'or_ln174_s' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %res, i64 %or_ln174_s" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 961> <FIFO>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge1" [firmware/nnet_utils/nnet_pooling_stream.h:73]   --->   Operation 123 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 124 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_555]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_656]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_757]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln109               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00111110]
add_ln109              (add              ) [ 01111110]
icmp_ln109             (icmp             ) [ 00111110]
br_ln109               (br               ) [ 00000000]
sX_load                (load             ) [ 00110000]
icmp_ln55              (icmp             ) [ 00111110]
br_ln55                (br               ) [ 00000000]
pX_load_1              (load             ) [ 00000000]
add_ln76               (add              ) [ 00110000]
br_ln0                 (br               ) [ 01111110]
data_read              (read             ) [ 00000000]
shift_buffer_V_1_0     (trunc            ) [ 00101000]
shift_buffer_V_1_1     (partselect       ) [ 00101000]
shift_buffer_V_1_2     (partselect       ) [ 00101000]
shift_buffer_V_1_3     (partselect       ) [ 00101000]
shift_buffer_V_0_0     (memshiftread     ) [ 00101000]
shift_buffer_V_0_1     (memshiftread     ) [ 00101000]
empty_58               (memshiftread     ) [ 00000000]
shift_buffer_V_0_2     (memshiftread     ) [ 00101000]
empty_59               (memshiftread     ) [ 00000000]
p_0                    (memshiftread     ) [ 00101000]
empty_60               (memshiftread     ) [ 00000000]
pX_load                (load             ) [ 00000000]
icmp_ln55_3            (icmp             ) [ 00101000]
icmp_ln76              (icmp             ) [ 00111110]
br_ln76                (br               ) [ 00000000]
store_ln89             (store            ) [ 00000000]
select_ln91            (select           ) [ 00000000]
add_ln91               (add              ) [ 00000000]
store_ln91             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
store_ln78             (store            ) [ 00000000]
store_ln79             (store            ) [ 00000000]
pY_load_1              (load             ) [ 00000000]
add_ln80               (add              ) [ 00101000]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specpipeline_ln0       (specpipeline     ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
kernel_data_V_4_load   (load             ) [ 00000000]
kernel_data_V_555_load (load             ) [ 00000000]
kernel_data_V_656_load (load             ) [ 00000000]
kernel_data_V_757_load (load             ) [ 00000000]
kernel_data_V_12_load  (load             ) [ 00000000]
kernel_data_V_13_load  (load             ) [ 00000000]
kernel_data_V_14_load  (load             ) [ 00000000]
kernel_data_V_15_load  (load             ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
store_ln214            (store            ) [ 00000000]
sY_load                (load             ) [ 00000000]
icmp_ln55_1            (icmp             ) [ 00000000]
pY_load                (load             ) [ 00000000]
icmp_ln55_2            (icmp             ) [ 00000000]
and_ln55               (and              ) [ 00000000]
and_ln55_1             (and              ) [ 00111110]
br_ln55                (br               ) [ 00000000]
icmp_ln1496            (icmp             ) [ 00000000]
xor_ln1496             (xor              ) [ 00000000]
select_ln65            (select           ) [ 00100100]
icmp_ln1496_3          (icmp             ) [ 00000000]
xor_ln1496_3           (xor              ) [ 00000000]
select_ln65_3          (select           ) [ 00100100]
icmp_ln1496_5          (icmp             ) [ 00000000]
xor_ln1496_5           (xor              ) [ 00000000]
select_ln65_1          (select           ) [ 00100100]
icmp_ln1496_6          (icmp             ) [ 00000000]
xor_ln1496_6           (xor              ) [ 00000000]
select_ln65_5          (select           ) [ 00100100]
icmp_ln1496_8          (icmp             ) [ 00000000]
xor_ln1496_8           (xor              ) [ 00000000]
select_ln65_2          (select           ) [ 00100100]
icmp_ln1496_9          (icmp             ) [ 00000000]
xor_ln1496_9           (xor              ) [ 00000000]
select_ln65_7          (select           ) [ 00100100]
icmp_ln1496_11         (icmp             ) [ 00000000]
xor_ln1496_11          (xor              ) [ 00000000]
select_ln65_9          (select           ) [ 00100100]
icmp_ln1496_12         (icmp             ) [ 00000000]
xor_ln1496_12          (xor              ) [ 00000000]
select_ln65_10         (select           ) [ 00100100]
icmp_ln80              (icmp             ) [ 00111110]
br_ln80                (br               ) [ 00000000]
store_ln84             (store            ) [ 00000000]
sY_load_1              (load             ) [ 00100100]
icmp_ln86              (icmp             ) [ 00100100]
store_ln81             (store            ) [ 00000000]
store_ln82             (store            ) [ 00000000]
br_ln83                (br               ) [ 00000000]
icmp_ln1496_4          (icmp             ) [ 00000000]
xor_ln1496_4           (xor              ) [ 00000000]
select_ln65_4          (select           ) [ 00100010]
icmp_ln1496_7          (icmp             ) [ 00000000]
xor_ln1496_7           (xor              ) [ 00000000]
select_ln65_6          (select           ) [ 00100010]
icmp_ln1496_10         (icmp             ) [ 00000000]
xor_ln1496_10          (xor              ) [ 00000000]
select_ln65_8          (select           ) [ 00100010]
icmp_ln1496_13         (icmp             ) [ 00000000]
xor_ln1496_13          (xor              ) [ 00000000]
select_ln65_11         (select           ) [ 00100010]
select_ln86            (select           ) [ 00000000]
add_ln86               (add              ) [ 00000000]
store_ln86             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
or_ln174_s             (bitconcatenate   ) [ 00000000]
write_ln174            (write            ) [ 00000000]
br_ln73                (br               ) [ 00000000]
ret_ln118              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sY">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pY">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_555">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_555"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_656">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_656"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_757">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_757"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="line_buffer_Array_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="line_buffer_Array_0_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="line_buffer_Array_0_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_Array_0_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[62 x i16]P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="data_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln174_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="1"/>
<pin id="119" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln109_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln109_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sX_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln55_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pX_load_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln76_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shift_buffer_V_1_0_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="shift_buffer_V_1_0/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shift_buffer_V_1_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="6" slack="0"/>
<pin id="169" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shift_buffer_V_1_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shift_buffer_V_1_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shift_buffer_V_1_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shift_buffer_V_1_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="0" index="3" bw="7" slack="0"/>
<pin id="189" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="shift_buffer_V_1_3/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shift_buffer_V_0_0_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_0/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="shift_buffer_V_0_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="1" slack="0"/>
<pin id="209" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="empty_58_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="0" index="3" bw="1" slack="0"/>
<pin id="219" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_58/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shift_buffer_V_0_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="0" index="3" bw="1" slack="0"/>
<pin id="229" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_59_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="0" index="3" bw="1" slack="0"/>
<pin id="239" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_59/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_0_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="1" slack="0"/>
<pin id="249" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_60_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="0" index="3" bw="1" slack="0"/>
<pin id="259" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_60/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="pX_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln55_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_3/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln76_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln89_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln91_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln91_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln91_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln78_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln79_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pY_load_1_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln80_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="kernel_data_V_4_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="kernel_data_V_555_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_555_load/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kernel_data_V_656_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_656_load/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="kernel_data_V_757_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_757_load/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="kernel_data_V_12_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_12_load/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="kernel_data_V_13_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_13_load/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="kernel_data_V_14_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_14_load/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="kernel_data_V_15_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_15_load/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln214_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln214_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln214_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln214_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln214_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln214_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln214_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln214_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sY_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln55_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="pY_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_load/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln55_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_2/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln55_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="1"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln55_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln55_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln1496_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln1496_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln65_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="0" index="2" bw="16" slack="1"/>
<pin id="442" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln1496_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="16" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln1496_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_3/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln65_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="0" index="2" bw="16" slack="1"/>
<pin id="460" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_3/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln1496_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="1"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_5/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln1496_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_5/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln65_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="16" slack="1"/>
<pin id="478" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln1496_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="1"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_6/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln1496_6_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_6/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln65_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="16" slack="1"/>
<pin id="496" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_5/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln1496_8_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="1"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_8/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln1496_8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_8/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln65_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="16" slack="1"/>
<pin id="514" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln1496_9_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_9/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln1496_9_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_9/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="select_ln65_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="16" slack="1"/>
<pin id="532" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_7/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln1496_11_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="1"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_11/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="xor_ln1496_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_11/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln65_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="0" index="2" bw="16" slack="1"/>
<pin id="550" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_9/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln1496_12_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="1"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_12/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln1496_12_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_12/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln65_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="0" index="2" bw="16" slack="1"/>
<pin id="568" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_10/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln80_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln84_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sY_load_1_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_load_1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="icmp_ln86_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln81_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln82_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln1496_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="1"/>
<pin id="605" dir="0" index="1" bw="16" slack="1"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_4/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln1496_4_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_4/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln65_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="1"/>
<pin id="616" dir="0" index="2" bw="16" slack="1"/>
<pin id="617" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_4/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln1496_7_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="0" index="1" bw="16" slack="1"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_7/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln1496_7_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_7/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln65_6_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="1"/>
<pin id="632" dir="0" index="2" bw="16" slack="1"/>
<pin id="633" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_6/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln1496_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="1"/>
<pin id="637" dir="0" index="1" bw="16" slack="1"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_10/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln1496_10_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_10/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln65_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="1"/>
<pin id="648" dir="0" index="2" bw="16" slack="1"/>
<pin id="649" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_8/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln1496_13_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="0" index="1" bw="16" slack="1"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_13/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="xor_ln1496_13_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1496_13/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln65_11_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="16" slack="1"/>
<pin id="664" dir="0" index="2" bw="16" slack="1"/>
<pin id="665" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_11/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln86_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="32" slack="0"/>
<pin id="671" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln86_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln86_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln174_s_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="1"/>
<pin id="688" dir="0" index="2" bw="16" slack="1"/>
<pin id="689" dir="0" index="3" bw="16" slack="1"/>
<pin id="690" dir="0" index="4" bw="16" slack="1"/>
<pin id="691" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln174_s/6 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln109_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln109 "/>
</bind>
</comp>

<comp id="699" class="1005" name="icmp_ln109_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sX_load_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_load "/>
</bind>
</comp>

<comp id="708" class="1005" name="icmp_ln55_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="1"/>
<pin id="710" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add_ln76_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="719" class="1005" name="shift_buffer_V_1_0_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="1"/>
<pin id="721" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_0 "/>
</bind>
</comp>

<comp id="726" class="1005" name="shift_buffer_V_1_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="shift_buffer_V_1_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="1"/>
<pin id="735" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_2 "/>
</bind>
</comp>

<comp id="740" class="1005" name="shift_buffer_V_1_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="1"/>
<pin id="742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_1_3 "/>
</bind>
</comp>

<comp id="747" class="1005" name="shift_buffer_V_0_0_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_0_0 "/>
</bind>
</comp>

<comp id="754" class="1005" name="shift_buffer_V_0_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_0_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="shift_buffer_V_0_2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_buffer_V_0_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="p_0_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="775" class="1005" name="icmp_ln55_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln55_3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="icmp_ln76_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln80_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="790" class="1005" name="and_ln55_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln55_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="select_ln65_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln65_3_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="1"/>
<pin id="802" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="select_ln65_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln65_5_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln65_2_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="1"/>
<pin id="820" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="select_ln65_7_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_7 "/>
</bind>
</comp>

<comp id="830" class="1005" name="select_ln65_9_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_9 "/>
</bind>
</comp>

<comp id="836" class="1005" name="select_ln65_10_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_10 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln80_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sY_load_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_load_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln86_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="856" class="1005" name="select_ln65_4_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="1"/>
<pin id="858" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_4 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln65_6_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_6 "/>
</bind>
</comp>

<comp id="866" class="1005" name="select_ln65_8_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_8 "/>
</bind>
</comp>

<comp id="871" class="1005" name="select_ln65_11_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="1"/>
<pin id="873" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln65_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="102" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="121" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="121" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="104" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="104" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="58" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="104" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="104" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="160" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="78" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="74" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="164" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="78" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="174" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="72" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="82" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="82" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="184" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="72" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="84" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="86" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="8" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="50" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="16" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="20" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="22" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="6" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="400" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="324" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="324" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="340" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="72" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="340" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="328" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="72" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="328" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="344" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="72" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="344" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="332" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="72" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="332" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="348" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="72" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="348" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="336" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="336" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="352" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="72" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="352" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="6" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="4" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="50" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="6" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="4" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="72" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="627"><net_src comp="619" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="72" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="72" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="659"><net_src comp="651" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="666"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="672"><net_src comp="86" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="50" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="4" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="692"><net_src comp="100" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="5"/><net_sink comp="110" pin=2"/></net>

<net id="697"><net_src comp="128" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="702"><net_src comp="134" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="140" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="711"><net_src comp="144" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="716"><net_src comp="154" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="722"><net_src comp="160" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="456" pin=2"/></net>

<net id="729"><net_src comp="164" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="736"><net_src comp="174" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="743"><net_src comp="184" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="750"><net_src comp="194" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="757"><net_src comp="204" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="764"><net_src comp="224" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="771"><net_src comp="244" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="778"><net_src comp="268" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="783"><net_src comp="274" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="318" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="793"><net_src comp="421" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="438" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="803"><net_src comp="456" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="809"><net_src comp="474" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="815"><net_src comp="492" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="821"><net_src comp="510" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="827"><net_src comp="528" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="833"><net_src comp="546" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="839"><net_src comp="564" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="845"><net_src comp="571" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="581" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="854"><net_src comp="585" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="859"><net_src comp="613" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="685" pin=4"/></net>

<net id="864"><net_src comp="629" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="685" pin=3"/></net>

<net id="869"><net_src comp="645" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="874"><net_src comp="661" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="685" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
	Port: sY | {4 5 }
	Port: pY | {4 }
	Port: pX | {3 }
	Port: sX | {3 }
	Port: kernel_data_V_4 | {4 }
	Port: kernel_data_V_555 | {4 }
	Port: kernel_data_V_656 | {4 }
	Port: kernel_data_V_757 | {4 }
	Port: kernel_data_V_12 | {4 }
	Port: kernel_data_V_13 | {4 }
	Port: kernel_data_V_14 | {4 }
	Port: kernel_data_V_15 | {4 }
	Port: line_buffer_Array_0_0 | {3 }
	Port: line_buffer_Array_0_1 | {3 }
	Port: line_buffer_Array_0_2 | {3 }
	Port: line_buffer_Array_0_3 | {3 }
 - Input state : 
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : data | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : sY | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : pY | {3 4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : pX | {2 3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : sX | {2 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_4 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_555 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_656 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_757 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_12 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_13 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_14 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : kernel_data_V_15 | {4 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : line_buffer_Array_0_0 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : line_buffer_Array_0_1 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : line_buffer_Array_0_2 | {3 }
	Port: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> : line_buffer_Array_0_3 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln109 : 1
		icmp_ln109 : 1
		br_ln109 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		add_ln76 : 1
	State 3
		shift_buffer_V_0_0 : 1
		empty_58 : 1
		empty_59 : 1
		empty_60 : 1
		icmp_ln55_3 : 1
		br_ln76 : 1
		add_ln91 : 1
		store_ln91 : 2
		add_ln80 : 1
	State 4
		icmp_ln55_1 : 1
		icmp_ln55_2 : 1
		and_ln55 : 2
		and_ln55_1 : 2
		br_ln55 : 2
		icmp_ln1496 : 1
		xor_ln1496 : 2
		select_ln65 : 2
		icmp_ln1496_3 : 1
		xor_ln1496_3 : 2
		select_ln65_3 : 2
		icmp_ln1496_5 : 1
		xor_ln1496_5 : 2
		select_ln65_1 : 2
		icmp_ln1496_6 : 1
		xor_ln1496_6 : 2
		select_ln65_5 : 2
		icmp_ln1496_8 : 1
		xor_ln1496_8 : 2
		select_ln65_2 : 2
		icmp_ln1496_9 : 1
		xor_ln1496_9 : 2
		select_ln65_7 : 2
		icmp_ln1496_11 : 1
		xor_ln1496_11 : 2
		select_ln65_9 : 2
		icmp_ln1496_12 : 1
		xor_ln1496_12 : 2
		select_ln65_10 : 2
		br_ln80 : 1
		icmp_ln86 : 1
	State 5
		xor_ln1496_4 : 1
		select_ln65_4 : 1
		xor_ln1496_7 : 1
		select_ln65_6 : 1
		xor_ln1496_10 : 1
		select_ln65_8 : 1
		xor_ln1496_13 : 1
		select_ln65_11 : 1
		add_ln86 : 1
		store_ln86 : 2
	State 6
		write_ln174 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln109_fu_134     |    0    |    12   |
|          |      icmp_ln55_fu_144     |    0    |    18   |
|          |     icmp_ln55_3_fu_268    |    0    |    18   |
|          |      icmp_ln76_fu_274     |    0    |    18   |
|          |     icmp_ln55_1_fu_400    |    0    |    18   |
|          |     icmp_ln55_2_fu_410    |    0    |    18   |
|          |     icmp_ln1496_fu_427    |    0    |    13   |
|          |    icmp_ln1496_3_fu_445   |    0    |    13   |
|          |    icmp_ln1496_5_fu_463   |    0    |    13   |
|   icmp   |    icmp_ln1496_6_fu_481   |    0    |    13   |
|          |    icmp_ln1496_8_fu_499   |    0    |    13   |
|          |    icmp_ln1496_9_fu_517   |    0    |    13   |
|          |   icmp_ln1496_11_fu_535   |    0    |    13   |
|          |   icmp_ln1496_12_fu_553   |    0    |    13   |
|          |      icmp_ln80_fu_571     |    0    |    18   |
|          |      icmp_ln86_fu_585     |    0    |    18   |
|          |    icmp_ln1496_4_fu_603   |    0    |    13   |
|          |    icmp_ln1496_7_fu_619   |    0    |    13   |
|          |   icmp_ln1496_10_fu_635   |    0    |    13   |
|          |   icmp_ln1496_13_fu_651   |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |     select_ln91_fu_284    |    0    |    32   |
|          |     select_ln65_fu_438    |    0    |    16   |
|          |    select_ln65_3_fu_456   |    0    |    16   |
|          |    select_ln65_1_fu_474   |    0    |    16   |
|          |    select_ln65_5_fu_492   |    0    |    16   |
|          |    select_ln65_2_fu_510   |    0    |    16   |
|  select  |    select_ln65_7_fu_528   |    0    |    16   |
|          |    select_ln65_9_fu_546   |    0    |    16   |
|          |   select_ln65_10_fu_564   |    0    |    16   |
|          |    select_ln65_4_fu_613   |    0    |    16   |
|          |    select_ln65_6_fu_629   |    0    |    16   |
|          |    select_ln65_8_fu_645   |    0    |    16   |
|          |   select_ln65_11_fu_661   |    0    |    16   |
|          |     select_ln86_fu_667    |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |      add_ln109_fu_128     |    0    |    12   |
|          |      add_ln76_fu_154      |    0    |    39   |
|    add   |      add_ln91_fu_291      |    0    |    39   |
|          |      add_ln80_fu_318      |    0    |    39   |
|          |      add_ln86_fu_674      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |     xor_ln1496_fu_432     |    0    |    2    |
|          |    xor_ln1496_3_fu_450    |    0    |    2    |
|          |    xor_ln1496_5_fu_468    |    0    |    2    |
|          |    xor_ln1496_6_fu_486    |    0    |    2    |
|          |    xor_ln1496_8_fu_504    |    0    |    2    |
|    xor   |    xor_ln1496_9_fu_522    |    0    |    2    |
|          |    xor_ln1496_11_fu_540   |    0    |    2    |
|          |    xor_ln1496_12_fu_558   |    0    |    2    |
|          |    xor_ln1496_4_fu_607    |    0    |    2    |
|          |    xor_ln1496_7_fu_623    |    0    |    2    |
|          |    xor_ln1496_10_fu_639   |    0    |    2    |
|          |    xor_ln1496_13_fu_655   |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln55_fu_416      |    0    |    2    |
|          |     and_ln55_1_fu_421     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |   data_read_read_fu_104   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln174_write_fu_110 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  | shift_buffer_V_1_0_fu_160 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | shift_buffer_V_1_1_fu_164 |    0    |    0    |
|partselect| shift_buffer_V_1_2_fu_174 |    0    |    0    |
|          | shift_buffer_V_1_3_fu_184 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | shift_buffer_V_0_0_fu_194 |    0    |    0    |
|          | shift_buffer_V_0_1_fu_204 |    0    |    0    |
|          |      empty_58_fu_214      |    0    |    0    |
|memshiftread| shift_buffer_V_0_2_fu_224 |    0    |    0    |
|          |      empty_59_fu_234      |    0    |    0    |
|          |         p_0_fu_244        |    0    |    0    |
|          |      empty_60_fu_254      |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     or_ln174_s_fu_685     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   746   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln109_reg_694    |   12   |
|     add_ln76_reg_713     |   32   |
|     add_ln80_reg_784     |   32   |
|    and_ln55_1_reg_790    |    1   |
|    icmp_ln109_reg_699    |    1   |
|    icmp_ln55_3_reg_775   |    1   |
|     icmp_ln55_reg_708    |    1   |
|     icmp_ln76_reg_780    |    1   |
|     icmp_ln80_reg_842    |    1   |
|     icmp_ln86_reg_851    |    1   |
|  indvar_flatten_reg_117  |   12   |
|        p_0_reg_768       |   16   |
|      sX_load_reg_703     |   32   |
|     sY_load_1_reg_846    |   32   |
|  select_ln65_10_reg_836  |   16   |
|  select_ln65_11_reg_871  |   16   |
|   select_ln65_1_reg_806  |   16   |
|   select_ln65_2_reg_818  |   16   |
|   select_ln65_3_reg_800  |   16   |
|   select_ln65_4_reg_856  |   16   |
|   select_ln65_5_reg_812  |   16   |
|   select_ln65_6_reg_861  |   16   |
|   select_ln65_7_reg_824  |   16   |
|   select_ln65_8_reg_866  |   16   |
|   select_ln65_9_reg_830  |   16   |
|    select_ln65_reg_794   |   16   |
|shift_buffer_V_0_0_reg_747|   16   |
|shift_buffer_V_0_1_reg_754|   16   |
|shift_buffer_V_0_2_reg_761|   16   |
|shift_buffer_V_1_0_reg_719|   16   |
|shift_buffer_V_1_1_reg_726|   16   |
|shift_buffer_V_1_2_reg_733|   16   |
|shift_buffer_V_1_3_reg_740|   16   |
+--------------------------+--------+
|           Total          |   479  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   746  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   479  |    -   |
+-----------+--------+--------+
|   Total   |   479  |   746  |
+-----------+--------+--------+
