// Seed: 2160655809
module module_0 (
    output wand  id_0,
    output uwire id_1
);
  logic [7:0] id_3;
  wire id_4, id_5, id_6;
  wire id_7;
  assign id_0 = id_3[1];
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_5 = id_9;
  assign module_1.id_14 = 0;
  wire id_11;
  assign id_10 = id_8;
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    inout tri0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri id_12,
    output supply1 id_13,
    input supply0 id_14
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  wire id_16;
  assign id_7 = 1;
  wire id_17;
endmodule
