	component nios_uart is
		port (
			clock_bridge_0_in_clk_clk      : in  std_logic := 'X'; -- clk
			reset_bridge_0_in_reset_reset  : in  std_logic := 'X'; -- reset
			uart_0_external_connection_rxd : in  std_logic := 'X'; -- rxd
			uart_0_external_connection_txd : out std_logic         -- txd
		);
	end component nios_uart;

	u0 : component nios_uart
		port map (
			clock_bridge_0_in_clk_clk      => CONNECTED_TO_clock_bridge_0_in_clk_clk,      --      clock_bridge_0_in_clk.clk
			reset_bridge_0_in_reset_reset  => CONNECTED_TO_reset_bridge_0_in_reset_reset,  --    reset_bridge_0_in_reset.reset
			uart_0_external_connection_rxd => CONNECTED_TO_uart_0_external_connection_rxd, -- uart_0_external_connection.rxd
			uart_0_external_connection_txd => CONNECTED_TO_uart_0_external_connection_txd  --                           .txd
		);

