<module name="PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_ICSS_G_CFG" acronym="ICSSG_ICSS_G_CFG" offset="0x0" width="32" description="ICSSG Config">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SGMII_MODE" width="1" begin="16" end="16" resetval="0x1" description="SGMII mode0: Fiber mode 1: SGMII mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_SFD_TX_SOF_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable the remaping of tx_sof to rx_sfd if auto fwd is enable" range="" rwaccess="RW"/>
    <bitfield id="RTU_PRU_PSI_SHARE_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable the sharing of xfr2psi attached to PRU for PRU RTU AND HW FIFO" range="" rwaccess="RW"/>
    <bitfield id="IEP1_TX_EN" width="1" begin="8" end="8" resetval="0x0" description="Enable IEP1 for TX Enable0: Use IEP0 CMP3_4 1: Use IEP1 CMP3_4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MII1_MODE" width="2" begin="6" end="5" resetval="0x0" description="MII1 mode0: MII 1: RGMII 2: SGMII" range="" rwaccess="RW"/>
    <bitfield id="MII0_MODE" width="2" begin="4" end="3" resetval="0x0" description="MII0 mode0: MII 1: RGMII 2: SGMII" range="" rwaccess="RW"/>
    <bitfield id="RX_L2_G_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable the RX L2 G features of filter frags of size TBD and backpressure RX L20: Disabled 1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="TX_L2_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable the TX L2 Fifo0: Disabled 1: Enabled" range="" rwaccess="RW"/>
    <bitfield id="TX_L1_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable the TX L1 Fifo0: Disabled 1: Enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RGMII_CFG" acronym="ICSSG_RGMII_CFG" offset="0x4" width="32" description="RGMII">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_FULLDUPLEX_IN" width="1" begin="22" end="22" resetval="0x1" description="RGMII Fullduplex overide0: half 1: full" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_GIG_IN" width="1" begin="21" end="21" resetval="0x1" description="RGMII GigBit Enable0: 100 Mbs 1: 1000 Mbs" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_INBAND" width="1" begin="20" end="20" resetval="0x0" description="RGMII In BandEnable or Force0: InBAND is Disabled 1: InBAND Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_FULLDUPLEX_IN" width="1" begin="18" end="18" resetval="0x1" description="RGMII Fullduplex overide0: half 1: full" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_GIG_IN" width="1" begin="17" end="17" resetval="0x1" description="RGMII GigBit Enable0: 100 Mbs 1: 1000 Mbs" range="" rwaccess="RW"/>
    <bitfield id="RGMII0_INBAND" width="1" begin="16" end="16" resetval="0x0" description="RGMII In BandEnable or Force0: InBAND is Disabled 1: InBAND Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RGMII_EEE_PHY_ONLY" width="1" begin="9" end="9" resetval="0x0" description="RGMII Phy Only Low Power0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RGMII_EEE_EN" width="1" begin="8" end="8" resetval="0x0" description="RGMII Energy Efficient Enable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RGMII1_FULLDUPLEX" width="1" begin="7" end="7" resetval="0x0" description="RGMII Fullduplex0: half duplex 1: full duplex" range="" rwaccess="R"/>
    <bitfield id="RGMII1_SPEED" width="2" begin="6" end="5" resetval="0x0" description="RGMII Speed00: 10Mpbs 01: 100Mpbs 10: 1000 Mpbs" range="" rwaccess="R"/>
    <bitfield id="RGMII1_LINK" width="1" begin="4" end="4" resetval="0x0" description="RGMII Link Status0: link is down 1: link is up" range="" rwaccess="R"/>
    <bitfield id="RGMII0_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="RGMII Fullduplex0: half duplex 1: full duplex" range="" rwaccess="R"/>
    <bitfield id="RGMII0_SPEED" width="2" begin="2" end="1" resetval="0x0" description="RGMII Speed00: 10Mpbs 01: 100Mpbs 10: 1000 Mpbs" range="" rwaccess="R"/>
    <bitfield id="RGMII0_LINK" width="1" begin="0" end="0" resetval="0x0" description="RGMII Link Status0: link is down 1: link is up" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_MAC_PRU0_0" acronym="ICSSG_MAC_PRU0_0" offset="0x8" width="32" description="">
    <bitfield id="MAC_PRU0_0" width="32" begin="31" end="0" resetval="0x0" description="MAC pru0 DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MAC_PRU0_1" acronym="ICSSG_MAC_PRU0_1" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_PRU0_1" width="16" begin="15" end="0" resetval="0x0" description="MAC pru0 DA5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MAC_PRU1_0" acronym="ICSSG_MAC_PRU1_0" offset="0x10" width="32" description="">
    <bitfield id="MAC_PRU1_0" width="32" begin="31" end="0" resetval="0x0" description="MAC pru1 DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MAC_PRU1_1" acronym="ICSSG_MAC_PRU1_1" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_PRU1_1" width="16" begin="15" end="0" resetval="0x0" description="MAC pru1 DA5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MAC_INTERFACE_0" acronym="ICSSG_MAC_INTERFACE_0" offset="0x18" width="32" description="MAC_Interface_0">
    <bitfield id="MAC_INF_0" width="32" begin="31" end="0" resetval="0x0" description="MAC Host interface DA3:DA0 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MAC_INTERFACE_1" acronym="ICSSG_MAC_INTERFACE_1" offset="0x1C" width="32" description="MAC_Interface_1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAC_INF_1" width="16" begin="15" end="0" resetval="0x0" description="MAC Host interface DA5:DA4 Used for SAV and DA match" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PREEMPT_CFG" acronym="ICSSG_PREEMPT_CFG" offset="0x20" width="32" description="Preemption_Cfg">
    <bitfield id="SMD_R" width="8" begin="31" end="24" resetval="0x19" description="Response frame TAG" range="" rwaccess="RW"/>
    <bitfield id="SMD_V" width="8" begin="23" end="16" resetval="0x7" description="Verification frame TAG" range="" rwaccess="RW"/>
    <bitfield id="EXP_SMD" width="8" begin="15" end="8" resetval="0xD5" description="None preemptable frame start, or express frame" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SMDT1S_CFG" acronym="ICSSG_SMDT1S_CFG" offset="0x24" width="32" description="SMDType1SPreemptableFrameStartCfg">
    <bitfield id="SMDT1S_3" width="8" begin="31" end="24" resetval="0xB3" description="SMDT1S3 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_2" width="8" begin="23" end="16" resetval="0x7F" description="SMDT1S2 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_1" width="8" begin="15" end="8" resetval="0x4C" description="SMDT1S1 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1S_0" width="8" begin="7" end="0" resetval="0xE6" description="SMDT1S0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SMDT1C_CFG" acronym="ICSSG_SMDT1C_CFG" offset="0x28" width="32" description="SMDType1CNoneInitialFragCfg">
    <bitfield id="SMDT1C_3" width="8" begin="31" end="24" resetval="0x2A" description="SMDT1C3 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_2" width="8" begin="23" end="16" resetval="0x9E" description="SMDT1C2 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_1" width="8" begin="15" end="8" resetval="0x52" description="SMDT1C1 pattern" range="" rwaccess="RW"/>
    <bitfield id="SMDT1C_0" width="8" begin="7" end="0" resetval="0x61" description="SMDT1C0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FRAG_CNT_CFG" acronym="ICSSG_FRAG_CNT_CFG" offset="0x34" width="32" description="FragCntCfg">
    <bitfield id="FRAG_CNT_3" width="8" begin="31" end="24" resetval="0xB3" description="FRAG Cnt3 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_2" width="8" begin="23" end="16" resetval="0x7F" description="FRAG Cnt2 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_1" width="8" begin="15" end="8" resetval="0x4C" description="FRAG Cnt1 pattern" range="" rwaccess="RW"/>
    <bitfield id="FRAG_CNT_0" width="8" begin="7" end="0" resetval="0xE6" description="FRAG Cnt0 pattern" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_PUSH0" acronym="ICSSG_PA_STAT_PUSH0" offset="0x40" width="32" description="PaStatPush0">
    <bitfield id="PA_STAT_PUSH3_0" width="8" begin="31" end="24" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_0" width="8" begin="23" end="16" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_0" width="8" begin="15" end="8" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_0" width="8" begin="7" end="0" resetval="0x0" description="pa" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_PUSH1" acronym="ICSSG_PA_STAT_PUSH1" offset="0x44" width="32" description="PaStatPush1">
    <bitfield id="PA_STAT_PUSH3_1" width="8" begin="31" end="24" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_1" width="8" begin="23" end="16" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_1" width="8" begin="15" end="8" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_1" width="8" begin="7" end="0" resetval="0x0" description="pa" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_PUSH2" acronym="ICSSG_PA_STAT_PUSH2" offset="0x48" width="32" description="PaStatPush2">
    <bitfield id="PA_STAT_PUSH3_2" width="8" begin="31" end="24" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_2" width="8" begin="23" end="16" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_2" width="8" begin="15" end="8" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_2" width="8" begin="7" end="0" resetval="0x0" description="pa" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_PA_STAT_PUSH3" acronym="ICSSG_PA_STAT_PUSH3" offset="0x4C" width="32" description="PaStatPush3">
    <bitfield id="PA_STAT_PUSH3_3" width="8" begin="31" end="24" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH2_3" width="8" begin="23" end="16" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH1_3" width="8" begin="15" end="8" resetval="0x0" description="pa" range="" rwaccess="RW"/>
    <bitfield id="PA_STAT_PUSH0_3" width="8" begin="7" end="0" resetval="0x0" description="pa" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_GEN_CFG1" acronym="ICSSG_FDB_GEN_CFG1" offset="0x60" width="32" description="FDBCfg1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SMEM_VLAN_OFFSET" width="18" begin="25" end="8" resetval="0x0" description="SMEM VLAN FID table base address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HASH_SIZE" width="4" begin="6" end="3" resetval="0x4" description="FDB hash size0:64 1:128 2:256 3:512 4:1024 5:2048" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_BUCKET_SIZE" width="2" begin="1" end="0" resetval="0x2" description="FDB buket size0:1 1:2 2:4 3:8" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_GEN_CFG2" acronym="ICSSG_FDB_GEN_CFG2" offset="0x64" width="32" description="FDBCfg2">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_BYTE_EN" width="4" begin="12" end="9" resetval="0x0" description="FDB General Mode Byte compare size0 = 1 Byte, 15 = 16 Bytes" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_EN_BK1" width="1" begin="8" end="8" resetval="0x0" description="FDB General Mode Enable Bank1 if set PRU0/PRU1/HOST will get disabled" range="" rwaccess="RW"/>
    <bitfield id="FDB_GEN_MODE_EN_BK0" width="1" begin="7" end="7" resetval="0x0" description="FDB General Mode Enable Bank0 if set PRU0/PRU1/HOST will get disabled" range="" rwaccess="RW"/>
    <bitfield id="FDB_VLAN_EN" width="1" begin="6" end="6" resetval="0x0" description="FDB Global VLAN Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_HSR_EN" width="1" begin="5" end="5" resetval="0x0" description="FDB Global HSR Enable note VLAN most be disabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="4" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_EN" width="1" begin="2" end="2" resetval="0x0" description="FDB HOST Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU1_EN" width="1" begin="1" end="1" resetval="0x0" description="FDB PRU1 Enable" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU0_EN" width="1" begin="0" end="0" resetval="0x0" description="FDB PRU0 Enable" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_GEN_STATUS" acronym="ICSSG_FDB_GEN_STATUS" offset="0x68" width="32" description="FDBStatus">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FDB_DF_VLAN" acronym="ICSSG_FDB_DF_VLAN" offset="0x6C" width="32" description="FDBDefaultPRUVLAN">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU1_DF_VLAN" width="12" begin="27" end="16" resetval="0x1" description="FDB Default VLAN for PRU1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_PRU0_DF_VLAN" width="12" begin="11" end="0" resetval="0x1" description="FDB Default VLAN for PRU0" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_HOST_DA0" acronym="ICSSG_FDB_HOST_DA0" offset="0x70" width="32" description="FDB_HOST_DA3:0_Cfg">
    <bitfield id="FDB_HOST_DA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST DA3:0" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_HOST_DA1" acronym="ICSSG_FDB_HOST_DA1" offset="0x74" width="32" description="FDB_HOST_DA5:4_Cfg">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_DA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST DA5:4" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_HOST_SA0" acronym="ICSSG_FDB_HOST_SA0" offset="0x78" width="32" description="FDB_HOST_SA3:0_Cfg">
    <bitfield id="FDB_HOST_SA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST SA3:0" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FDB_HOST_VLAN_SA1" acronym="ICSSG_FDB_HOST_VLAN_SA1" offset="0x7C" width="32" description="FDB_HOST_VLAN_SA5:4_Cfg">
    <bitfield id="FDB_HOST_VLAN_HSR" width="16" begin="31" end="16" resetval="0x1" description="FDB HOST VLAN[11:0] OR HSR[15:0]" range="" rwaccess="RW"/>
    <bitfield id="FDB_HOST_SA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST SA5:4" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_START_LEN_PRU0" acronym="ICSSG_FT1_START_LEN_PRU0" offset="0x80" width="32" description="Filter1StartandLengthPru0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1.Any wrt will clear all Filter1 Status Bits" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_CFG_PRU0" acronym="ICSSG_FT1_CFG_PRU0" offset="0x84" width="32" description="Filter1ConfigPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA0_PRU0" acronym="ICSSG_FT1_0_DA0_PRU0" offset="0x88" width="32" description="Filter1_0_DA0_Pru0">
    <bitfield id="FT1_0_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA1_PRU0" acronym="ICSSG_FT1_0_DA1_PRU0" offset="0x8C" width="32" description="Filter1_0_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_0_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA_MASK0_PRU0" acronym="ICSSG_FT1_0_DA_MASK0_PRU0" offset="0x90" width="32" description="Filter1_0_DA0MaskPru0">
    <bitfield id="FT1_0_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA_MASK1_PRU0" acronym="ICSSG_FT1_0_DA_MASK1_PRU0" offset="0x94" width="32" description="Filter1_0_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_0_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA0_PRU0" acronym="ICSSG_FT1_1_DA0_PRU0" offset="0x98" width="32" description="Filter1_1_DA0_Pru0">
    <bitfield id="FT1_1_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA1_PRU0" acronym="ICSSG_FT1_1_DA1_PRU0" offset="0x9C" width="32" description="Filter1_1_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_1_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA_MASK0_PRU0" acronym="ICSSG_FT1_1_DA_MASK0_PRU0" offset="0xA0" width="32" description="Filter1_1_DA0MaskPru0">
    <bitfield id="FT1_1_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA_MASK1_PRU0" acronym="ICSSG_FT1_1_DA_MASK1_PRU0" offset="0xA4" width="32" description="Filter1_1_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_1_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA0_PRU0" acronym="ICSSG_FT1_2_DA0_PRU0" offset="0xA8" width="32" description="Filter1_2_DA0_Pru0">
    <bitfield id="FT1_2_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA1_PRU0" acronym="ICSSG_FT1_2_DA1_PRU0" offset="0xAC" width="32" description="Filter1_2_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_2_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA_MASK0_PRU0" acronym="ICSSG_FT1_2_DA_MASK0_PRU0" offset="0xB0" width="32" description="Filter1_2_DA0MaskPru0">
    <bitfield id="FT1_2_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA_MASK1_PRU0" acronym="ICSSG_FT1_2_DA_MASK1_PRU0" offset="0xB4" width="32" description="Filter1_2_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_2_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA0_PRU0" acronym="ICSSG_FT1_3_DA0_PRU0" offset="0xB8" width="32" description="Filter1_3_DA0_Pru0">
    <bitfield id="FT1_3_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA1_PRU0" acronym="ICSSG_FT1_3_DA1_PRU0" offset="0xBC" width="32" description="Filter1_3_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_3_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA_MASK0_PRU0" acronym="ICSSG_FT1_3_DA_MASK0_PRU0" offset="0xC0" width="32" description="Filter1_3_DA0MaskPru0">
    <bitfield id="FT1_3_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA_MASK1_PRU0" acronym="ICSSG_FT1_3_DA_MASK1_PRU0" offset="0xC4" width="32" description="Filter1_3_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_3_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA0_PRU0" acronym="ICSSG_FT1_4_DA0_PRU0" offset="0xC8" width="32" description="Filter1_4_DA0_Pru0">
    <bitfield id="FT1_4_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA1_PRU0" acronym="ICSSG_FT1_4_DA1_PRU0" offset="0xCC" width="32" description="Filter1_4_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_4_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA_MASK0_PRU0" acronym="ICSSG_FT1_4_DA_MASK0_PRU0" offset="0xD0" width="32" description="Filter1_4_DA0MaskPru0">
    <bitfield id="FT1_4_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA_MASK1_PRU0" acronym="ICSSG_FT1_4_DA_MASK1_PRU0" offset="0xD4" width="32" description="Filter1_4_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_4_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA0_PRU0" acronym="ICSSG_FT1_5_DA0_PRU0" offset="0xD8" width="32" description="Filter1_5_DA0_Pru0">
    <bitfield id="FT1_5_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA1_PRU0" acronym="ICSSG_FT1_5_DA1_PRU0" offset="0xDC" width="32" description="Filter1_5_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_5_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA_MASK0_PRU0" acronym="ICSSG_FT1_5_DA_MASK0_PRU0" offset="0xE0" width="32" description="Filter1_5_DA0MaskPru0">
    <bitfield id="FT1_5_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA_MASK1_PRU0" acronym="ICSSG_FT1_5_DA_MASK1_PRU0" offset="0xE4" width="32" description="Filter1_5_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_5_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA0_PRU0" acronym="ICSSG_FT1_6_DA0_PRU0" offset="0xE8" width="32" description="Filter1_6_DA0_Pru0">
    <bitfield id="FT1_6_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA1_PRU0" acronym="ICSSG_FT1_6_DA1_PRU0" offset="0xEC" width="32" description="Filter1_6_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_6_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA_MASK0_PRU0" acronym="ICSSG_FT1_6_DA_MASK0_PRU0" offset="0xF0" width="32" description="Filter1_6_DA0MaskPru0">
    <bitfield id="FT1_6_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA_MASK1_PRU0" acronym="ICSSG_FT1_6_DA_MASK1_PRU0" offset="0xF4" width="32" description="Filter1_6_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_6_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA0_PRU0" acronym="ICSSG_FT1_7_DA0_PRU0" offset="0xF8" width="32" description="Filter1_7_DA0_Pru0">
    <bitfield id="FT1_7_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA1_PRU0" acronym="ICSSG_FT1_7_DA1_PRU0" offset="0xFC" width="32" description="Filter1_7_DA1_Pru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA_MASK0_PRU0" acronym="ICSSG_FT1_7_DA_MASK0_PRU0" offset="0x100" width="32" description="Filter1_7_DA0MaskPru0">
    <bitfield id="FT1_7_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA_MASK1_PRU0" acronym="ICSSG_FT1_7_DA_MASK1_PRU0" offset="0x104" width="32" description="Filter1_7_DA1MaskPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_START_PRU0" acronym="ICSSG_FT3_0_START_PRU0" offset="0x108" width="32" description="Filter3_0_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_START_AUTO_PRU0" acronym="ICSSG_FT3_0_START_AUTO_PRU0" offset="0x10C" width="32" description="Filter3_0_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_0_START_LEN_PRU0" acronym="ICSSG_FT3_0_START_LEN_PRU0" offset="0x110" width="32" description="Filter3_0_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_0_JMP_OFFSET_PRU0" offset="0x114" width="32" description="Filter3_0_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_LEN_PRU0" acronym="ICSSG_FT3_0_LEN_PRU0" offset="0x118" width="32" description="Filter3_0_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_CFG_PRU0" acronym="ICSSG_FT3_0_CFG_PRU0" offset="0x11C" width="32" description="Filter3_0_ConfigPru0">
    <bitfield id="FT3_0_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_T_PRU0" acronym="ICSSG_FT3_0_T_PRU0" offset="0x120" width="32" description="Filter3_0_TPru0">
    <bitfield id="FT3_0_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_T_MASK_PRU0" acronym="ICSSG_FT3_0_T_MASK_PRU0" offset="0x124" width="32" description="Filter3_0_T_MaskPru0">
    <bitfield id="FT3_0_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_START_PRU0" acronym="ICSSG_FT3_1_START_PRU0" offset="0x128" width="32" description="Filter3_1_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_START_AUTO_PRU0" acronym="ICSSG_FT3_1_START_AUTO_PRU0" offset="0x12C" width="32" description="Filter3_1_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_1_START_LEN_PRU0" acronym="ICSSG_FT3_1_START_LEN_PRU0" offset="0x130" width="32" description="Filter3_1_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_1_JMP_OFFSET_PRU0" offset="0x134" width="32" description="Filter3_1_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_LEN_PRU0" acronym="ICSSG_FT3_1_LEN_PRU0" offset="0x138" width="32" description="Filter3_1_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_CFG_PRU0" acronym="ICSSG_FT3_1_CFG_PRU0" offset="0x13C" width="32" description="Filter3_1_ConfigPru0">
    <bitfield id="FT3_1_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_1CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_T_PRU0" acronym="ICSSG_FT3_1_T_PRU0" offset="0x140" width="32" description="Filter3_1_TPru0">
    <bitfield id="FT3_1_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_T_MASK_PRU0" acronym="ICSSG_FT3_1_T_MASK_PRU0" offset="0x144" width="32" description="Filter3_1_T_MaskPru0">
    <bitfield id="FT3_1_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_START_PRU0" acronym="ICSSG_FT3_2_START_PRU0" offset="0x148" width="32" description="Filter3_2_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_START_AUTO_PRU0" acronym="ICSSG_FT3_2_START_AUTO_PRU0" offset="0x14C" width="32" description="Filter3_2_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_2_START_LEN_PRU0" acronym="ICSSG_FT3_2_START_LEN_PRU0" offset="0x150" width="32" description="Filter3_2_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_2_JMP_OFFSET_PRU0" offset="0x154" width="32" description="Filter3_2_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_LEN_PRU0" acronym="ICSSG_FT3_2_LEN_PRU0" offset="0x158" width="32" description="Filter3_2_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_CFG_PRU0" acronym="ICSSG_FT3_2_CFG_PRU0" offset="0x15C" width="32" description="Filter3_2_ConfigPru0">
    <bitfield id="FT3_2_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_2CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_T_PRU0" acronym="ICSSG_FT3_2_T_PRU0" offset="0x160" width="32" description="Filter3_2_TPru0">
    <bitfield id="FT3_2_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_T_MASK_PRU0" acronym="ICSSG_FT3_2_T_MASK_PRU0" offset="0x164" width="32" description="Filter3_2_T_MaskPru0">
    <bitfield id="FT3_2_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_START_PRU0" acronym="ICSSG_FT3_3_START_PRU0" offset="0x168" width="32" description="Filter3_3_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_START_AUTO_PRU0" acronym="ICSSG_FT3_3_START_AUTO_PRU0" offset="0x16C" width="32" description="Filter3_3_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_3_START_LEN_PRU0" acronym="ICSSG_FT3_3_START_LEN_PRU0" offset="0x170" width="32" description="Filter3_3_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_3_JMP_OFFSET_PRU0" offset="0x174" width="32" description="Filter3_3_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_LEN_PRU0" acronym="ICSSG_FT3_3_LEN_PRU0" offset="0x178" width="32" description="Filter3_3_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_CFG_PRU0" acronym="ICSSG_FT3_3_CFG_PRU0" offset="0x17C" width="32" description="Filter3_3_ConfigPru0">
    <bitfield id="FT3_3_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_3CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_T_PRU0" acronym="ICSSG_FT3_3_T_PRU0" offset="0x180" width="32" description="Filter3_3_TPru0">
    <bitfield id="FT3_3_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_T_MASK_PRU0" acronym="ICSSG_FT3_3_T_MASK_PRU0" offset="0x184" width="32" description="Filter3_3_T_MaskPru0">
    <bitfield id="FT3_3_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_START_PRU0" acronym="ICSSG_FT3_4_START_PRU0" offset="0x188" width="32" description="Filter3_4_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_START_AUTO_PRU0" acronym="ICSSG_FT3_4_START_AUTO_PRU0" offset="0x18C" width="32" description="Filter3_4_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_4_START_LEN_PRU0" acronym="ICSSG_FT3_4_START_LEN_PRU0" offset="0x190" width="32" description="Filter3_4_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_4_JMP_OFFSET_PRU0" offset="0x194" width="32" description="Filter3_4_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_LEN_PRU0" acronym="ICSSG_FT3_4_LEN_PRU0" offset="0x198" width="32" description="Filter3_4_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_CFG_PRU0" acronym="ICSSG_FT3_4_CFG_PRU0" offset="0x19C" width="32" description="Filter3_4_ConfigPru0">
    <bitfield id="FT3_4_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_4CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_T_PRU0" acronym="ICSSG_FT3_4_T_PRU0" offset="0x1A0" width="32" description="Filter3_4_TPru0">
    <bitfield id="FT3_4_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_T_MASK_PRU0" acronym="ICSSG_FT3_4_T_MASK_PRU0" offset="0x1A4" width="32" description="Filter3_4_T_MaskPru0">
    <bitfield id="FT3_4_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_START_PRU0" acronym="ICSSG_FT3_5_START_PRU0" offset="0x1A8" width="32" description="Filter3_5_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_START_AUTO_PRU0" acronym="ICSSG_FT3_5_START_AUTO_PRU0" offset="0x1AC" width="32" description="Filter3_5_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_5_START_LEN_PRU0" acronym="ICSSG_FT3_5_START_LEN_PRU0" offset="0x1B0" width="32" description="Filter3_5_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_5_JMP_OFFSET_PRU0" offset="0x1B4" width="32" description="Filter3_5_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_LEN_PRU0" acronym="ICSSG_FT3_5_LEN_PRU0" offset="0x1B8" width="32" description="Filter3_5_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_CFG_PRU0" acronym="ICSSG_FT3_5_CFG_PRU0" offset="0x1BC" width="32" description="Filter3_5_ConfigPru0">
    <bitfield id="FT3_5_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_5CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_T_PRU0" acronym="ICSSG_FT3_5_T_PRU0" offset="0x1C0" width="32" description="Filter3_5_TPru0">
    <bitfield id="FT3_5_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_T_MASK_PRU0" acronym="ICSSG_FT3_5_T_MASK_PRU0" offset="0x1C4" width="32" description="Filter3_5_T_MaskPru0">
    <bitfield id="FT3_5_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_START_PRU0" acronym="ICSSG_FT3_6_START_PRU0" offset="0x1C8" width="32" description="Filter3_6_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_START_AUTO_PRU0" acronym="ICSSG_FT3_6_START_AUTO_PRU0" offset="0x1CC" width="32" description="Filter3_6_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_6_START_LEN_PRU0" acronym="ICSSG_FT3_6_START_LEN_PRU0" offset="0x1D0" width="32" description="Filter3_6_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_6_JMP_OFFSET_PRU0" offset="0x1D4" width="32" description="Filter3_6_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_LEN_PRU0" acronym="ICSSG_FT3_6_LEN_PRU0" offset="0x1D8" width="32" description="Filter3_6_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_CFG_PRU0" acronym="ICSSG_FT3_6_CFG_PRU0" offset="0x1DC" width="32" description="Filter3_6_ConfigPru0">
    <bitfield id="FT3_6_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_6CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_T_PRU0" acronym="ICSSG_FT3_6_T_PRU0" offset="0x1E0" width="32" description="Filter3_6_TPru0">
    <bitfield id="FT3_6_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_T_MASK_PRU0" acronym="ICSSG_FT3_6_T_MASK_PRU0" offset="0x1E4" width="32" description="Filter3_6_T_MaskPru0">
    <bitfield id="FT3_6_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_START_PRU0" acronym="ICSSG_FT3_7_START_PRU0" offset="0x1E8" width="32" description="Filter3_7_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_START_AUTO_PRU0" acronym="ICSSG_FT3_7_START_AUTO_PRU0" offset="0x1EC" width="32" description="Filter3_7_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_7_START_LEN_PRU0" acronym="ICSSG_FT3_7_START_LEN_PRU0" offset="0x1F0" width="32" description="Filter3_7_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_7_JMP_OFFSET_PRU0" offset="0x1F4" width="32" description="Filter3_7_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_LEN_PRU0" acronym="ICSSG_FT3_7_LEN_PRU0" offset="0x1F8" width="32" description="Filter3_7_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_CFG_PRU0" acronym="ICSSG_FT3_7_CFG_PRU0" offset="0x1FC" width="32" description="Filter3_7_ConfigPru0">
    <bitfield id="FT3_7_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_7CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_T_PRU0" acronym="ICSSG_FT3_7_T_PRU0" offset="0x200" width="32" description="Filter3_7_TPru0">
    <bitfield id="FT3_7_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_T_MASK_PRU0" acronym="ICSSG_FT3_7_T_MASK_PRU0" offset="0x204" width="32" description="Filter3_7_T_MaskPru0">
    <bitfield id="FT3_7_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_START_PRU0" acronym="ICSSG_FT3_8_START_PRU0" offset="0x208" width="32" description="Filter3_8_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_START_AUTO_PRU0" acronym="ICSSG_FT3_8_START_AUTO_PRU0" offset="0x20C" width="32" description="Filter3_8_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_8_START_LEN_PRU0" acronym="ICSSG_FT3_8_START_LEN_PRU0" offset="0x210" width="32" description="Filter3_8_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_8_JMP_OFFSET_PRU0" offset="0x214" width="32" description="Filter3_8_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_LEN_PRU0" acronym="ICSSG_FT3_8_LEN_PRU0" offset="0x218" width="32" description="Filter3_8_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_CFG_PRU0" acronym="ICSSG_FT3_8_CFG_PRU0" offset="0x21C" width="32" description="Filter3_8_ConfigPru0">
    <bitfield id="FT3_8_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_8CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_T_PRU0" acronym="ICSSG_FT3_8_T_PRU0" offset="0x220" width="32" description="Filter3_8_TPru0">
    <bitfield id="FT3_8_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_T_MASK_PRU0" acronym="ICSSG_FT3_8_T_MASK_PRU0" offset="0x224" width="32" description="Filter3_8_T_MaskPru0">
    <bitfield id="FT3_8_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_START_PRU0" acronym="ICSSG_FT3_9_START_PRU0" offset="0x228" width="32" description="Filter3_9_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_START_AUTO_PRU0" acronym="ICSSG_FT3_9_START_AUTO_PRU0" offset="0x22C" width="32" description="Filter3_9_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_9_START_LEN_PRU0" acronym="ICSSG_FT3_9_START_LEN_PRU0" offset="0x230" width="32" description="Filter3_9_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_9_JMP_OFFSET_PRU0" offset="0x234" width="32" description="Filter3_9_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_LEN_PRU0" acronym="ICSSG_FT3_9_LEN_PRU0" offset="0x238" width="32" description="Filter3_9_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_CFG_PRU0" acronym="ICSSG_FT3_9_CFG_PRU0" offset="0x23C" width="32" description="Filter3_9_ConfigPru0">
    <bitfield id="FT3_9_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_9CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_T_PRU0" acronym="ICSSG_FT3_9_T_PRU0" offset="0x240" width="32" description="Filter3_9_TPru0">
    <bitfield id="FT3_9_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_T_MASK_PRU0" acronym="ICSSG_FT3_9_T_MASK_PRU0" offset="0x244" width="32" description="Filter3_9_T_MaskPru0">
    <bitfield id="FT3_9_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_START_PRU0" acronym="ICSSG_FT3_10_START_PRU0" offset="0x248" width="32" description="Filter3_10_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_START_AUTO_PRU0" acronym="ICSSG_FT3_10_START_AUTO_PRU0" offset="0x24C" width="32" description="Filter3_10_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_10_START_LEN_PRU0" acronym="ICSSG_FT3_10_START_LEN_PRU0" offset="0x250" width="32" description="Filter3_10_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_10_JMP_OFFSET_PRU0" offset="0x254" width="32" description="Filter3_10_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_LEN_PRU0" acronym="ICSSG_FT3_10_LEN_PRU0" offset="0x258" width="32" description="Filter3_10_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_CFG_PRU0" acronym="ICSSG_FT3_10_CFG_PRU0" offset="0x25C" width="32" description="Filter3_10_ConfigPru0">
    <bitfield id="FT3_10_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_10CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_T_PRU0" acronym="ICSSG_FT3_10_T_PRU0" offset="0x260" width="32" description="Filter3_10_TPru0">
    <bitfield id="FT3_10_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_T_MASK_PRU0" acronym="ICSSG_FT3_10_T_MASK_PRU0" offset="0x264" width="32" description="Filter3_10_T_MaskPru0">
    <bitfield id="FT3_10_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_START_PRU0" acronym="ICSSG_FT3_11_START_PRU0" offset="0x268" width="32" description="Filter3_11_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_START_AUTO_PRU0" acronym="ICSSG_FT3_11_START_AUTO_PRU0" offset="0x26C" width="32" description="Filter3_11_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_11_START_LEN_PRU0" acronym="ICSSG_FT3_11_START_LEN_PRU0" offset="0x270" width="32" description="Filter3_11_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_11_JMP_OFFSET_PRU0" offset="0x274" width="32" description="Filter3_11_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_LEN_PRU0" acronym="ICSSG_FT3_11_LEN_PRU0" offset="0x278" width="32" description="Filter3_11_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_CFG_PRU0" acronym="ICSSG_FT3_11_CFG_PRU0" offset="0x27C" width="32" description="Filter3_11_ConfigPru0">
    <bitfield id="FT3_11_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_11CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_T_PRU0" acronym="ICSSG_FT3_11_T_PRU0" offset="0x280" width="32" description="Filter3_11_TPru0">
    <bitfield id="FT3_11_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_T_MASK_PRU0" acronym="ICSSG_FT3_11_T_MASK_PRU0" offset="0x284" width="32" description="Filter3_11_T_MaskPru0">
    <bitfield id="FT3_11_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_START_PRU0" acronym="ICSSG_FT3_12_START_PRU0" offset="0x288" width="32" description="Filter3_12_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_START_AUTO_PRU0" acronym="ICSSG_FT3_12_START_AUTO_PRU0" offset="0x28C" width="32" description="Filter3_12_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_12_START_LEN_PRU0" acronym="ICSSG_FT3_12_START_LEN_PRU0" offset="0x290" width="32" description="Filter3_12_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_12_JMP_OFFSET_PRU0" offset="0x294" width="32" description="Filter3_12_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_LEN_PRU0" acronym="ICSSG_FT3_12_LEN_PRU0" offset="0x298" width="32" description="Filter3_12_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_CFG_PRU0" acronym="ICSSG_FT3_12_CFG_PRU0" offset="0x29C" width="32" description="Filter3_12_ConfigPru0">
    <bitfield id="FT3_12_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_12CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_T_PRU0" acronym="ICSSG_FT3_12_T_PRU0" offset="0x2A0" width="32" description="Filter3_12_TPru0">
    <bitfield id="FT3_12_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_T_MASK_PRU0" acronym="ICSSG_FT3_12_T_MASK_PRU0" offset="0x2A4" width="32" description="Filter3_12_T_MaskPru0">
    <bitfield id="FT3_12_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_START_PRU0" acronym="ICSSG_FT3_13_START_PRU0" offset="0x2A8" width="32" description="Filter3_13_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_START_AUTO_PRU0" acronym="ICSSG_FT3_13_START_AUTO_PRU0" offset="0x2AC" width="32" description="Filter3_13_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_13_START_LEN_PRU0" acronym="ICSSG_FT3_13_START_LEN_PRU0" offset="0x2B0" width="32" description="Filter3_13_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_13_JMP_OFFSET_PRU0" offset="0x2B4" width="32" description="Filter3_13_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_LEN_PRU0" acronym="ICSSG_FT3_13_LEN_PRU0" offset="0x2B8" width="32" description="Filter3_13_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_CFG_PRU0" acronym="ICSSG_FT3_13_CFG_PRU0" offset="0x2BC" width="32" description="Filter3_13_ConfigPru0">
    <bitfield id="FT3_13_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_13CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_T_PRU0" acronym="ICSSG_FT3_13_T_PRU0" offset="0x2C0" width="32" description="Filter3_13_TPru0">
    <bitfield id="FT3_13_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_T_MASK_PRU0" acronym="ICSSG_FT3_13_T_MASK_PRU0" offset="0x2C4" width="32" description="Filter3_13_T_MaskPru0">
    <bitfield id="FT3_13_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_START_PRU0" acronym="ICSSG_FT3_14_START_PRU0" offset="0x2C8" width="32" description="Filter3_14_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_START_AUTO_PRU0" acronym="ICSSG_FT3_14_START_AUTO_PRU0" offset="0x2CC" width="32" description="Filter3_14_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_14_START_LEN_PRU0" acronym="ICSSG_FT3_14_START_LEN_PRU0" offset="0x2D0" width="32" description="Filter3_14_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_14_JMP_OFFSET_PRU0" offset="0x2D4" width="32" description="Filter3_14_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_LEN_PRU0" acronym="ICSSG_FT3_14_LEN_PRU0" offset="0x2D8" width="32" description="Filter3_14_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_CFG_PRU0" acronym="ICSSG_FT3_14_CFG_PRU0" offset="0x2DC" width="32" description="Filter3_14_ConfigPru0">
    <bitfield id="FT3_14_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_14CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_T_PRU0" acronym="ICSSG_FT3_14_T_PRU0" offset="0x2E0" width="32" description="Filter3_14_TPru0">
    <bitfield id="FT3_14_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_T_MASK_PRU0" acronym="ICSSG_FT3_14_T_MASK_PRU0" offset="0x2E4" width="32" description="Filter3_14_T_MaskPru0">
    <bitfield id="FT3_14_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_START_PRU0" acronym="ICSSG_FT3_15_START_PRU0" offset="0x2E8" width="32" description="Filter3_15_StartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_START_AUTO_PRU0" acronym="ICSSG_FT3_15_START_AUTO_PRU0" offset="0x2EC" width="32" description="Filter3_15_StartAutoPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_15_START_LEN_PRU0" acronym="ICSSG_FT3_15_START_LEN_PRU0" offset="0x2F0" width="32" description="Filter3_15_StartoffsetPru0">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_JMP_OFFSET_PRU0" acronym="ICSSG_FT3_15_JMP_OFFSET_PRU0" offset="0x2F4" width="32" description="Filter3_15_JmpoffsetPru0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_LEN_PRU0" acronym="ICSSG_FT3_15_LEN_PRU0" offset="0x2F8" width="32" description="Filter3_15_LenPru0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_CFG_PRU0" acronym="ICSSG_FT3_15_CFG_PRU0" offset="0x2FC" width="32" description="Filter3_15_ConfigPru0">
    <bitfield id="FT3_15_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_15CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_T_PRU0" acronym="ICSSG_FT3_15_T_PRU0" offset="0x300" width="32" description="Filter3_15_TPru0">
    <bitfield id="FT3_15_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_T_MASK_PRU0" acronym="ICSSG_FT3_15_T_MASK_PRU0" offset="0x304" width="32" description="Filter3_15_T_MaskPru0">
    <bitfield id="FT3_15_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P0_PRU0" acronym="ICSSG_FT3_0_P0_PRU0" offset="0x308" width="32" description="Filter3_0P0Pru0">
    <bitfield id="FT3_0_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P1_PRU0" acronym="ICSSG_FT3_0_P1_PRU0" offset="0x30C" width="32" description="Filter3_0P1Pru0">
    <bitfield id="FT3_0_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P_MASK0_PRU0" acronym="ICSSG_FT3_0_P_MASK0_PRU0" offset="0x310" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_0_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P_MASK1_PRU0" acronym="ICSSG_FT3_0_P_MASK1_PRU0" offset="0x314" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_0_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P0_PRU0" acronym="ICSSG_FT3_1_P0_PRU0" offset="0x318" width="32" description="Filter3_1P0Pru0">
    <bitfield id="FT3_1_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P1_PRU0" acronym="ICSSG_FT3_1_P1_PRU0" offset="0x31C" width="32" description="Filter3_1P1Pru0">
    <bitfield id="FT3_1_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P_MASK0_PRU0" acronym="ICSSG_FT3_1_P_MASK0_PRU0" offset="0x320" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_1_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P_MASK1_PRU0" acronym="ICSSG_FT3_1_P_MASK1_PRU0" offset="0x324" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_1_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P0_PRU0" acronym="ICSSG_FT3_2_P0_PRU0" offset="0x328" width="32" description="Filter3_2P0Pru0">
    <bitfield id="FT3_2_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P1_PRU0" acronym="ICSSG_FT3_2_P1_PRU0" offset="0x32C" width="32" description="Filter3_2P1Pru0">
    <bitfield id="FT3_2_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P_MASK0_PRU0" acronym="ICSSG_FT3_2_P_MASK0_PRU0" offset="0x330" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_2_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P_MASK1_PRU0" acronym="ICSSG_FT3_2_P_MASK1_PRU0" offset="0x334" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_2_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P0_PRU0" acronym="ICSSG_FT3_3_P0_PRU0" offset="0x338" width="32" description="Filter3_3P0Pru0">
    <bitfield id="FT3_3_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P1_PRU0" acronym="ICSSG_FT3_3_P1_PRU0" offset="0x33C" width="32" description="Filter3_3P1Pru0">
    <bitfield id="FT3_3_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P_MASK0_PRU0" acronym="ICSSG_FT3_3_P_MASK0_PRU0" offset="0x340" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_3_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P_MASK1_PRU0" acronym="ICSSG_FT3_3_P_MASK1_PRU0" offset="0x344" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_3_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P0_PRU0" acronym="ICSSG_FT3_4_P0_PRU0" offset="0x348" width="32" description="Filter3_4P0Pru0">
    <bitfield id="FT3_4_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P1_PRU0" acronym="ICSSG_FT3_4_P1_PRU0" offset="0x34C" width="32" description="Filter3_4P1Pru0">
    <bitfield id="FT3_4_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P_MASK0_PRU0" acronym="ICSSG_FT3_4_P_MASK0_PRU0" offset="0x350" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_4_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P_MASK1_PRU0" acronym="ICSSG_FT3_4_P_MASK1_PRU0" offset="0x354" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_4_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P0_PRU0" acronym="ICSSG_FT3_5_P0_PRU0" offset="0x358" width="32" description="Filter3_5P0Pru0">
    <bitfield id="FT3_5_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P1_PRU0" acronym="ICSSG_FT3_5_P1_PRU0" offset="0x35C" width="32" description="Filter3_5P1Pru0">
    <bitfield id="FT3_5_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P_MASK0_PRU0" acronym="ICSSG_FT3_5_P_MASK0_PRU0" offset="0x360" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_5_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P_MASK1_PRU0" acronym="ICSSG_FT3_5_P_MASK1_PRU0" offset="0x364" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_5_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P0_PRU0" acronym="ICSSG_FT3_6_P0_PRU0" offset="0x368" width="32" description="Filter3_6P0Pru0">
    <bitfield id="FT3_6_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P1_PRU0" acronym="ICSSG_FT3_6_P1_PRU0" offset="0x36C" width="32" description="Filter3_6P1Pru0">
    <bitfield id="FT3_6_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P_MASK0_PRU0" acronym="ICSSG_FT3_6_P_MASK0_PRU0" offset="0x370" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_6_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P_MASK1_PRU0" acronym="ICSSG_FT3_6_P_MASK1_PRU0" offset="0x374" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_6_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P0_PRU0" acronym="ICSSG_FT3_7_P0_PRU0" offset="0x378" width="32" description="Filter3_7P0Pru0">
    <bitfield id="FT3_7_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P1_PRU0" acronym="ICSSG_FT3_7_P1_PRU0" offset="0x37C" width="32" description="Filter3_7P1Pru0">
    <bitfield id="FT3_7_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P_MASK0_PRU0" acronym="ICSSG_FT3_7_P_MASK0_PRU0" offset="0x380" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_7_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P_MASK1_PRU0" acronym="ICSSG_FT3_7_P_MASK1_PRU0" offset="0x384" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_7_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P0_PRU0" acronym="ICSSG_FT3_8_P0_PRU0" offset="0x388" width="32" description="Filter3_8P0Pru0">
    <bitfield id="FT3_8_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P1_PRU0" acronym="ICSSG_FT3_8_P1_PRU0" offset="0x38C" width="32" description="Filter3_8P1Pru0">
    <bitfield id="FT3_8_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P_MASK0_PRU0" acronym="ICSSG_FT3_8_P_MASK0_PRU0" offset="0x390" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_8_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P_MASK1_PRU0" acronym="ICSSG_FT3_8_P_MASK1_PRU0" offset="0x394" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_8_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P0_PRU0" acronym="ICSSG_FT3_9_P0_PRU0" offset="0x398" width="32" description="Filter3_9P0Pru0">
    <bitfield id="FT3_9_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P1_PRU0" acronym="ICSSG_FT3_9_P1_PRU0" offset="0x39C" width="32" description="Filter3_9P1Pru0">
    <bitfield id="FT3_9_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P_MASK0_PRU0" acronym="ICSSG_FT3_9_P_MASK0_PRU0" offset="0x3A0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_9_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P_MASK1_PRU0" acronym="ICSSG_FT3_9_P_MASK1_PRU0" offset="0x3A4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_9_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P0_PRU0" acronym="ICSSG_FT3_10_P0_PRU0" offset="0x3A8" width="32" description="Filter3_10P0Pru0">
    <bitfield id="FT3_10_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P1_PRU0" acronym="ICSSG_FT3_10_P1_PRU0" offset="0x3AC" width="32" description="Filter3_10P1Pru0">
    <bitfield id="FT3_10_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P_MASK0_PRU0" acronym="ICSSG_FT3_10_P_MASK0_PRU0" offset="0x3B0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_10_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P_MASK1_PRU0" acronym="ICSSG_FT3_10_P_MASK1_PRU0" offset="0x3B4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_10_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P0_PRU0" acronym="ICSSG_FT3_11_P0_PRU0" offset="0x3B8" width="32" description="Filter3_11P0Pru0">
    <bitfield id="FT3_11_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P1_PRU0" acronym="ICSSG_FT3_11_P1_PRU0" offset="0x3BC" width="32" description="Filter3_11P1Pru0">
    <bitfield id="FT3_11_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P_MASK0_PRU0" acronym="ICSSG_FT3_11_P_MASK0_PRU0" offset="0x3C0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_11_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P_MASK1_PRU0" acronym="ICSSG_FT3_11_P_MASK1_PRU0" offset="0x3C4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_11_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P0_PRU0" acronym="ICSSG_FT3_12_P0_PRU0" offset="0x3C8" width="32" description="Filter3_12P0Pru0">
    <bitfield id="FT3_12_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P1_PRU0" acronym="ICSSG_FT3_12_P1_PRU0" offset="0x3CC" width="32" description="Filter3_12P1Pru0">
    <bitfield id="FT3_12_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P_MASK0_PRU0" acronym="ICSSG_FT3_12_P_MASK0_PRU0" offset="0x3D0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_12_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P_MASK1_PRU0" acronym="ICSSG_FT3_12_P_MASK1_PRU0" offset="0x3D4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_12_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P0_PRU0" acronym="ICSSG_FT3_13_P0_PRU0" offset="0x3D8" width="32" description="Filter3_13P0Pru0">
    <bitfield id="FT3_13_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P1_PRU0" acronym="ICSSG_FT3_13_P1_PRU0" offset="0x3DC" width="32" description="Filter3_13P1Pru0">
    <bitfield id="FT3_13_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P_MASK0_PRU0" acronym="ICSSG_FT3_13_P_MASK0_PRU0" offset="0x3E0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_13_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P_MASK1_PRU0" acronym="ICSSG_FT3_13_P_MASK1_PRU0" offset="0x3E4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_13_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P0_PRU0" acronym="ICSSG_FT3_14_P0_PRU0" offset="0x3E8" width="32" description="Filter3_14P0Pru0">
    <bitfield id="FT3_14_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P1_PRU0" acronym="ICSSG_FT3_14_P1_PRU0" offset="0x3EC" width="32" description="Filter3_14P1Pru0">
    <bitfield id="FT3_14_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P_MASK0_PRU0" acronym="ICSSG_FT3_14_P_MASK0_PRU0" offset="0x3F0" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_14_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P_MASK1_PRU0" acronym="ICSSG_FT3_14_P_MASK1_PRU0" offset="0x3F4" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_14_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P0_PRU0" acronym="ICSSG_FT3_15_P0_PRU0" offset="0x3F8" width="32" description="Filter3_15P0Pru0">
    <bitfield id="FT3_15_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P1_PRU0" acronym="ICSSG_FT3_15_P1_PRU0" offset="0x3FC" width="32" description="Filter3_15P1Pru0">
    <bitfield id="FT3_15_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P_MASK0_PRU0" acronym="ICSSG_FT3_15_P_MASK0_PRU0" offset="0x400" width="32" description="Filter3P_Mask0Pru0">
    <bitfield id="FT3_15_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P_MASK1_PRU0" acronym="ICSSG_FT3_15_P_MASK1_PRU0" offset="0x404" width="32" description="Filter3P_Mask1Pru0">
    <bitfield id="FT3_15_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT_RX_PTR_PRU0" acronym="ICSSG_FT_RX_PTR_PRU0" offset="0x408" width="32" description="FilterByteCountPru0">
    <bitfield id="FT_RX_PTR_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS0_AND_EN_PRU0" acronym="ICSSG_RX_CLASS0_AND_EN_PRU0" offset="0x40C" width="32" description="rx_class0_and_enablesPru0">
    <bitfield id="RX_CLASS0_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS0_OR_EN_PRU0" acronym="ICSSG_RX_CLASS0_OR_EN_PRU0" offset="0x410" width="32" description="rx_class0_or_enablesPru0">
    <bitfield id="RX_CLASS0_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS1_AND_EN_PRU0" acronym="ICSSG_RX_CLASS1_AND_EN_PRU0" offset="0x414" width="32" description="rx_class1_and_enablesPru0">
    <bitfield id="RX_CLASS1_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS1_OR_EN_PRU0" acronym="ICSSG_RX_CLASS1_OR_EN_PRU0" offset="0x418" width="32" description="rx_class1_or_enablesPru0">
    <bitfield id="RX_CLASS1_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS2_AND_EN_PRU0" acronym="ICSSG_RX_CLASS2_AND_EN_PRU0" offset="0x41C" width="32" description="rx_class2_and_enablesPru0">
    <bitfield id="RX_CLASS2_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS2_OR_EN_PRU0" acronym="ICSSG_RX_CLASS2_OR_EN_PRU0" offset="0x420" width="32" description="rx_class2_or_enablesPru0">
    <bitfield id="RX_CLASS2_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS3_AND_EN_PRU0" acronym="ICSSG_RX_CLASS3_AND_EN_PRU0" offset="0x424" width="32" description="rx_class3_and_enablesPru0">
    <bitfield id="RX_CLASS3_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS3_OR_EN_PRU0" acronym="ICSSG_RX_CLASS3_OR_EN_PRU0" offset="0x428" width="32" description="rx_class3_or_enablesPru0">
    <bitfield id="RX_CLASS3_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS4_AND_EN_PRU0" acronym="ICSSG_RX_CLASS4_AND_EN_PRU0" offset="0x42C" width="32" description="rx_class4_and_enablesPru0">
    <bitfield id="RX_CLASS4_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS4_OR_EN_PRU0" acronym="ICSSG_RX_CLASS4_OR_EN_PRU0" offset="0x430" width="32" description="rx_class4_or_enablesPru0">
    <bitfield id="RX_CLASS4_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS5_AND_EN_PRU0" acronym="ICSSG_RX_CLASS5_AND_EN_PRU0" offset="0x434" width="32" description="rx_class5_and_enablesPru0">
    <bitfield id="RX_CLASS5_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS5_OR_EN_PRU0" acronym="ICSSG_RX_CLASS5_OR_EN_PRU0" offset="0x438" width="32" description="rx_class5_or_enablesPru0">
    <bitfield id="RX_CLASS5_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS6_AND_EN_PRU0" acronym="ICSSG_RX_CLASS6_AND_EN_PRU0" offset="0x43C" width="32" description="rx_class6_and_enablesPru0">
    <bitfield id="RX_CLASS6_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS6_OR_EN_PRU0" acronym="ICSSG_RX_CLASS6_OR_EN_PRU0" offset="0x440" width="32" description="rx_class6_or_enablesPru0">
    <bitfield id="RX_CLASS6_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS7_AND_EN_PRU0" acronym="ICSSG_RX_CLASS7_AND_EN_PRU0" offset="0x444" width="32" description="rx_class7_and_enablesPru0">
    <bitfield id="RX_CLASS7_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS7_OR_EN_PRU0" acronym="ICSSG_RX_CLASS7_OR_EN_PRU0" offset="0x448" width="32" description="rx_class7_or_enablesPru0">
    <bitfield id="RX_CLASS7_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS8_AND_EN_PRU0" acronym="ICSSG_RX_CLASS8_AND_EN_PRU0" offset="0x44C" width="32" description="rx_class8_and_enablesPru0">
    <bitfield id="RX_CLASS8_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS8_OR_EN_PRU0" acronym="ICSSG_RX_CLASS8_OR_EN_PRU0" offset="0x450" width="32" description="rx_class8_or_enablesPru0">
    <bitfield id="RX_CLASS8_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS9_AND_EN_PRU0" acronym="ICSSG_RX_CLASS9_AND_EN_PRU0" offset="0x454" width="32" description="rx_class9_and_enablesPru0">
    <bitfield id="RX_CLASS9_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS9_OR_EN_PRU0" acronym="ICSSG_RX_CLASS9_OR_EN_PRU0" offset="0x458" width="32" description="rx_class9_or_enablesPru0">
    <bitfield id="RX_CLASS9_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS10_AND_EN_PRU0" acronym="ICSSG_RX_CLASS10_AND_EN_PRU0" offset="0x45C" width="32" description="rx_class10_and_enablesPru0">
    <bitfield id="RX_CLASS10_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS10_OR_EN_PRU0" acronym="ICSSG_RX_CLASS10_OR_EN_PRU0" offset="0x460" width="32" description="rx_class10_or_enablesPru0">
    <bitfield id="RX_CLASS10_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS11_AND_EN_PRU0" acronym="ICSSG_RX_CLASS11_AND_EN_PRU0" offset="0x464" width="32" description="rx_class11_and_enablesPru0">
    <bitfield id="RX_CLASS11_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS11_OR_EN_PRU0" acronym="ICSSG_RX_CLASS11_OR_EN_PRU0" offset="0x468" width="32" description="rx_class11_or_enablesPru0">
    <bitfield id="RX_CLASS11_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS12_AND_EN_PRU0" acronym="ICSSG_RX_CLASS12_AND_EN_PRU0" offset="0x46C" width="32" description="rx_class12_and_enablesPru0">
    <bitfield id="RX_CLASS12_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS12_OR_EN_PRU0" acronym="ICSSG_RX_CLASS12_OR_EN_PRU0" offset="0x470" width="32" description="rx_class12_or_enablesPru0">
    <bitfield id="RX_CLASS12_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS13_AND_EN_PRU0" acronym="ICSSG_RX_CLASS13_AND_EN_PRU0" offset="0x474" width="32" description="rx_class13_and_enablesPru0">
    <bitfield id="RX_CLASS13_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS13_OR_EN_PRU0" acronym="ICSSG_RX_CLASS13_OR_EN_PRU0" offset="0x478" width="32" description="rx_class13_or_enablesPru0">
    <bitfield id="RX_CLASS13_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS14_AND_EN_PRU0" acronym="ICSSG_RX_CLASS14_AND_EN_PRU0" offset="0x47C" width="32" description="rx_class14_and_enablesPru0">
    <bitfield id="RX_CLASS14_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS14_OR_EN_PRU0" acronym="ICSSG_RX_CLASS14_OR_EN_PRU0" offset="0x480" width="32" description="rx_class14_or_enablesPru0">
    <bitfield id="RX_CLASS14_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS15_AND_EN_PRU0" acronym="ICSSG_RX_CLASS15_AND_EN_PRU0" offset="0x484" width="32" description="rx_class15_and_enablesPru0">
    <bitfield id="RX_CLASS15_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS15_OR_EN_PRU0" acronym="ICSSG_RX_CLASS15_OR_EN_PRU0" offset="0x488" width="32" description="rx_class15_or_enablesPru0">
    <bitfield id="RX_CLASS15_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_CFG1_PRU0" acronym="ICSSG_RX_CLASS_CFG1_PRU0" offset="0x48C" width="32" description="rx_class_cfg1Pru0">
    <bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_CFG2_PRU0" acronym="ICSSG_RX_CLASS_CFG2_PRU0" offset="0x490" width="32" description="rx_class_cfg2Pru0">
    <bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="rx class or nv enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="rx class and nv enable" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES0_PRU0" acronym="ICSSG_RX_CLASS_GATES0_PRU0" offset="0x494" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN0" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK0" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK0" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK0" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL0" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES1_PRU0" acronym="ICSSG_RX_CLASS_GATES1_PRU0" offset="0x498" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN1" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK1" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK1" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK1" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL1" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES2_PRU0" acronym="ICSSG_RX_CLASS_GATES2_PRU0" offset="0x49C" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN2" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK2" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK2" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK2" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL2" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES3_PRU0" acronym="ICSSG_RX_CLASS_GATES3_PRU0" offset="0x4A0" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN3" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK3" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK3" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK3" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL3" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES4_PRU0" acronym="ICSSG_RX_CLASS_GATES4_PRU0" offset="0x4A4" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN4" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK4" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK4" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK4" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL4" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES5_PRU0" acronym="ICSSG_RX_CLASS_GATES5_PRU0" offset="0x4A8" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN5" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK5" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK5" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK5" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL5" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES6_PRU0" acronym="ICSSG_RX_CLASS_GATES6_PRU0" offset="0x4AC" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN6" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK6" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK6" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK6" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL6" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES7_PRU0" acronym="ICSSG_RX_CLASS_GATES7_PRU0" offset="0x4B0" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN7" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK7" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK7" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK7" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL7" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES8_PRU0" acronym="ICSSG_RX_CLASS_GATES8_PRU0" offset="0x4B4" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN8" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK8" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK8" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK8" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL8" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES9_PRU0" acronym="ICSSG_RX_CLASS_GATES9_PRU0" offset="0x4B8" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN9" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK9" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK9" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK9" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL9" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES10_PRU0" acronym="ICSSG_RX_CLASS_GATES10_PRU0" offset="0x4BC" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN10" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK10" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK10" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK10" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL10" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES11_PRU0" acronym="ICSSG_RX_CLASS_GATES11_PRU0" offset="0x4C0" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN11" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK11" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK11" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK11" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL11" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES12_PRU0" acronym="ICSSG_RX_CLASS_GATES12_PRU0" offset="0x4C4" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN12" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK12" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK12" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK12" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL12" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES13_PRU0" acronym="ICSSG_RX_CLASS_GATES13_PRU0" offset="0x4C8" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN13" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK13" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK13" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK13" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL13" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES14_PRU0" acronym="ICSSG_RX_CLASS_GATES14_PRU0" offset="0x4CC" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN14" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK14" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK14" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK14" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL14" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES15_PRU0" acronym="ICSSG_RX_CLASS_GATES15_PRU0" offset="0x4D0" width="32" description="rx_class_gate_cfgPru0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN15" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK15" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK15" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK15" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL15" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_GREEN_PRU0" acronym="ICSSG_RX_GREEN_PRU0" offset="0x4D4" width="32" description="RX_greenPru0">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status" range="" rwaccess="R"/>
    <bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SA_HASH_PRU0" acronym="ICSSG_SA_HASH_PRU0" offset="0x4D8" width="32" description="SAHashPru0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CONN_HASH_PRU0" acronym="ICSSG_CONN_HASH_PRU0" offset="0x4DC" width="32" description="ConnectionHashPru0">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CONN_HASH_START_PRU0" acronym="ICSSG_CONN_HASH_START_PRU0" offset="0x4E0" width="32" description="ConnectionHashStartPru0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG0_PRU0" acronym="ICSSG_RX_RATE_CFG0_PRU0" offset="0x4E4" width="32" description="RX_RateConfiguration0Pru0">
    <bitfield id="RX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG1_PRU0" acronym="ICSSG_RX_RATE_CFG1_PRU0" offset="0x4E8" width="32" description="RX_RateConfiguration1Pru0">
    <bitfield id="RX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG2_PRU0" acronym="ICSSG_RX_RATE_CFG2_PRU0" offset="0x4EC" width="32" description="RX_RateConfiguration2Pru0">
    <bitfield id="RX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG3_PRU0" acronym="ICSSG_RX_RATE_CFG3_PRU0" offset="0x4F0" width="32" description="RX_RateConfiguration3Pru0">
    <bitfield id="RX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG4_PRU0" acronym="ICSSG_RX_RATE_CFG4_PRU0" offset="0x4F4" width="32" description="RX_RateConfiguration4Pru0">
    <bitfield id="RX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG5_PRU0" acronym="ICSSG_RX_RATE_CFG5_PRU0" offset="0x4F8" width="32" description="RX_RateConfiguration5Pru0">
    <bitfield id="RX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG6_PRU0" acronym="ICSSG_RX_RATE_CFG6_PRU0" offset="0x4FC" width="32" description="RX_RateConfiguration6Pru0">
    <bitfield id="RX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG7_PRU0" acronym="ICSSG_RX_RATE_CFG7_PRU0" offset="0x500" width="32" description="RX_RateConfiguration7Pru0">
    <bitfield id="RX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_SRC_SEL0_PRU0" acronym="ICSSG_RX_RATE_SRC_SEL0_PRU0" offset="0x504" width="32" description="RX_RateSourceSelect0Pru0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_SRC_SEL1_PRU0" acronym="ICSSG_RX_RATE_SRC_SEL1_PRU0" offset="0x508" width="32" description="RX_RateSourceSelect1Pru0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_0_PRU0" acronym="ICSSG_TX_RATE_CFG1_0_PRU0" offset="0x50C" width="32" description="TX_RateConfiguration1_0Pru0">
    <bitfield id="TX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_0_PRU0" acronym="ICSSG_TX_RATE_CFG2_0_PRU0" offset="0x510" width="32" description="TX_RateConfiguration2_0Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW0" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN0" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN0" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_1_PRU0" acronym="ICSSG_TX_RATE_CFG1_1_PRU0" offset="0x514" width="32" description="TX_RateConfiguration1_1Pru0">
    <bitfield id="TX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_1_PRU0" acronym="ICSSG_TX_RATE_CFG2_1_PRU0" offset="0x518" width="32" description="TX_RateConfiguration2_1Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW1" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN1" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN1" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_2_PRU0" acronym="ICSSG_TX_RATE_CFG1_2_PRU0" offset="0x51C" width="32" description="TX_RateConfiguration1_2Pru0">
    <bitfield id="TX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_2_PRU0" acronym="ICSSG_TX_RATE_CFG2_2_PRU0" offset="0x520" width="32" description="TX_RateConfiguration2_2Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW2" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN2" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN2" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_3_PRU0" acronym="ICSSG_TX_RATE_CFG1_3_PRU0" offset="0x524" width="32" description="TX_RateConfiguration1_3Pru0">
    <bitfield id="TX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_3_PRU0" acronym="ICSSG_TX_RATE_CFG2_3_PRU0" offset="0x528" width="32" description="TX_RateConfiguration2_3Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW3" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN3" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN3" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_4_PRU0" acronym="ICSSG_TX_RATE_CFG1_4_PRU0" offset="0x52C" width="32" description="TX_RateConfiguration1_4Pru0">
    <bitfield id="TX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_4_PRU0" acronym="ICSSG_TX_RATE_CFG2_4_PRU0" offset="0x530" width="32" description="TX_RateConfiguration2_4Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW4" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN4" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN4" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_5_PRU0" acronym="ICSSG_TX_RATE_CFG1_5_PRU0" offset="0x534" width="32" description="TX_RateConfiguration1_5Pru0">
    <bitfield id="TX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_5_PRU0" acronym="ICSSG_TX_RATE_CFG2_5_PRU0" offset="0x538" width="32" description="TX_RateConfiguration2_5Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW5" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN5" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN5" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_6_PRU0" acronym="ICSSG_TX_RATE_CFG1_6_PRU0" offset="0x53C" width="32" description="TX_RateConfiguration1_6Pru0">
    <bitfield id="TX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_6_PRU0" acronym="ICSSG_TX_RATE_CFG2_6_PRU0" offset="0x540" width="32" description="TX_RateConfiguration2_6Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW6" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN6" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN6" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_7_PRU0" acronym="ICSSG_TX_RATE_CFG1_7_PRU0" offset="0x544" width="32" description="TX_RateConfiguration1_7Pru0">
    <bitfield id="TX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_7_PRU0" acronym="ICSSG_TX_RATE_CFG2_7_PRU0" offset="0x548" width="32" description="TX_RateConfiguration2_7Pru0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW7" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN7" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN7" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_GOOD_PRU0" acronym="ICSSG_RX_STAT_GOOD_PRU0" offset="0x54C" width="32" description="RXGoodFrameCountPru0">
    <bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count Inc on none min err max err crc err odd err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BC_PRU0" acronym="ICSSG_RX_STAT_BC_PRU0" offset="0x550" width="32" description="RXBCFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MC_PRU0" acronym="ICSSG_RX_STAT_MC_PRU0" offset="0x554" width="32" description="RXMCFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CRC_ERR_PRU0" acronym="ICSSG_RX_STAT_CRC_ERR_PRU0" offset="0x558" width="32" description="RXCRCErrFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MII_ERR_PRU0" acronym="ICSSG_RX_STAT_MII_ERR_PRU0" offset="0x55C" width="32" description="RXMIIErrFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_ODD_ERR_PRU0" acronym="ICSSG_RX_STAT_ODD_ERR_PRU0" offset="0x560" width="32" description="RXOddNibbleFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MAX_SIZE_PRU0" acronym="ICSSG_RX_STAT_MAX_SIZE_PRU0" offset="0x564" width="32" description="RXMaxSizeFramePru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="RX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MAX_ERR_PRU0" acronym="ICSSG_RX_STAT_MAX_ERR_PRU0" offset="0x568" width="32" description="RXMaxSizeErrFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if &amp;amp;gt; than Limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MIN_SIZE_PRU0" acronym="ICSSG_RX_STAT_MIN_SIZE_PRU0" offset="0x56C" width="32" description="RXMinSizeFramePru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="RX MIN Size Frame Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MIN_ERR_PRU0" acronym="ICSSG_RX_STAT_MIN_ERR_PRU0" offset="0x570" width="32" description="RXMinSizeErrFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &amp;amp;lt; than limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_OVERRUN_ERR_PRU0" acronym="ICSSG_RX_STAT_OVERRUN_ERR_PRU0" offset="0x574" width="32" description="RXoverrunFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count Inc on overflow event, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS0_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS0_HIT_PRU0" offset="0x578" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS0_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class0 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS1_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS1_HIT_PRU0" offset="0x57C" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS1_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class1 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS2_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS2_HIT_PRU0" offset="0x580" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS2_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class2 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS3_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS3_HIT_PRU0" offset="0x584" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS3_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class3 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS4_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS4_HIT_PRU0" offset="0x588" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS4_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class4 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS5_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS5_HIT_PRU0" offset="0x58C" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS5_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class5 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS6_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS6_HIT_PRU0" offset="0x590" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS6_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class6 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS7_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS7_HIT_PRU0" offset="0x594" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS7_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class7 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS8_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS8_HIT_PRU0" offset="0x598" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS8_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class8 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS9_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS9_HIT_PRU0" offset="0x59C" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS9_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class9 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS10_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS10_HIT_PRU0" offset="0x5A0" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS10_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class10 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS11_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS11_HIT_PRU0" offset="0x5A4" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS11_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class11 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS12_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS12_HIT_PRU0" offset="0x5A8" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS12_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class12 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS13_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS13_HIT_PRU0" offset="0x5AC" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS13_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class13 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS14_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS14_HIT_PRU0" offset="0x5B0" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS14_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class14 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS15_HIT_PRU0" acronym="ICSSG_RX_STAT_CLASS15_HIT_PRU0" offset="0x5B4" width="32" description="RXClass0">
    <bitfield id="RX_STAT_CLASS15_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class15 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_SMD_FRAG_ERR_PRU0" acronym="ICSSG_RX_STAT_SMD_FRAG_ERR_PRU0" offset="0x5B8" width="32" description="RXSMDFragErrCountPru0">
    <bitfield id="RX_STAT_SMD_ERR_PRU0" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_FRAG_ERR_PRU0" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDC_ERR_PRU0" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDS_ERR_PRU0" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT1_SIZE_PRU0" acronym="ICSSG_RX_STAT_BKT1_SIZE_PRU0" offset="0x5BC" width="32" description="RXBucket1SizeConfigPru0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="RX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT2_SIZE_PRU0" acronym="ICSSG_RX_STAT_BKT2_SIZE_PRU0" offset="0x5C0" width="32" description="RXBucket2SizeConfigPru0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="RX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT3_SIZE_PRU0" acronym="ICSSG_RX_STAT_BKT3_SIZE_PRU0" offset="0x5C4" width="32" description="RXBucket3SizeConfigPru0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="RX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT4_SIZE_PRU0" acronym="ICSSG_RX_STAT_BKT4_SIZE_PRU0" offset="0x5C8" width="32" description="RXBucket4SizeConfigPru0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="RX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_64_PRU0" acronym="ICSSG_RX_STAT_64_PRU0" offset="0x5CC" width="32" description="RX64BSizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT1_PRU0" acronym="ICSSG_RX_STAT_BKT1_PRU0" offset="0x5D0" width="32" description="RXBucket1SizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &amp;amp;lt;= than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT2_PRU0" acronym="ICSSG_RX_STAT_BKT2_PRU0" offset="0x5D4" width="32" description="RXBucket2SizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT3_PRU0" acronym="ICSSG_RX_STAT_BKT3_PRU0" offset="0x5D8" width="32" description="RXBucket3SizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT4_PRU0" acronym="ICSSG_RX_STAT_BKT4_PRU0" offset="0x5DC" width="32" description="RXBucket4SizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT5_PRU0" acronym="ICSSG_RX_STAT_BKT5_PRU0" offset="0x5E0" width="32" description="RXBucket5SizedFrameCountPru0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_TOTAL_BYTES_PRU0" acronym="ICSSG_RX_STAT_TOTAL_BYTES_PRU0" offset="0x5E4" width="32" description="RXTotalByteCountPru0">
    <bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RXTX_STAT_TOTAL_BYTES_PRU0" acronym="ICSSG_RXTX_STAT_TOTAL_BYTES_PRU0" offset="0x5E8" width="32" description="RX_TX_TotalByteCountPru0">
    <bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_GOOD_PORT0" acronym="ICSSG_TX_STAT_GOOD_PORT0" offset="0x5EC" width="32" description="TXGoodFrameCountPort0">
    <bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BC_PORT0" acronym="ICSSG_TX_STAT_BC_PORT0" offset="0x5F0" width="32" description="TXBCFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MC_PORT0" acronym="ICSSG_TX_STAT_MC_PORT0" offset="0x5F4" width="32" description="TXMFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count Inc if MC" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_ODD_ERR_PORT0" acronym="ICSSG_TX_STAT_ODD_ERR_PORT0" offset="0x5F8" width="32" description="TXOddNibbleFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_UNDERFLOW_ERR_PORT0" acronym="ICSSG_TX_STAT_UNDERFLOW_ERR_PORT0" offset="0x5FC" width="32" description="TXUnderFlowErrCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MAX_SIZE_PORT0" acronym="ICSSG_TX_STAT_MAX_SIZE_PORT0" offset="0x600" width="32" description="TXMaxSizeFramePort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="TX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MAX_ERR_PORT0" acronym="ICSSG_TX_STAT_MAX_ERR_PORT0" offset="0x604" width="32" description="TXMaxSizeErrFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if &amp;amp;gt; max Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MIN_SIZE_PORT0" acronym="ICSSG_TX_STAT_MIN_SIZE_PORT0" offset="0x608" width="32" description="TXMinSizeFramePort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="TX MIN Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MIN_ERR_PORT0" acronym="ICSSG_TX_STAT_MIN_ERR_PORT0" offset="0x60C" width="32" description="TXMinSizeErrFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &amp;amp;lt; min Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT1_SIZE_PORT0" acronym="ICSSG_TX_STAT_BKT1_SIZE_PORT0" offset="0x610" width="32" description="TXBucket1SizeConfigPort0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="TX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT2_SIZE_PORT0" acronym="ICSSG_TX_STAT_BKT2_SIZE_PORT0" offset="0x614" width="32" description="TXBucket2SizeConfigPort0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="TX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT3_SIZE_PORT0" acronym="ICSSG_TX_STAT_BKT3_SIZE_PORT0" offset="0x618" width="32" description="TXBucket3SizeConfigPort0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="TX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT4_SIZE_PORT0" acronym="ICSSG_TX_STAT_BKT4_SIZE_PORT0" offset="0x61C" width="32" description="TXBucket4SizeConfigPort0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="TX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_64_PORT0" acronym="ICSSG_TX_STAT_64_PORT0" offset="0x620" width="32" description="TX64BSizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count Inc if 64B" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT1_PORT0" acronym="ICSSG_TX_STAT_BKT1_PORT0" offset="0x624" width="32" description="TXBucket1SizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &amp;amp;lt;= than Bucket1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT2_PORT0" acronym="ICSSG_TX_STAT_BKT2_PORT0" offset="0x628" width="32" description="TXBucket2SizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT3_PORT0" acronym="ICSSG_TX_STAT_BKT3_PORT0" offset="0x62C" width="32" description="TXBucket3SizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT4_PORT0" acronym="ICSSG_TX_STAT_BKT4_PORT0" offset="0x630" width="32" description="TXBucket4SizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT5_PORT0" acronym="ICSSG_TX_STAT_BKT5_PORT0" offset="0x634" width="32" description="TXBucket5SizedFrameCountPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_TOTAL_BYTES_PORT0" acronym="ICSSG_TX_STAT_TOTAL_BYTES_PORT0" offset="0x638" width="32" description="TXTotalByteCountPort0">
    <bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_HSR_TAG_PORT0" acronym="ICSSG_TX_HSR_TAG_PORT0" offset="0x63C" width="32" description="TXHSRTAGPort0">
    <bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x892F" description="HSR TAG" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_HSR_SEQ_PORT0" acronym="ICSSG_TX_HSR_SEQ_PORT0" offset="0x640" width="32" description="TXHSRSeqPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count.It will incr for every HSR type" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_VLAN_TYPE_TAG_PORT0" acronym="ICSSG_TX_VLAN_TYPE_TAG_PORT0" offset="0x644" width="32" description="TXVLANTYPETAGPort0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x81" description="TX VLAN Type Tag, match to enable VLAN removal" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_VLAN_INS_TAG_PORT0" acronym="ICSSG_TX_VLAN_INS_TAG_PORT0" offset="0x648" width="32" description="TXVLANINSTAGPort0">
    <bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_START_LEN_PRU1" acronym="ICSSG_FT1_START_LEN_PRU1" offset="0x64C" width="32" description="Filter1StartandLengthPru1">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1.Any wrt will clear all Filter1 Status Bits" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_CFG_PRU1" acronym="ICSSG_FT1_CFG_PRU1" offset="0x650" width="32" description="Filter1ConfigPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
    <bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA0_PRU1" acronym="ICSSG_FT1_0_DA0_PRU1" offset="0x654" width="32" description="Filter1_0_DA0_Pru1">
    <bitfield id="FT1_0_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA1_PRU1" acronym="ICSSG_FT1_0_DA1_PRU1" offset="0x658" width="32" description="Filter1_0_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_0_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA_MASK0_PRU1" acronym="ICSSG_FT1_0_DA_MASK0_PRU1" offset="0x65C" width="32" description="Filter1_0_DA0MaskPru1">
    <bitfield id="FT1_0_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_0_DA_MASK1_PRU1" acronym="ICSSG_FT1_0_DA_MASK1_PRU1" offset="0x660" width="32" description="Filter1_0_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_0_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA0_PRU1" acronym="ICSSG_FT1_1_DA0_PRU1" offset="0x664" width="32" description="Filter1_1_DA0_Pru1">
    <bitfield id="FT1_1_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA1_PRU1" acronym="ICSSG_FT1_1_DA1_PRU1" offset="0x668" width="32" description="Filter1_1_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_1_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA_MASK0_PRU1" acronym="ICSSG_FT1_1_DA_MASK0_PRU1" offset="0x66C" width="32" description="Filter1_1_DA0MaskPru1">
    <bitfield id="FT1_1_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_1_DA_MASK1_PRU1" acronym="ICSSG_FT1_1_DA_MASK1_PRU1" offset="0x670" width="32" description="Filter1_1_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_1_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA0_PRU1" acronym="ICSSG_FT1_2_DA0_PRU1" offset="0x674" width="32" description="Filter1_2_DA0_Pru1">
    <bitfield id="FT1_2_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA1_PRU1" acronym="ICSSG_FT1_2_DA1_PRU1" offset="0x678" width="32" description="Filter1_2_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_2_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA_MASK0_PRU1" acronym="ICSSG_FT1_2_DA_MASK0_PRU1" offset="0x67C" width="32" description="Filter1_2_DA0MaskPru1">
    <bitfield id="FT1_2_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_2_DA_MASK1_PRU1" acronym="ICSSG_FT1_2_DA_MASK1_PRU1" offset="0x680" width="32" description="Filter1_2_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_2_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA0_PRU1" acronym="ICSSG_FT1_3_DA0_PRU1" offset="0x684" width="32" description="Filter1_3_DA0_Pru1">
    <bitfield id="FT1_3_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA1_PRU1" acronym="ICSSG_FT1_3_DA1_PRU1" offset="0x688" width="32" description="Filter1_3_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_3_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA_MASK0_PRU1" acronym="ICSSG_FT1_3_DA_MASK0_PRU1" offset="0x68C" width="32" description="Filter1_3_DA0MaskPru1">
    <bitfield id="FT1_3_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_3_DA_MASK1_PRU1" acronym="ICSSG_FT1_3_DA_MASK1_PRU1" offset="0x690" width="32" description="Filter1_3_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_3_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA0_PRU1" acronym="ICSSG_FT1_4_DA0_PRU1" offset="0x694" width="32" description="Filter1_4_DA0_Pru1">
    <bitfield id="FT1_4_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA1_PRU1" acronym="ICSSG_FT1_4_DA1_PRU1" offset="0x698" width="32" description="Filter1_4_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_4_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA_MASK0_PRU1" acronym="ICSSG_FT1_4_DA_MASK0_PRU1" offset="0x69C" width="32" description="Filter1_4_DA0MaskPru1">
    <bitfield id="FT1_4_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_4_DA_MASK1_PRU1" acronym="ICSSG_FT1_4_DA_MASK1_PRU1" offset="0x6A0" width="32" description="Filter1_4_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_4_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA0_PRU1" acronym="ICSSG_FT1_5_DA0_PRU1" offset="0x6A4" width="32" description="Filter1_5_DA0_Pru1">
    <bitfield id="FT1_5_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA1_PRU1" acronym="ICSSG_FT1_5_DA1_PRU1" offset="0x6A8" width="32" description="Filter1_5_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_5_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA_MASK0_PRU1" acronym="ICSSG_FT1_5_DA_MASK0_PRU1" offset="0x6AC" width="32" description="Filter1_5_DA0MaskPru1">
    <bitfield id="FT1_5_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_5_DA_MASK1_PRU1" acronym="ICSSG_FT1_5_DA_MASK1_PRU1" offset="0x6B0" width="32" description="Filter1_5_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_5_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA0_PRU1" acronym="ICSSG_FT1_6_DA0_PRU1" offset="0x6B4" width="32" description="Filter1_6_DA0_Pru1">
    <bitfield id="FT1_6_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA1_PRU1" acronym="ICSSG_FT1_6_DA1_PRU1" offset="0x6B8" width="32" description="Filter1_6_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_6_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA_MASK0_PRU1" acronym="ICSSG_FT1_6_DA_MASK0_PRU1" offset="0x6BC" width="32" description="Filter1_6_DA0MaskPru1">
    <bitfield id="FT1_6_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_6_DA_MASK1_PRU1" acronym="ICSSG_FT1_6_DA_MASK1_PRU1" offset="0x6C0" width="32" description="Filter1_6_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_6_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA0_PRU1" acronym="ICSSG_FT1_7_DA0_PRU1" offset="0x6C4" width="32" description="Filter1_7_DA0_Pru1">
    <bitfield id="FT1_7_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA1_PRU1" acronym="ICSSG_FT1_7_DA1_PRU1" offset="0x6C8" width="32" description="Filter1_7_DA1_Pru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA_MASK0_PRU1" acronym="ICSSG_FT1_7_DA_MASK0_PRU1" offset="0x6CC" width="32" description="Filter1_7_DA0MaskPru1">
    <bitfield id="FT1_7_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT1_7_DA_MASK1_PRU1" acronym="ICSSG_FT1_7_DA_MASK1_PRU1" offset="0x6D0" width="32" description="Filter1_7_DA1MaskPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT1_7_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_START_PRU1" acronym="ICSSG_FT3_0_START_PRU1" offset="0x6D4" width="32" description="Filter3_0_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_START_AUTO_PRU1" acronym="ICSSG_FT3_0_START_AUTO_PRU1" offset="0x6D8" width="32" description="Filter3_0_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_0_START_LEN_PRU1" acronym="ICSSG_FT3_0_START_LEN_PRU1" offset="0x6DC" width="32" description="Filter3_0_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_0_JMP_OFFSET_PRU1" offset="0x6E0" width="32" description="Filter3_0_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_LEN_PRU1" acronym="ICSSG_FT3_0_LEN_PRU1" offset="0x6E4" width="32" description="Filter3_0_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_CFG_PRU1" acronym="ICSSG_FT3_0_CFG_PRU1" offset="0x6E8" width="32" description="Filter3_0_ConfigPru1">
    <bitfield id="FT3_0_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_0_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_T_PRU1" acronym="ICSSG_FT3_0_T_PRU1" offset="0x6EC" width="32" description="Filter3_0_TPru1">
    <bitfield id="FT3_0_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_T_MASK_PRU1" acronym="ICSSG_FT3_0_T_MASK_PRU1" offset="0x6F0" width="32" description="Filter3_0_T_MaskPru1">
    <bitfield id="FT3_0_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_START_PRU1" acronym="ICSSG_FT3_1_START_PRU1" offset="0x6F4" width="32" description="Filter3_1_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_START_AUTO_PRU1" acronym="ICSSG_FT3_1_START_AUTO_PRU1" offset="0x6F8" width="32" description="Filter3_1_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_1_START_LEN_PRU1" acronym="ICSSG_FT3_1_START_LEN_PRU1" offset="0x6FC" width="32" description="Filter3_1_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_1_JMP_OFFSET_PRU1" offset="0x700" width="32" description="Filter3_1_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_LEN_PRU1" acronym="ICSSG_FT3_1_LEN_PRU1" offset="0x704" width="32" description="Filter3_1_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_CFG_PRU1" acronym="ICSSG_FT3_1_CFG_PRU1" offset="0x708" width="32" description="Filter3_1_ConfigPru1">
    <bitfield id="FT3_1_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_1_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_1CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_T_PRU1" acronym="ICSSG_FT3_1_T_PRU1" offset="0x70C" width="32" description="Filter3_1_TPru1">
    <bitfield id="FT3_1_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_T_MASK_PRU1" acronym="ICSSG_FT3_1_T_MASK_PRU1" offset="0x710" width="32" description="Filter3_1_T_MaskPru1">
    <bitfield id="FT3_1_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_START_PRU1" acronym="ICSSG_FT3_2_START_PRU1" offset="0x714" width="32" description="Filter3_2_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_START_AUTO_PRU1" acronym="ICSSG_FT3_2_START_AUTO_PRU1" offset="0x718" width="32" description="Filter3_2_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_2_START_LEN_PRU1" acronym="ICSSG_FT3_2_START_LEN_PRU1" offset="0x71C" width="32" description="Filter3_2_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_2_JMP_OFFSET_PRU1" offset="0x720" width="32" description="Filter3_2_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_LEN_PRU1" acronym="ICSSG_FT3_2_LEN_PRU1" offset="0x724" width="32" description="Filter3_2_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_CFG_PRU1" acronym="ICSSG_FT3_2_CFG_PRU1" offset="0x728" width="32" description="Filter3_2_ConfigPru1">
    <bitfield id="FT3_2_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_2_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_2CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_T_PRU1" acronym="ICSSG_FT3_2_T_PRU1" offset="0x72C" width="32" description="Filter3_2_TPru1">
    <bitfield id="FT3_2_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_T_MASK_PRU1" acronym="ICSSG_FT3_2_T_MASK_PRU1" offset="0x730" width="32" description="Filter3_2_T_MaskPru1">
    <bitfield id="FT3_2_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_START_PRU1" acronym="ICSSG_FT3_3_START_PRU1" offset="0x734" width="32" description="Filter3_3_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_START_AUTO_PRU1" acronym="ICSSG_FT3_3_START_AUTO_PRU1" offset="0x738" width="32" description="Filter3_3_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_3_START_LEN_PRU1" acronym="ICSSG_FT3_3_START_LEN_PRU1" offset="0x73C" width="32" description="Filter3_3_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_3_JMP_OFFSET_PRU1" offset="0x740" width="32" description="Filter3_3_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_LEN_PRU1" acronym="ICSSG_FT3_3_LEN_PRU1" offset="0x744" width="32" description="Filter3_3_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_CFG_PRU1" acronym="ICSSG_FT3_3_CFG_PRU1" offset="0x748" width="32" description="Filter3_3_ConfigPru1">
    <bitfield id="FT3_3_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_3_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_3CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_T_PRU1" acronym="ICSSG_FT3_3_T_PRU1" offset="0x74C" width="32" description="Filter3_3_TPru1">
    <bitfield id="FT3_3_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_T_MASK_PRU1" acronym="ICSSG_FT3_3_T_MASK_PRU1" offset="0x750" width="32" description="Filter3_3_T_MaskPru1">
    <bitfield id="FT3_3_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_START_PRU1" acronym="ICSSG_FT3_4_START_PRU1" offset="0x754" width="32" description="Filter3_4_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_START_AUTO_PRU1" acronym="ICSSG_FT3_4_START_AUTO_PRU1" offset="0x758" width="32" description="Filter3_4_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_4_START_LEN_PRU1" acronym="ICSSG_FT3_4_START_LEN_PRU1" offset="0x75C" width="32" description="Filter3_4_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_4_JMP_OFFSET_PRU1" offset="0x760" width="32" description="Filter3_4_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_LEN_PRU1" acronym="ICSSG_FT3_4_LEN_PRU1" offset="0x764" width="32" description="Filter3_4_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_CFG_PRU1" acronym="ICSSG_FT3_4_CFG_PRU1" offset="0x768" width="32" description="Filter3_4_ConfigPru1">
    <bitfield id="FT3_4_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_4_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_4CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_T_PRU1" acronym="ICSSG_FT3_4_T_PRU1" offset="0x76C" width="32" description="Filter3_4_TPru1">
    <bitfield id="FT3_4_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_T_MASK_PRU1" acronym="ICSSG_FT3_4_T_MASK_PRU1" offset="0x770" width="32" description="Filter3_4_T_MaskPru1">
    <bitfield id="FT3_4_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_START_PRU1" acronym="ICSSG_FT3_5_START_PRU1" offset="0x774" width="32" description="Filter3_5_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_START_AUTO_PRU1" acronym="ICSSG_FT3_5_START_AUTO_PRU1" offset="0x778" width="32" description="Filter3_5_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_5_START_LEN_PRU1" acronym="ICSSG_FT3_5_START_LEN_PRU1" offset="0x77C" width="32" description="Filter3_5_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_5_JMP_OFFSET_PRU1" offset="0x780" width="32" description="Filter3_5_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_LEN_PRU1" acronym="ICSSG_FT3_5_LEN_PRU1" offset="0x784" width="32" description="Filter3_5_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_CFG_PRU1" acronym="ICSSG_FT3_5_CFG_PRU1" offset="0x788" width="32" description="Filter3_5_ConfigPru1">
    <bitfield id="FT3_5_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_5_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_5CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_T_PRU1" acronym="ICSSG_FT3_5_T_PRU1" offset="0x78C" width="32" description="Filter3_5_TPru1">
    <bitfield id="FT3_5_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_T_MASK_PRU1" acronym="ICSSG_FT3_5_T_MASK_PRU1" offset="0x790" width="32" description="Filter3_5_T_MaskPru1">
    <bitfield id="FT3_5_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_START_PRU1" acronym="ICSSG_FT3_6_START_PRU1" offset="0x794" width="32" description="Filter3_6_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_START_AUTO_PRU1" acronym="ICSSG_FT3_6_START_AUTO_PRU1" offset="0x798" width="32" description="Filter3_6_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_6_START_LEN_PRU1" acronym="ICSSG_FT3_6_START_LEN_PRU1" offset="0x79C" width="32" description="Filter3_6_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_6_JMP_OFFSET_PRU1" offset="0x7A0" width="32" description="Filter3_6_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_LEN_PRU1" acronym="ICSSG_FT3_6_LEN_PRU1" offset="0x7A4" width="32" description="Filter3_6_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_CFG_PRU1" acronym="ICSSG_FT3_6_CFG_PRU1" offset="0x7A8" width="32" description="Filter3_6_ConfigPru1">
    <bitfield id="FT3_6_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_6_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_6CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_T_PRU1" acronym="ICSSG_FT3_6_T_PRU1" offset="0x7AC" width="32" description="Filter3_6_TPru1">
    <bitfield id="FT3_6_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_T_MASK_PRU1" acronym="ICSSG_FT3_6_T_MASK_PRU1" offset="0x7B0" width="32" description="Filter3_6_T_MaskPru1">
    <bitfield id="FT3_6_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_START_PRU1" acronym="ICSSG_FT3_7_START_PRU1" offset="0x7B4" width="32" description="Filter3_7_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_START_AUTO_PRU1" acronym="ICSSG_FT3_7_START_AUTO_PRU1" offset="0x7B8" width="32" description="Filter3_7_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_7_START_LEN_PRU1" acronym="ICSSG_FT3_7_START_LEN_PRU1" offset="0x7BC" width="32" description="Filter3_7_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_7_JMP_OFFSET_PRU1" offset="0x7C0" width="32" description="Filter3_7_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_LEN_PRU1" acronym="ICSSG_FT3_7_LEN_PRU1" offset="0x7C4" width="32" description="Filter3_7_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_CFG_PRU1" acronym="ICSSG_FT3_7_CFG_PRU1" offset="0x7C8" width="32" description="Filter3_7_ConfigPru1">
    <bitfield id="FT3_7_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_7_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_7CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_T_PRU1" acronym="ICSSG_FT3_7_T_PRU1" offset="0x7CC" width="32" description="Filter3_7_TPru1">
    <bitfield id="FT3_7_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_T_MASK_PRU1" acronym="ICSSG_FT3_7_T_MASK_PRU1" offset="0x7D0" width="32" description="Filter3_7_T_MaskPru1">
    <bitfield id="FT3_7_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_START_PRU1" acronym="ICSSG_FT3_8_START_PRU1" offset="0x7D4" width="32" description="Filter3_8_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_START_AUTO_PRU1" acronym="ICSSG_FT3_8_START_AUTO_PRU1" offset="0x7D8" width="32" description="Filter3_8_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_8_START_LEN_PRU1" acronym="ICSSG_FT3_8_START_LEN_PRU1" offset="0x7DC" width="32" description="Filter3_8_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_8_JMP_OFFSET_PRU1" offset="0x7E0" width="32" description="Filter3_8_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_LEN_PRU1" acronym="ICSSG_FT3_8_LEN_PRU1" offset="0x7E4" width="32" description="Filter3_8_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_CFG_PRU1" acronym="ICSSG_FT3_8_CFG_PRU1" offset="0x7E8" width="32" description="Filter3_8_ConfigPru1">
    <bitfield id="FT3_8_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_8_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_8CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_T_PRU1" acronym="ICSSG_FT3_8_T_PRU1" offset="0x7EC" width="32" description="Filter3_8_TPru1">
    <bitfield id="FT3_8_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_T_MASK_PRU1" acronym="ICSSG_FT3_8_T_MASK_PRU1" offset="0x7F0" width="32" description="Filter3_8_T_MaskPru1">
    <bitfield id="FT3_8_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_START_PRU1" acronym="ICSSG_FT3_9_START_PRU1" offset="0x7F4" width="32" description="Filter3_9_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_START_AUTO_PRU1" acronym="ICSSG_FT3_9_START_AUTO_PRU1" offset="0x7F8" width="32" description="Filter3_9_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_9_START_LEN_PRU1" acronym="ICSSG_FT3_9_START_LEN_PRU1" offset="0x7FC" width="32" description="Filter3_9_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_9_JMP_OFFSET_PRU1" offset="0x800" width="32" description="Filter3_9_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_LEN_PRU1" acronym="ICSSG_FT3_9_LEN_PRU1" offset="0x804" width="32" description="Filter3_9_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_CFG_PRU1" acronym="ICSSG_FT3_9_CFG_PRU1" offset="0x808" width="32" description="Filter3_9_ConfigPru1">
    <bitfield id="FT3_9_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_9_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_9CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_T_PRU1" acronym="ICSSG_FT3_9_T_PRU1" offset="0x80C" width="32" description="Filter3_9_TPru1">
    <bitfield id="FT3_9_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_T_MASK_PRU1" acronym="ICSSG_FT3_9_T_MASK_PRU1" offset="0x810" width="32" description="Filter3_9_T_MaskPru1">
    <bitfield id="FT3_9_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_START_PRU1" acronym="ICSSG_FT3_10_START_PRU1" offset="0x814" width="32" description="Filter3_10_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_START_AUTO_PRU1" acronym="ICSSG_FT3_10_START_AUTO_PRU1" offset="0x818" width="32" description="Filter3_10_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_10_START_LEN_PRU1" acronym="ICSSG_FT3_10_START_LEN_PRU1" offset="0x81C" width="32" description="Filter3_10_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_10_JMP_OFFSET_PRU1" offset="0x820" width="32" description="Filter3_10_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_LEN_PRU1" acronym="ICSSG_FT3_10_LEN_PRU1" offset="0x824" width="32" description="Filter3_10_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_CFG_PRU1" acronym="ICSSG_FT3_10_CFG_PRU1" offset="0x828" width="32" description="Filter3_10_ConfigPru1">
    <bitfield id="FT3_10_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_10_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_10CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_T_PRU1" acronym="ICSSG_FT3_10_T_PRU1" offset="0x82C" width="32" description="Filter3_10_TPru1">
    <bitfield id="FT3_10_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_T_MASK_PRU1" acronym="ICSSG_FT3_10_T_MASK_PRU1" offset="0x830" width="32" description="Filter3_10_T_MaskPru1">
    <bitfield id="FT3_10_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_START_PRU1" acronym="ICSSG_FT3_11_START_PRU1" offset="0x834" width="32" description="Filter3_11_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_START_AUTO_PRU1" acronym="ICSSG_FT3_11_START_AUTO_PRU1" offset="0x838" width="32" description="Filter3_11_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_11_START_LEN_PRU1" acronym="ICSSG_FT3_11_START_LEN_PRU1" offset="0x83C" width="32" description="Filter3_11_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_11_JMP_OFFSET_PRU1" offset="0x840" width="32" description="Filter3_11_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_LEN_PRU1" acronym="ICSSG_FT3_11_LEN_PRU1" offset="0x844" width="32" description="Filter3_11_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_CFG_PRU1" acronym="ICSSG_FT3_11_CFG_PRU1" offset="0x848" width="32" description="Filter3_11_ConfigPru1">
    <bitfield id="FT3_11_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_11_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_11CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_T_PRU1" acronym="ICSSG_FT3_11_T_PRU1" offset="0x84C" width="32" description="Filter3_11_TPru1">
    <bitfield id="FT3_11_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_T_MASK_PRU1" acronym="ICSSG_FT3_11_T_MASK_PRU1" offset="0x850" width="32" description="Filter3_11_T_MaskPru1">
    <bitfield id="FT3_11_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_START_PRU1" acronym="ICSSG_FT3_12_START_PRU1" offset="0x854" width="32" description="Filter3_12_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_START_AUTO_PRU1" acronym="ICSSG_FT3_12_START_AUTO_PRU1" offset="0x858" width="32" description="Filter3_12_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_12_START_LEN_PRU1" acronym="ICSSG_FT3_12_START_LEN_PRU1" offset="0x85C" width="32" description="Filter3_12_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_12_JMP_OFFSET_PRU1" offset="0x860" width="32" description="Filter3_12_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_LEN_PRU1" acronym="ICSSG_FT3_12_LEN_PRU1" offset="0x864" width="32" description="Filter3_12_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_CFG_PRU1" acronym="ICSSG_FT3_12_CFG_PRU1" offset="0x868" width="32" description="Filter3_12_ConfigPru1">
    <bitfield id="FT3_12_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_12_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_12CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_T_PRU1" acronym="ICSSG_FT3_12_T_PRU1" offset="0x86C" width="32" description="Filter3_12_TPru1">
    <bitfield id="FT3_12_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_T_MASK_PRU1" acronym="ICSSG_FT3_12_T_MASK_PRU1" offset="0x870" width="32" description="Filter3_12_T_MaskPru1">
    <bitfield id="FT3_12_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_START_PRU1" acronym="ICSSG_FT3_13_START_PRU1" offset="0x874" width="32" description="Filter3_13_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_START_AUTO_PRU1" acronym="ICSSG_FT3_13_START_AUTO_PRU1" offset="0x878" width="32" description="Filter3_13_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_13_START_LEN_PRU1" acronym="ICSSG_FT3_13_START_LEN_PRU1" offset="0x87C" width="32" description="Filter3_13_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_13_JMP_OFFSET_PRU1" offset="0x880" width="32" description="Filter3_13_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_LEN_PRU1" acronym="ICSSG_FT3_13_LEN_PRU1" offset="0x884" width="32" description="Filter3_13_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_CFG_PRU1" acronym="ICSSG_FT3_13_CFG_PRU1" offset="0x888" width="32" description="Filter3_13_ConfigPru1">
    <bitfield id="FT3_13_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_13_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_13CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_T_PRU1" acronym="ICSSG_FT3_13_T_PRU1" offset="0x88C" width="32" description="Filter3_13_TPru1">
    <bitfield id="FT3_13_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_T_MASK_PRU1" acronym="ICSSG_FT3_13_T_MASK_PRU1" offset="0x890" width="32" description="Filter3_13_T_MaskPru1">
    <bitfield id="FT3_13_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_START_PRU1" acronym="ICSSG_FT3_14_START_PRU1" offset="0x894" width="32" description="Filter3_14_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_START_AUTO_PRU1" acronym="ICSSG_FT3_14_START_AUTO_PRU1" offset="0x898" width="32" description="Filter3_14_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_14_START_LEN_PRU1" acronym="ICSSG_FT3_14_START_LEN_PRU1" offset="0x89C" width="32" description="Filter3_14_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_14_JMP_OFFSET_PRU1" offset="0x8A0" width="32" description="Filter3_14_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_LEN_PRU1" acronym="ICSSG_FT3_14_LEN_PRU1" offset="0x8A4" width="32" description="Filter3_14_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_CFG_PRU1" acronym="ICSSG_FT3_14_CFG_PRU1" offset="0x8A8" width="32" description="Filter3_14_ConfigPru1">
    <bitfield id="FT3_14_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_14_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_14CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_T_PRU1" acronym="ICSSG_FT3_14_T_PRU1" offset="0x8AC" width="32" description="Filter3_14_TPru1">
    <bitfield id="FT3_14_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_T_MASK_PRU1" acronym="ICSSG_FT3_14_T_MASK_PRU1" offset="0x8B0" width="32" description="Filter3_14_T_MaskPru1">
    <bitfield id="FT3_14_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_START_PRU1" acronym="ICSSG_FT3_15_START_PRU1" offset="0x8B4" width="32" description="Filter3_15_StartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0xC" description="Byte count start for Filter3.Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_START_AUTO_PRU1" acronym="ICSSG_FT3_15_START_AUTO_PRU1" offset="0x8B8" width="32" description="Filter3_15_StartAutoPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_FT3_15_START_LEN_PRU1" acronym="ICSSG_FT3_15_START_LEN_PRU1" offset="0x8BC" width="32" description="Filter3_15_StartoffsetPru1">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag, rule ft3_offset_end &amp;amp;gt;= ft3_offset_start To disable pattern compare set start and end to zero" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_JMP_OFFSET_PRU1" acronym="ICSSG_FT3_15_JMP_OFFSET_PRU1" offset="0x8C0" width="32" description="Filter3_15_JmpoffsetPru1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_LEN_PRU1" acronym="ICSSG_FT3_15_LEN_PRU1" offset="0x8C4" width="32" description="Filter3_15_LenPru1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_CFG_PRU1" acronym="ICSSG_FT3_15_CFG_PRU1" offset="0x8C8" width="32" description="Filter3_15_ConfigPru1">
    <bitfield id="FT3_15_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="FT3_15_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled 1: Enable" range="" rwaccess="RW"/>
    <bitfield id="FT3_15CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled 1: EQ 2: GT 3: LT" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_T_PRU1" acronym="ICSSG_FT3_15_T_PRU1" offset="0x8CC" width="32" description="Filter3_15_TPru1">
    <bitfield id="FT3_15_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1 Note if Auto Skip is enabled then Type filter is not enabled" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_T_MASK_PRU1" acronym="ICSSG_FT3_15_T_MASK_PRU1" offset="0x8D0" width="32" description="Filter3_15_T_MaskPru1">
    <bitfield id="FT3_15_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1 Note if Auto Skip is enabled then Type filter is not enabled set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P0_PRU1" acronym="ICSSG_FT3_0_P0_PRU1" offset="0x8D4" width="32" description="Filter3_0P0Pru1">
    <bitfield id="FT3_0_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P1_PRU1" acronym="ICSSG_FT3_0_P1_PRU1" offset="0x8D8" width="32" description="Filter3_0P1Pru1">
    <bitfield id="FT3_0_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P_MASK0_PRU1" acronym="ICSSG_FT3_0_P_MASK0_PRU1" offset="0x8DC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_0_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_0_P_MASK1_PRU1" acronym="ICSSG_FT3_0_P_MASK1_PRU1" offset="0x8E0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_0_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P0_PRU1" acronym="ICSSG_FT3_1_P0_PRU1" offset="0x8E4" width="32" description="Filter3_1P0Pru1">
    <bitfield id="FT3_1_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P1_PRU1" acronym="ICSSG_FT3_1_P1_PRU1" offset="0x8E8" width="32" description="Filter3_1P1Pru1">
    <bitfield id="FT3_1_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P_MASK0_PRU1" acronym="ICSSG_FT3_1_P_MASK0_PRU1" offset="0x8EC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_1_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_1_P_MASK1_PRU1" acronym="ICSSG_FT3_1_P_MASK1_PRU1" offset="0x8F0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_1_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P0_PRU1" acronym="ICSSG_FT3_2_P0_PRU1" offset="0x8F4" width="32" description="Filter3_2P0Pru1">
    <bitfield id="FT3_2_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P1_PRU1" acronym="ICSSG_FT3_2_P1_PRU1" offset="0x8F8" width="32" description="Filter3_2P1Pru1">
    <bitfield id="FT3_2_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P_MASK0_PRU1" acronym="ICSSG_FT3_2_P_MASK0_PRU1" offset="0x8FC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_2_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_2_P_MASK1_PRU1" acronym="ICSSG_FT3_2_P_MASK1_PRU1" offset="0x900" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_2_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P0_PRU1" acronym="ICSSG_FT3_3_P0_PRU1" offset="0x904" width="32" description="Filter3_3P0Pru1">
    <bitfield id="FT3_3_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P1_PRU1" acronym="ICSSG_FT3_3_P1_PRU1" offset="0x908" width="32" description="Filter3_3P1Pru1">
    <bitfield id="FT3_3_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P_MASK0_PRU1" acronym="ICSSG_FT3_3_P_MASK0_PRU1" offset="0x90C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_3_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_3_P_MASK1_PRU1" acronym="ICSSG_FT3_3_P_MASK1_PRU1" offset="0x910" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_3_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P0_PRU1" acronym="ICSSG_FT3_4_P0_PRU1" offset="0x914" width="32" description="Filter3_4P0Pru1">
    <bitfield id="FT3_4_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P1_PRU1" acronym="ICSSG_FT3_4_P1_PRU1" offset="0x918" width="32" description="Filter3_4P1Pru1">
    <bitfield id="FT3_4_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P_MASK0_PRU1" acronym="ICSSG_FT3_4_P_MASK0_PRU1" offset="0x91C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_4_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_4_P_MASK1_PRU1" acronym="ICSSG_FT3_4_P_MASK1_PRU1" offset="0x920" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_4_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P0_PRU1" acronym="ICSSG_FT3_5_P0_PRU1" offset="0x924" width="32" description="Filter3_5P0Pru1">
    <bitfield id="FT3_5_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P1_PRU1" acronym="ICSSG_FT3_5_P1_PRU1" offset="0x928" width="32" description="Filter3_5P1Pru1">
    <bitfield id="FT3_5_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P_MASK0_PRU1" acronym="ICSSG_FT3_5_P_MASK0_PRU1" offset="0x92C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_5_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_5_P_MASK1_PRU1" acronym="ICSSG_FT3_5_P_MASK1_PRU1" offset="0x930" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_5_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P0_PRU1" acronym="ICSSG_FT3_6_P0_PRU1" offset="0x934" width="32" description="Filter3_6P0Pru1">
    <bitfield id="FT3_6_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P1_PRU1" acronym="ICSSG_FT3_6_P1_PRU1" offset="0x938" width="32" description="Filter3_6P1Pru1">
    <bitfield id="FT3_6_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P_MASK0_PRU1" acronym="ICSSG_FT3_6_P_MASK0_PRU1" offset="0x93C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_6_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_6_P_MASK1_PRU1" acronym="ICSSG_FT3_6_P_MASK1_PRU1" offset="0x940" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_6_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P0_PRU1" acronym="ICSSG_FT3_7_P0_PRU1" offset="0x944" width="32" description="Filter3_7P0Pru1">
    <bitfield id="FT3_7_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P1_PRU1" acronym="ICSSG_FT3_7_P1_PRU1" offset="0x948" width="32" description="Filter3_7P1Pru1">
    <bitfield id="FT3_7_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P_MASK0_PRU1" acronym="ICSSG_FT3_7_P_MASK0_PRU1" offset="0x94C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_7_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_7_P_MASK1_PRU1" acronym="ICSSG_FT3_7_P_MASK1_PRU1" offset="0x950" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_7_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P0_PRU1" acronym="ICSSG_FT3_8_P0_PRU1" offset="0x954" width="32" description="Filter3_8P0Pru1">
    <bitfield id="FT3_8_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P1_PRU1" acronym="ICSSG_FT3_8_P1_PRU1" offset="0x958" width="32" description="Filter3_8P1Pru1">
    <bitfield id="FT3_8_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P_MASK0_PRU1" acronym="ICSSG_FT3_8_P_MASK0_PRU1" offset="0x95C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_8_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_8_P_MASK1_PRU1" acronym="ICSSG_FT3_8_P_MASK1_PRU1" offset="0x960" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_8_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P0_PRU1" acronym="ICSSG_FT3_9_P0_PRU1" offset="0x964" width="32" description="Filter3_9P0Pru1">
    <bitfield id="FT3_9_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P1_PRU1" acronym="ICSSG_FT3_9_P1_PRU1" offset="0x968" width="32" description="Filter3_9P1Pru1">
    <bitfield id="FT3_9_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P_MASK0_PRU1" acronym="ICSSG_FT3_9_P_MASK0_PRU1" offset="0x96C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_9_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_9_P_MASK1_PRU1" acronym="ICSSG_FT3_9_P_MASK1_PRU1" offset="0x970" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_9_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P0_PRU1" acronym="ICSSG_FT3_10_P0_PRU1" offset="0x974" width="32" description="Filter3_10P0Pru1">
    <bitfield id="FT3_10_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P1_PRU1" acronym="ICSSG_FT3_10_P1_PRU1" offset="0x978" width="32" description="Filter3_10P1Pru1">
    <bitfield id="FT3_10_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P_MASK0_PRU1" acronym="ICSSG_FT3_10_P_MASK0_PRU1" offset="0x97C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_10_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_10_P_MASK1_PRU1" acronym="ICSSG_FT3_10_P_MASK1_PRU1" offset="0x980" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_10_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P0_PRU1" acronym="ICSSG_FT3_11_P0_PRU1" offset="0x984" width="32" description="Filter3_11P0Pru1">
    <bitfield id="FT3_11_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P1_PRU1" acronym="ICSSG_FT3_11_P1_PRU1" offset="0x988" width="32" description="Filter3_11P1Pru1">
    <bitfield id="FT3_11_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P_MASK0_PRU1" acronym="ICSSG_FT3_11_P_MASK0_PRU1" offset="0x98C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_11_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_11_P_MASK1_PRU1" acronym="ICSSG_FT3_11_P_MASK1_PRU1" offset="0x990" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_11_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P0_PRU1" acronym="ICSSG_FT3_12_P0_PRU1" offset="0x994" width="32" description="Filter3_12P0Pru1">
    <bitfield id="FT3_12_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P1_PRU1" acronym="ICSSG_FT3_12_P1_PRU1" offset="0x998" width="32" description="Filter3_12P1Pru1">
    <bitfield id="FT3_12_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P_MASK0_PRU1" acronym="ICSSG_FT3_12_P_MASK0_PRU1" offset="0x99C" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_12_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_12_P_MASK1_PRU1" acronym="ICSSG_FT3_12_P_MASK1_PRU1" offset="0x9A0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_12_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P0_PRU1" acronym="ICSSG_FT3_13_P0_PRU1" offset="0x9A4" width="32" description="Filter3_13P0Pru1">
    <bitfield id="FT3_13_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P1_PRU1" acronym="ICSSG_FT3_13_P1_PRU1" offset="0x9A8" width="32" description="Filter3_13P1Pru1">
    <bitfield id="FT3_13_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P_MASK0_PRU1" acronym="ICSSG_FT3_13_P_MASK0_PRU1" offset="0x9AC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_13_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_13_P_MASK1_PRU1" acronym="ICSSG_FT3_13_P_MASK1_PRU1" offset="0x9B0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_13_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P0_PRU1" acronym="ICSSG_FT3_14_P0_PRU1" offset="0x9B4" width="32" description="Filter3_14P0Pru1">
    <bitfield id="FT3_14_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P1_PRU1" acronym="ICSSG_FT3_14_P1_PRU1" offset="0x9B8" width="32" description="Filter3_14P1Pru1">
    <bitfield id="FT3_14_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P_MASK0_PRU1" acronym="ICSSG_FT3_14_P_MASK0_PRU1" offset="0x9BC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_14_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_14_P_MASK1_PRU1" acronym="ICSSG_FT3_14_P_MASK1_PRU1" offset="0x9C0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_14_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P0_PRU1" acronym="ICSSG_FT3_15_P0_PRU1" offset="0x9C4" width="32" description="Filter3_15P0Pru1">
    <bitfield id="FT3_15_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P1_PRU1" acronym="ICSSG_FT3_15_P1_PRU1" offset="0x9C8" width="32" description="Filter3_15P1Pru1">
    <bitfield id="FT3_15_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P_MASK0_PRU1" acronym="ICSSG_FT3_15_P_MASK0_PRU1" offset="0x9CC" width="32" description="Filter3P_Mask0Pru1">
    <bitfield id="FT3_15_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT3_15_P_MASK1_PRU1" acronym="ICSSG_FT3_15_P_MASK1_PRU1" offset="0x9D0" width="32" description="Filter3P_Mask1Pru1">
    <bitfield id="FT3_15_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5 set to 1 to mask that bit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_FT_RX_PTR_PRU1" acronym="ICSSG_FT_RX_PTR_PRU1" offset="0x9D4" width="32" description="FilterByteCountPru1">
    <bitfield id="FT_RX_PTR_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS0_AND_EN_PRU1" acronym="ICSSG_RX_CLASS0_AND_EN_PRU1" offset="0x9D8" width="32" description="rx_class0_and_enablesPru1">
    <bitfield id="RX_CLASS0_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS0_OR_EN_PRU1" acronym="ICSSG_RX_CLASS0_OR_EN_PRU1" offset="0x9DC" width="32" description="rx_class0_or_enablesPru1">
    <bitfield id="RX_CLASS0_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS1_AND_EN_PRU1" acronym="ICSSG_RX_CLASS1_AND_EN_PRU1" offset="0x9E0" width="32" description="rx_class1_and_enablesPru1">
    <bitfield id="RX_CLASS1_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS1_OR_EN_PRU1" acronym="ICSSG_RX_CLASS1_OR_EN_PRU1" offset="0x9E4" width="32" description="rx_class1_or_enablesPru1">
    <bitfield id="RX_CLASS1_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS2_AND_EN_PRU1" acronym="ICSSG_RX_CLASS2_AND_EN_PRU1" offset="0x9E8" width="32" description="rx_class2_and_enablesPru1">
    <bitfield id="RX_CLASS2_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS2_OR_EN_PRU1" acronym="ICSSG_RX_CLASS2_OR_EN_PRU1" offset="0x9EC" width="32" description="rx_class2_or_enablesPru1">
    <bitfield id="RX_CLASS2_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS3_AND_EN_PRU1" acronym="ICSSG_RX_CLASS3_AND_EN_PRU1" offset="0x9F0" width="32" description="rx_class3_and_enablesPru1">
    <bitfield id="RX_CLASS3_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS3_OR_EN_PRU1" acronym="ICSSG_RX_CLASS3_OR_EN_PRU1" offset="0x9F4" width="32" description="rx_class3_or_enablesPru1">
    <bitfield id="RX_CLASS3_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS4_AND_EN_PRU1" acronym="ICSSG_RX_CLASS4_AND_EN_PRU1" offset="0x9F8" width="32" description="rx_class4_and_enablesPru1">
    <bitfield id="RX_CLASS4_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS4_OR_EN_PRU1" acronym="ICSSG_RX_CLASS4_OR_EN_PRU1" offset="0x9FC" width="32" description="rx_class4_or_enablesPru1">
    <bitfield id="RX_CLASS4_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS5_AND_EN_PRU1" acronym="ICSSG_RX_CLASS5_AND_EN_PRU1" offset="0xA00" width="32" description="rx_class5_and_enablesPru1">
    <bitfield id="RX_CLASS5_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS5_OR_EN_PRU1" acronym="ICSSG_RX_CLASS5_OR_EN_PRU1" offset="0xA04" width="32" description="rx_class5_or_enablesPru1">
    <bitfield id="RX_CLASS5_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS6_AND_EN_PRU1" acronym="ICSSG_RX_CLASS6_AND_EN_PRU1" offset="0xA08" width="32" description="rx_class6_and_enablesPru1">
    <bitfield id="RX_CLASS6_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS6_OR_EN_PRU1" acronym="ICSSG_RX_CLASS6_OR_EN_PRU1" offset="0xA0C" width="32" description="rx_class6_or_enablesPru1">
    <bitfield id="RX_CLASS6_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS7_AND_EN_PRU1" acronym="ICSSG_RX_CLASS7_AND_EN_PRU1" offset="0xA10" width="32" description="rx_class7_and_enablesPru1">
    <bitfield id="RX_CLASS7_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS7_OR_EN_PRU1" acronym="ICSSG_RX_CLASS7_OR_EN_PRU1" offset="0xA14" width="32" description="rx_class7_or_enablesPru1">
    <bitfield id="RX_CLASS7_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS8_AND_EN_PRU1" acronym="ICSSG_RX_CLASS8_AND_EN_PRU1" offset="0xA18" width="32" description="rx_class8_and_enablesPru1">
    <bitfield id="RX_CLASS8_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS8_OR_EN_PRU1" acronym="ICSSG_RX_CLASS8_OR_EN_PRU1" offset="0xA1C" width="32" description="rx_class8_or_enablesPru1">
    <bitfield id="RX_CLASS8_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS9_AND_EN_PRU1" acronym="ICSSG_RX_CLASS9_AND_EN_PRU1" offset="0xA20" width="32" description="rx_class9_and_enablesPru1">
    <bitfield id="RX_CLASS9_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS9_OR_EN_PRU1" acronym="ICSSG_RX_CLASS9_OR_EN_PRU1" offset="0xA24" width="32" description="rx_class9_or_enablesPru1">
    <bitfield id="RX_CLASS9_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS10_AND_EN_PRU1" acronym="ICSSG_RX_CLASS10_AND_EN_PRU1" offset="0xA28" width="32" description="rx_class10_and_enablesPru1">
    <bitfield id="RX_CLASS10_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS10_OR_EN_PRU1" acronym="ICSSG_RX_CLASS10_OR_EN_PRU1" offset="0xA2C" width="32" description="rx_class10_or_enablesPru1">
    <bitfield id="RX_CLASS10_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS11_AND_EN_PRU1" acronym="ICSSG_RX_CLASS11_AND_EN_PRU1" offset="0xA30" width="32" description="rx_class11_and_enablesPru1">
    <bitfield id="RX_CLASS11_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS11_OR_EN_PRU1" acronym="ICSSG_RX_CLASS11_OR_EN_PRU1" offset="0xA34" width="32" description="rx_class11_or_enablesPru1">
    <bitfield id="RX_CLASS11_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS12_AND_EN_PRU1" acronym="ICSSG_RX_CLASS12_AND_EN_PRU1" offset="0xA38" width="32" description="rx_class12_and_enablesPru1">
    <bitfield id="RX_CLASS12_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS12_OR_EN_PRU1" acronym="ICSSG_RX_CLASS12_OR_EN_PRU1" offset="0xA3C" width="32" description="rx_class12_or_enablesPru1">
    <bitfield id="RX_CLASS12_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS13_AND_EN_PRU1" acronym="ICSSG_RX_CLASS13_AND_EN_PRU1" offset="0xA40" width="32" description="rx_class13_and_enablesPru1">
    <bitfield id="RX_CLASS13_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS13_OR_EN_PRU1" acronym="ICSSG_RX_CLASS13_OR_EN_PRU1" offset="0xA44" width="32" description="rx_class13_or_enablesPru1">
    <bitfield id="RX_CLASS13_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS14_AND_EN_PRU1" acronym="ICSSG_RX_CLASS14_AND_EN_PRU1" offset="0xA48" width="32" description="rx_class14_and_enablesPru1">
    <bitfield id="RX_CLASS14_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS14_OR_EN_PRU1" acronym="ICSSG_RX_CLASS14_OR_EN_PRU1" offset="0xA4C" width="32" description="rx_class14_or_enablesPru1">
    <bitfield id="RX_CLASS14_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS15_AND_EN_PRU1" acronym="ICSSG_RX_CLASS15_AND_EN_PRU1" offset="0xA50" width="32" description="rx_class15_and_enablesPru1">
    <bitfield id="RX_CLASS15_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS15_OR_EN_PRU1" acronym="ICSSG_RX_CLASS15_OR_EN_PRU1" offset="0xA54" width="32" description="rx_class15_or_enablesPru1">
    <bitfield id="RX_CLASS15_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_CFG1_PRU1" acronym="ICSSG_RX_CLASS_CFG1_PRU1" offset="0xA58" width="32" description="rx_class_cfg1Pru1">
    <bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_CFG2_PRU1" acronym="ICSSG_RX_CLASS_CFG2_PRU1" offset="0xA5C" width="32" description="rx_class_cfg2Pru1">
    <bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="rx class or nv enable" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="rx class and nv enable" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES0_PRU1" acronym="ICSSG_RX_CLASS_GATES0_PRU1" offset="0xA60" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN0" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK0" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK0" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK0" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL0" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES1_PRU1" acronym="ICSSG_RX_CLASS_GATES1_PRU1" offset="0xA64" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN1" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK1" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK1" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK1" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL1" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES2_PRU1" acronym="ICSSG_RX_CLASS_GATES2_PRU1" offset="0xA68" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN2" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK2" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK2" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK2" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL2" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES3_PRU1" acronym="ICSSG_RX_CLASS_GATES3_PRU1" offset="0xA6C" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN3" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK3" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK3" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK3" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL3" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES4_PRU1" acronym="ICSSG_RX_CLASS_GATES4_PRU1" offset="0xA70" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN4" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK4" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK4" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK4" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL4" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES5_PRU1" acronym="ICSSG_RX_CLASS_GATES5_PRU1" offset="0xA74" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN5" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK5" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK5" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK5" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL5" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES6_PRU1" acronym="ICSSG_RX_CLASS_GATES6_PRU1" offset="0xA78" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN6" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK6" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK6" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK6" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL6" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES7_PRU1" acronym="ICSSG_RX_CLASS_GATES7_PRU1" offset="0xA7C" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN7" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK7" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK7" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK7" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL7" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES8_PRU1" acronym="ICSSG_RX_CLASS_GATES8_PRU1" offset="0xA80" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN8" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK8" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK8" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK8" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL8" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES9_PRU1" acronym="ICSSG_RX_CLASS_GATES9_PRU1" offset="0xA84" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN9" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK9" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK9" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK9" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL9" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES10_PRU1" acronym="ICSSG_RX_CLASS_GATES10_PRU1" offset="0xA88" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN10" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK10" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK10" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK10" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL10" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES11_PRU1" acronym="ICSSG_RX_CLASS_GATES11_PRU1" offset="0xA8C" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN11" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK11" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK11" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK11" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL11" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES12_PRU1" acronym="ICSSG_RX_CLASS_GATES12_PRU1" offset="0xA90" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN12" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK12" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK12" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK12" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL12" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES13_PRU1" acronym="ICSSG_RX_CLASS_GATES13_PRU1" offset="0xA94" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN13" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK13" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK13" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK13" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL13" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES14_PRU1" acronym="ICSSG_RX_CLASS_GATES14_PRU1" offset="0xA98" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN14" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK14" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK14" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK14" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL14" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CLASS_GATES15_PRU1" acronym="ICSSG_RX_CLASS_GATES15_PRU1" offset="0xA9C" width="32" description="rx_class_gate_cfgPru1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RED_PHASE_EN15" width="1" begin="8" end="8" resetval="0x0" description="red phase neable0: disable 1: enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ALLOW_MASK15" width="1" begin="6" end="6" resetval="0x1" description="allow mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CLASS_RAW_MASK15" width="1" begin="5" end="5" resetval="0x1" description="class raw mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RX_PHASE_MASK15" width="1" begin="4" end="4" resetval="0x1" description="time phase mask0: unmask 1: mask" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_GATE_SEL15" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_GREEN_PRU1" acronym="ICSSG_RX_GREEN_PRU1" offset="0xAA0" width="32" description="RX_greenPru1">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status" range="" rwaccess="R"/>
    <bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_SA_HASH_PRU1" acronym="ICSSG_SA_HASH_PRU1" offset="0xAA4" width="32" description="SAHashPru1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CONN_HASH_PRU1" acronym="ICSSG_CONN_HASH_PRU1" offset="0xAA8" width="32" description="ConnectionHashPru1">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CONN_HASH_START_PRU1" acronym="ICSSG_CONN_HASH_START_PRU1" offset="0xAAC" width="32" description="ConnectionHashStartPru1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG0_PRU1" acronym="ICSSG_RX_RATE_CFG0_PRU1" offset="0xAB0" width="32" description="RX_RateConfiguration0Pru1">
    <bitfield id="RX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG1_PRU1" acronym="ICSSG_RX_RATE_CFG1_PRU1" offset="0xAB4" width="32" description="RX_RateConfiguration1Pru1">
    <bitfield id="RX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG2_PRU1" acronym="ICSSG_RX_RATE_CFG2_PRU1" offset="0xAB8" width="32" description="RX_RateConfiguration2Pru1">
    <bitfield id="RX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG3_PRU1" acronym="ICSSG_RX_RATE_CFG3_PRU1" offset="0xABC" width="32" description="RX_RateConfiguration3Pru1">
    <bitfield id="RX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG4_PRU1" acronym="ICSSG_RX_RATE_CFG4_PRU1" offset="0xAC0" width="32" description="RX_RateConfiguration4Pru1">
    <bitfield id="RX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG5_PRU1" acronym="ICSSG_RX_RATE_CFG5_PRU1" offset="0xAC4" width="32" description="RX_RateConfiguration5Pru1">
    <bitfield id="RX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG6_PRU1" acronym="ICSSG_RX_RATE_CFG6_PRU1" offset="0xAC8" width="32" description="RX_RateConfiguration6Pru1">
    <bitfield id="RX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_CFG7_PRU1" acronym="ICSSG_RX_RATE_CFG7_PRU1" offset="0xACC" width="32" description="RX_RateConfiguration7Pru1">
    <bitfield id="RX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_SRC_SEL0_PRU1" acronym="ICSSG_RX_RATE_SRC_SEL0_PRU1" offset="0xAD0" width="32" description="RX_RateSourceSelect0Pru1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_RATE_SRC_SEL1_PRU1" acronym="ICSSG_RX_RATE_SRC_SEL1_PRU1" offset="0xAD4" width="32" description="RX_RateSourceSelect1Pru1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_0_PRU1" acronym="ICSSG_TX_RATE_CFG1_0_PRU1" offset="0xAD8" width="32" description="TX_RateConfiguration1_0Pru1">
    <bitfield id="TX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_0_PRU1" acronym="ICSSG_TX_RATE_CFG2_0_PRU1" offset="0xADC" width="32" description="TX_RateConfiguration2_0Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW0" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN0" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN0" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_1_PRU1" acronym="ICSSG_TX_RATE_CFG1_1_PRU1" offset="0xAE0" width="32" description="TX_RateConfiguration1_1Pru1">
    <bitfield id="TX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_1_PRU1" acronym="ICSSG_TX_RATE_CFG2_1_PRU1" offset="0xAE4" width="32" description="TX_RateConfiguration2_1Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW1" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN1" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN1" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_2_PRU1" acronym="ICSSG_TX_RATE_CFG1_2_PRU1" offset="0xAE8" width="32" description="TX_RateConfiguration1_2Pru1">
    <bitfield id="TX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_2_PRU1" acronym="ICSSG_TX_RATE_CFG2_2_PRU1" offset="0xAEC" width="32" description="TX_RateConfiguration2_2Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW2" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN2" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN2" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_3_PRU1" acronym="ICSSG_TX_RATE_CFG1_3_PRU1" offset="0xAF0" width="32" description="TX_RateConfiguration1_3Pru1">
    <bitfield id="TX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_3_PRU1" acronym="ICSSG_TX_RATE_CFG2_3_PRU1" offset="0xAF4" width="32" description="TX_RateConfiguration2_3Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW3" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN3" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN3" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_4_PRU1" acronym="ICSSG_TX_RATE_CFG1_4_PRU1" offset="0xAF8" width="32" description="TX_RateConfiguration1_4Pru1">
    <bitfield id="TX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_4_PRU1" acronym="ICSSG_TX_RATE_CFG2_4_PRU1" offset="0xAFC" width="32" description="TX_RateConfiguration2_4Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW4" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN4" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN4" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_5_PRU1" acronym="ICSSG_TX_RATE_CFG1_5_PRU1" offset="0xB00" width="32" description="TX_RateConfiguration1_5Pru1">
    <bitfield id="TX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_5_PRU1" acronym="ICSSG_TX_RATE_CFG2_5_PRU1" offset="0xB04" width="32" description="TX_RateConfiguration2_5Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW5" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN5" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN5" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_6_PRU1" acronym="ICSSG_TX_RATE_CFG1_6_PRU1" offset="0xB08" width="32" description="TX_RateConfiguration1_6Pru1">
    <bitfield id="TX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_6_PRU1" acronym="ICSSG_TX_RATE_CFG2_6_PRU1" offset="0xB0C" width="32" description="TX_RateConfiguration2_6Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW6" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN6" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN6" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG1_7_PRU1" acronym="ICSSG_TX_RATE_CFG1_7_PRU1" offset="0xB10" width="32" description="TX_RateConfiguration1_7Pru1">
    <bitfield id="TX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.The PIR counter is disabled with a zero value and packets will not be marked RED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_RATE_CFG2_7_PRU1" acronym="ICSSG_TX_RATE_CFG2_7_PRU1" offset="0xB14" width="32" description="TX_RateConfiguration2_7Pru1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_ALLOW7" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="R"/>
    <bitfield id="TX_RATE_EN7" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="" rwaccess="RW"/>
    <bitfield id="TX_RATE_LEN7" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_GOOD_PRU1" acronym="ICSSG_RX_STAT_GOOD_PRU1" offset="0xB18" width="32" description="RXGoodFrameCountPru1">
    <bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count Inc on none min err max err crc err odd err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BC_PRU1" acronym="ICSSG_RX_STAT_BC_PRU1" offset="0xB1C" width="32" description="RXBCFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MC_PRU1" acronym="ICSSG_RX_STAT_MC_PRU1" offset="0xB20" width="32" description="RXMCFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CRC_ERR_PRU1" acronym="ICSSG_RX_STAT_CRC_ERR_PRU1" offset="0xB24" width="32" description="RXCRCErrFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MII_ERR_PRU1" acronym="ICSSG_RX_STAT_MII_ERR_PRU1" offset="0xB28" width="32" description="RXMIIErrFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_ODD_ERR_PRU1" acronym="ICSSG_RX_STAT_ODD_ERR_PRU1" offset="0xB2C" width="32" description="RXOddNibbleFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MAX_SIZE_PRU1" acronym="ICSSG_RX_STAT_MAX_SIZE_PRU1" offset="0xB30" width="32" description="RXMaxSizeFramePru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="RX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MAX_ERR_PRU1" acronym="ICSSG_RX_STAT_MAX_ERR_PRU1" offset="0xB34" width="32" description="RXMaxSizeErrFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if &amp;amp;gt; than Limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MIN_SIZE_PRU1" acronym="ICSSG_RX_STAT_MIN_SIZE_PRU1" offset="0xB38" width="32" description="RXMinSizeFramePru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="RX MIN Size Frame Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_MIN_ERR_PRU1" acronym="ICSSG_RX_STAT_MIN_ERR_PRU1" offset="0xB3C" width="32" description="RXMinSizeErrFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &amp;amp;lt; than limit, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_OVERRUN_ERR_PRU1" acronym="ICSSG_RX_STAT_OVERRUN_ERR_PRU1" offset="0xB40" width="32" description="RXoverrunFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count Inc on overflow event, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS0_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS0_HIT_PRU1" offset="0xB44" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS0_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class0 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS1_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS1_HIT_PRU1" offset="0xB48" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS1_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class1 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS2_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS2_HIT_PRU1" offset="0xB4C" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS2_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class2 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS3_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS3_HIT_PRU1" offset="0xB50" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS3_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class3 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS4_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS4_HIT_PRU1" offset="0xB54" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS4_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class4 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS5_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS5_HIT_PRU1" offset="0xB58" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS5_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class5 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS6_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS6_HIT_PRU1" offset="0xB5C" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS6_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class6 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS7_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS7_HIT_PRU1" offset="0xB60" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS7_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class7 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS8_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS8_HIT_PRU1" offset="0xB64" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS8_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class8 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS9_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS9_HIT_PRU1" offset="0xB68" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS9_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class9 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS10_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS10_HIT_PRU1" offset="0xB6C" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS10_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class10 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS11_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS11_HIT_PRU1" offset="0xB70" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS11_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class11 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS12_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS12_HIT_PRU1" offset="0xB74" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS12_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class12 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS13_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS13_HIT_PRU1" offset="0xB78" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS13_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class13 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS14_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS14_HIT_PRU1" offset="0xB7C" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS14_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class14 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_CLASS15_HIT_PRU1" acronym="ICSSG_RX_STAT_CLASS15_HIT_PRU1" offset="0xB80" width="32" description="RXClass1">
    <bitfield id="RX_STAT_CLASS15_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class15 Hit Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_SMD_FRAG_ERR_PRU1" acronym="ICSSG_RX_STAT_SMD_FRAG_ERR_PRU1" offset="0xB84" width="32" description="RXSMDFragErrCountPru1">
    <bitfield id="RX_STAT_SMD_ERR_PRU1" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_FRAG_ERR_PRU1" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDC_ERR_PRU1" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_SMDS_ERR_PRU1" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT1_SIZE_PRU1" acronym="ICSSG_RX_STAT_BKT1_SIZE_PRU1" offset="0xB88" width="32" description="RXBucket1SizeConfigPru1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="RX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT2_SIZE_PRU1" acronym="ICSSG_RX_STAT_BKT2_SIZE_PRU1" offset="0xB8C" width="32" description="RXBucket2SizeConfigPru1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="RX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT3_SIZE_PRU1" acronym="ICSSG_RX_STAT_BKT3_SIZE_PRU1" offset="0xB90" width="32" description="RXBucket3SizeConfigPru1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="RX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT4_SIZE_PRU1" acronym="ICSSG_RX_STAT_BKT4_SIZE_PRU1" offset="0xB94" width="32" description="RXBucket4SizeConfigPru1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="RX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_64_PRU1" acronym="ICSSG_RX_STAT_64_PRU1" offset="0xB98" width="32" description="RX64BSizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT1_PRU1" acronym="ICSSG_RX_STAT_BKT1_PRU1" offset="0xB9C" width="32" description="RXBucket1SizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &amp;amp;lt;= than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT2_PRU1" acronym="ICSSG_RX_STAT_BKT2_PRU1" offset="0xBA0" width="32" description="RXBucket2SizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT3_PRU1" acronym="ICSSG_RX_STAT_BKT3_PRU1" offset="0xBA4" width="32" description="RXBucket3SizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT4_PRU1" acronym="ICSSG_RX_STAT_BKT4_PRU1" offset="0xBA8" width="32" description="RXBucket4SizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_BKT5_PRU1" acronym="ICSSG_RX_STAT_BKT5_PRU1" offset="0xBAC" width="32" description="RXBucket5SizedFrameCountPru1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_STAT_TOTAL_BYTES_PRU1" acronym="ICSSG_RX_STAT_TOTAL_BYTES_PRU1" offset="0xBB0" width="32" description="RXTotalByteCountPru1">
    <bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RXTX_STAT_TOTAL_BYTES_PRU1" acronym="ICSSG_RXTX_STAT_TOTAL_BYTES_PRU1" offset="0xBB4" width="32" description="RX_TX_TotalByteCountPru1">
    <bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_GOOD_PORT1" acronym="ICSSG_TX_STAT_GOOD_PORT1" offset="0xBB8" width="32" description="TXGoodFrameCountPort1">
    <bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BC_PORT1" acronym="ICSSG_TX_STAT_BC_PORT1" offset="0xBBC" width="32" description="TXBCFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MC_PORT1" acronym="ICSSG_TX_STAT_MC_PORT1" offset="0xBC0" width="32" description="TXMFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count Inc if MC" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_ODD_ERR_PORT1" acronym="ICSSG_TX_STAT_ODD_ERR_PORT1" offset="0xBC4" width="32" description="TXOddNibbleFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_UNDERFLOW_ERR_PORT1" acronym="ICSSG_TX_STAT_UNDERFLOW_ERR_PORT1" offset="0xBC8" width="32" description="TXUnderFlowErrCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MAX_SIZE_PORT1" acronym="ICSSG_TX_STAT_MAX_SIZE_PORT1" offset="0xBCC" width="32" description="TXMaxSizeFramePort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x7D0" description="TX MAX Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MAX_ERR_PORT1" acronym="ICSSG_TX_STAT_MAX_ERR_PORT1" offset="0xBD0" width="32" description="TXMaxSizeErrFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if &amp;amp;gt; max Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MIN_SIZE_PORT1" acronym="ICSSG_TX_STAT_MIN_SIZE_PORT1" offset="0xBD4" width="32" description="TXMinSizeFramePort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x40" description="TX MIN Size Frame Count Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_MIN_ERR_PORT1" acronym="ICSSG_TX_STAT_MIN_ERR_PORT1" offset="0xBD8" width="32" description="TXMinSizeErrFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &amp;amp;lt; min Limit" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT1_SIZE_PORT1" acronym="ICSSG_TX_STAT_BKT1_SIZE_PORT1" offset="0xBDC" width="32" description="TXBucket1SizeConfigPort1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x40" description="TX Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT2_SIZE_PORT1" acronym="ICSSG_TX_STAT_BKT2_SIZE_PORT1" offset="0xBE0" width="32" description="TXBucket2SizeConfigPort1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x80" description="TX Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT3_SIZE_PORT1" acronym="ICSSG_TX_STAT_BKT3_SIZE_PORT1" offset="0xBE4" width="32" description="TXBucket3SizeConfigPort1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x100" description="TX Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT4_SIZE_PORT1" acronym="ICSSG_TX_STAT_BKT4_SIZE_PORT1" offset="0xBE8" width="32" description="TXBucket4SizeConfigPort1">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x200" description="TX Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_64_PORT1" acronym="ICSSG_TX_STAT_64_PORT1" offset="0xBEC" width="32" description="TX64BSizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count Inc if 64B" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT1_PORT1" acronym="ICSSG_TX_STAT_BKT1_PORT1" offset="0xBF0" width="32" description="TXBucket1SizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &amp;amp;lt;= than Bucket1" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT2_PORT1" acronym="ICSSG_TX_STAT_BKT2_PORT1" offset="0xBF4" width="32" description="TXBucket2SizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &amp;amp;lt;= than Bucket2 Byte Size and if &amp;amp;gt; than Bucket1 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT3_PORT1" acronym="ICSSG_TX_STAT_BKT3_PORT1" offset="0xBF8" width="32" description="TXBucket3SizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &amp;amp;lt;= than Bucket3 Byte Size and if &amp;amp;gt; than Bucket2 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT4_PORT1" acronym="ICSSG_TX_STAT_BKT4_PORT1" offset="0xBFC" width="32" description="TXBucket4SizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &amp;amp;lt;= than Bucket4 Byte Size and if &amp;amp;gt; than Bucket3 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_BKT5_PORT1" acronym="ICSSG_TX_STAT_BKT5_PORT1" offset="0xC00" width="32" description="TXBucket5SizedFrameCountPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if &amp;amp;gt; than Bucket4 Byte Size" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_STAT_TOTAL_BYTES_PORT1" acronym="ICSSG_TX_STAT_TOTAL_BYTES_PORT1" offset="0xC04" width="32" description="TXTotalByteCountPort1">
    <bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_HSR_TAG_PORT1" acronym="ICSSG_TX_HSR_TAG_PORT1" offset="0xC08" width="32" description="TXHSRTAGPort1">
    <bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x892F" description="HSR TAG" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_HSR_SEQ_PORT1" acronym="ICSSG_TX_HSR_SEQ_PORT1" offset="0xC0C" width="32" description="TXHSRSeqPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count.It will incr for every HSR type" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_VLAN_TYPE_TAG_PORT1" acronym="ICSSG_TX_VLAN_TYPE_TAG_PORT1" offset="0xC10" width="32" description="TXVLANTYPETAGPort1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x81" description="TX VLAN Type Tag, match to enable VLAN removal" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_TX_VLAN_INS_TAG_PORT1" acronym="ICSSG_TX_VLAN_INS_TAG_PORT1" offset="0xC14" width="32" description="TXVLANINSTAGPort1">
    <bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion" range="" rwaccess="RW"/>
  </register>
</module>
