<stg><name>Crypto_Pipeline_VITIS_LOOP_93_312</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc119.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc119.2:0 %j_1 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc119.2:1 %icmp_ln93 = icmp_eq  i12 %j_1, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc119.2:2 %add_ln93 = add i12 %j_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc119.2:3 %br_ln93 = br i1 %icmp_ln93, void %for.inc119.2.split, void %sw.epilog.loopexit10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="12">
<![CDATA[
for.inc119.2.split:5 %trunc_ln95 = trunc i12 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="11">
<![CDATA[
for.inc119.2.split:6 %tmp_11_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 2, i11 %trunc_ln95

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="13">
<![CDATA[
for.inc119.2.split:7 %zext_ln95 = zext i13 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.2.split:8 %NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.2.split:9 %INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln95

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc119.2.split:10 %NTTTwiddleIn_load = load i13 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc119.2.split:13 %INTTTwiddleIn_load = load i13 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc119.2.split:15 %store_ln93 = store i12 %add_ln93, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="13">
<![CDATA[
for.inc119.2.split:10 %NTTTwiddleIn_load = load i13 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="13">
<![CDATA[
for.inc119.2.split:13 %INTTTwiddleIn_load = load i13 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
sw.epilog.loopexit10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
for.inc119.2.split:0 %zext_ln93 = zext i12 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc119.2.split:1 %specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln94"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc119.2.split:2 %speclooptripcount_ln93 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln93"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc119.2.split:3 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.2.split:4 %NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc119.2.split:11 %store_ln95 = store i32 %NTTTwiddleIn_load, i11 %NTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc119.2.split:12 %INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc119.2.split:14 %store_ln96 = store i32 %INTTTwiddleIn_load, i11 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc119.2.split:16 %br_ln93 = br void %for.inc119.2

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="INTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="INTTTWiddleRAM_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="NTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="NTTTWiddleRAM_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="NTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="NTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="INTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="INTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="StgValue_52" to="j" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="54" toId="7">
</dataflow>
<dataflow id="56" from="INTTTwiddleIn" to="specmemcore_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="64" from="NTTTwiddleIn" to="specmemcore_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="70" from="INTTTwiddleIn" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="72" from="empty" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="77" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="80" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="81" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="82" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="83" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="87" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="88" from="empty_28" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="93" from="NTTTwiddleIn" to="specinterface_ln0" fromId="50" toId="10">
</dataflow>
<dataflow id="94" from="empty" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="97" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="99" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="100" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="101" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="102" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="106" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="107" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="108" from="empty_28" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="11">
</dataflow>
<dataflow id="113" from="j" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="114" from="j" to="j_1" fromId="6" toId="13">
</dataflow>
<dataflow id="115" from="j_1" to="icmp_ln93" fromId="13" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln93" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="j_1" to="add_ln93" fromId="13" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="add_ln93" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="icmp_ln93" to="br_ln93" fromId="14" toId="16">
</dataflow>
<dataflow id="122" from="j_1" to="trunc_ln95" fromId="13" toId="17">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i13.i2.i11" to="tmp_11_cast" fromId="123" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_125" to="tmp_11_cast" fromId="125" toId="18">
</dataflow>
<dataflow id="127" from="trunc_ln95" to="tmp_11_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="128" from="tmp_11_cast" to="zext_ln95" fromId="18" toId="19">
</dataflow>
<dataflow id="129" from="NTTTwiddleIn" to="NTTTwiddleIn_addr" fromId="50" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_130" to="NTTTwiddleIn_addr" fromId="130" toId="20">
</dataflow>
<dataflow id="132" from="zext_ln95" to="NTTTwiddleIn_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="133" from="INTTTwiddleIn" to="INTTTwiddleIn_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="134" from="StgValue_130" to="INTTTwiddleIn_addr" fromId="130" toId="21">
</dataflow>
<dataflow id="135" from="zext_ln95" to="INTTTwiddleIn_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="136" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="20" toId="22">
</dataflow>
<dataflow id="137" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="21" toId="23">
</dataflow>
<dataflow id="138" from="add_ln93" to="store_ln93" fromId="15" toId="24">
</dataflow>
<dataflow id="139" from="j" to="store_ln93" fromId="6" toId="24">
</dataflow>
<dataflow id="140" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="20" toId="25">
</dataflow>
<dataflow id="141" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="21" toId="26">
</dataflow>
<dataflow id="142" from="j_1" to="zext_ln93" fromId="13" toId="27">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecPipeline" to="specpipeline_ln94" fromId="143" toId="28">
</dataflow>
<dataflow id="145" from="StgValue_89" to="specpipeline_ln94" fromId="89" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_73" to="specpipeline_ln94" fromId="73" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_73" to="specpipeline_ln94" fromId="73" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_73" to="specpipeline_ln94" fromId="73" toId="28">
</dataflow>
<dataflow id="149" from="empty_28" to="specpipeline_ln94" fromId="76" toId="28">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln93" fromId="150" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_152" to="speclooptripcount_ln93" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_152" to="speclooptripcount_ln93" fromId="152" toId="29">
</dataflow>
<dataflow id="155" from="StgValue_152" to="speclooptripcount_ln93" fromId="152" toId="29">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecLoopName" to="specloopname_ln93" fromId="156" toId="30">
</dataflow>
<dataflow id="159" from="empty_25" to="specloopname_ln93" fromId="158" toId="30">
</dataflow>
<dataflow id="160" from="NTTTWiddleRAM_2" to="NTTTWiddleRAM_2_addr" fromId="49" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_130" to="NTTTWiddleRAM_2_addr" fromId="130" toId="31">
</dataflow>
<dataflow id="162" from="zext_ln93" to="NTTTWiddleRAM_2_addr" fromId="27" toId="31">
</dataflow>
<dataflow id="163" from="NTTTwiddleIn_load" to="store_ln95" fromId="25" toId="32">
</dataflow>
<dataflow id="164" from="NTTTWiddleRAM_2_addr" to="store_ln95" fromId="31" toId="32">
</dataflow>
<dataflow id="165" from="INTTTWiddleRAM_2" to="INTTTWiddleRAM_2_addr" fromId="48" toId="33">
</dataflow>
<dataflow id="166" from="StgValue_130" to="INTTTWiddleRAM_2_addr" fromId="130" toId="33">
</dataflow>
<dataflow id="167" from="zext_ln93" to="INTTTWiddleRAM_2_addr" fromId="27" toId="33">
</dataflow>
<dataflow id="168" from="INTTTwiddleIn_load" to="store_ln96" fromId="26" toId="34">
</dataflow>
<dataflow id="169" from="INTTTWiddleRAM_2_addr" to="store_ln96" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="icmp_ln93" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="171" from="icmp_ln93" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
