<profile>

<section name = "Vivado HLS Report for 'CNN'" level="0">
<item name = "Date">Tue Apr  2 18:08:09 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CNN</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_CONV_fu_363">CONV, 106062, 106062, 106062, 106062, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CNN_label0_CNN_label1">3016488, 3016489, 125687, -, -, 24, no</column>
<column name=" + memcpy..img_port">10001, 10001, 3, 1, 1, 10000, yes</column>
<column name=" + memcpy.img_port.">9605, 9605, 3, 1, 1, 9604, yes</column>
<column name="- memcpy..img_port">10001, 10001, 3, 1, 1, 10000, yes</column>
<column name="- memcpy..img_port">9605, 9605, 3, 1, 1, 9604, yes</column>
<column name="- Loop 4">?, ?, 2, -, -, inf, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 2, -, -</column>
<column name="Expression">-, 0, 0, 233</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">18, 3, 945, 1478</column>
<column name="Memory">24, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 132</column>
<column name="Register">-, -, 420, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">15, 2, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="CNN_img_port_m_axi_U">CNN_img_port_m_axi, 2, 0, 548, 700</column>
<column name="grp_CONV_fu_363">CONV, 16, 3, 397, 778</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="CNN_mac_muladd_15cud_U13">CNN_mac_muladd_15cud, i0 + i1 * i2</column>
<column name="CNN_mac_muladd_4ndEe_U14">CNN_mac_muladd_4ndEe, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_input_img_U">CNN_buff_input_img, 8, 0, 0, 10000, 8, 1, 80000</column>
<column name="buff_output_img_U">CNN_buff_output_img, 8, 0, 0, 9604, 8, 1, 76832</column>
<column name="buff_result_img_U">CNN_buff_output_img, 8, 0, 0, 9604, 8, 1, 76832</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_30_mid1_fu_470_p2">*, 0, 0, 6, 2, 14</column>
<column name="tmp_s_fu_389_p2">*, 0, 0, 6, 14, 2</column>
<column name="i_4_fu_441_p2">+, 0, 0, 3, 2, 1</column>
<column name="i_5_fu_727_p2">+, 0, 0, 8, 8, 1</column>
<column name="indvar_flatten_next_fu_429_p2">+, 0, 0, 7, 1, 5</column>
<column name="indvar_next1_fu_637_p2">+, 0, 0, 14, 14, 1</column>
<column name="indvar_next2_fu_615_p2">+, 0, 0, 14, 14, 1</column>
<column name="indvar_next3_fu_675_p2">+, 0, 0, 14, 14, 1</column>
<column name="indvar_next_fu_543_p2">+, 0, 0, 14, 14, 1</column>
<column name="j_4_fu_626_p2">+, 0, 0, 6, 4, 1</column>
<column name="sum2_fu_707_p2">+, 0, 0, 8, 8, 8</column>
<column name="sum_fu_594_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_1_i_fu_733_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_33_fu_584_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_34_fu_557_p2">+, 0, 0, 7, 5, 5</column>
<column name="tmp_38_fu_698_p2">+, 0, 0, 6, 6, 6</column>
<column name="tmp_39_fu_712_p2">+, 0, 0, 7, 5, 5</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_pp3_stage0_11001">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state19_io">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state32_pp2_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state43_pp3_stage0_iter1">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_537_p2">icmp, 0, 0, 6, 14, 14</column>
<column name="exitcond2_fu_631_p2">icmp, 0, 0, 6, 14, 14</column>
<column name="exitcond3_fu_609_p2">icmp, 0, 0, 6, 14, 14</column>
<column name="exitcond4_fu_669_p2">icmp, 0, 0, 6, 14, 14</column>
<column name="exitcond_flatten_fu_423_p2">icmp, 0, 0, 2, 5, 5</column>
<column name="exitcond_fu_435_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_fu_379_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_mid1_fu_454_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="i_mid2_fu_518_p3">select, 0, 0, 2, 1, 2</column>
<column name="j_mid2_fu_447_p3">select, 0, 0, 4, 1, 1</column>
<column name="p_shl1_mid2_fu_494_p3">select, 0, 0, 5, 1, 5</column>
<column name="tmp_31_mid2_fu_476_p3">select, 0, 0, 15, 1, 15</column>
<column name="tmp_32_mid2_fu_512_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_mid2_fu_460_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp3">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp3_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">11, 42, 1, 42</column>
<column name="ap_enable_reg_pp0_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">3, 2, 1, 2</column>
<column name="ap_phi_mux_indvar1_phi_fu_332_p4">3, 2, 14, 28</column>
<column name="ap_phi_mux_indvar5_phi_fu_344_p4">3, 2, 14, 28</column>
<column name="ap_phi_mux_indvar_phi_fu_309_p4">3, 2, 14, 28</column>
<column name="ap_sig_ioackin_img_port_ARREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_img_port_AWREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_img_port_WREADY">3, 2, 1, 2</column>
<column name="bias_address0">3, 3, 3, 9</column>
<column name="buff_input_img_address1">3, 3, 14, 42</column>
<column name="buff_input_img_ce0">3, 2, 1, 2</column>
<column name="buff_input_img_d1">3, 3, 8, 24</column>
<column name="buff_output_img_address0">4, 5, 14, 70</column>
<column name="buff_output_img_ce0">3, 3, 1, 3</column>
<column name="buff_output_img_d0">3, 3, 8, 24</column>
<column name="buff_output_img_we0">3, 3, 1, 3</column>
<column name="buff_result_img_address0">3, 3, 14, 42</column>
<column name="grp_CONV_fu_363_kernel_offset">3, 3, 8, 24</column>
<column name="i_i_reg_352">3, 2, 8, 16</column>
<column name="i_reg_281">3, 2, 2, 4</column>
<column name="img_port_ARADDR">3, 4, 32, 128</column>
<column name="img_port_ARLEN">3, 3, 32, 96</column>
<column name="img_port_blk_n_AR">3, 2, 1, 2</column>
<column name="img_port_blk_n_AW">3, 2, 1, 2</column>
<column name="img_port_blk_n_B">3, 2, 1, 2</column>
<column name="img_port_blk_n_R">3, 2, 1, 2</column>
<column name="img_port_blk_n_W">3, 2, 1, 2</column>
<column name="indvar1_reg_328">3, 2, 14, 28</column>
<column name="indvar4_reg_317">3, 2, 14, 28</column>
<column name="indvar5_reg_340">3, 2, 14, 28</column>
<column name="indvar_flatten_reg_270">3, 2, 5, 10</column>
<column name="indvar_reg_305">3, 2, 14, 28</column>
<column name="j_reg_293">3, 2, 4, 8</column>
<column name="kernel_ce0">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">41, 0, 41, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_img_port_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_img_port_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_img_port_WREADY">1, 0, 1, 0</column>
<column name="buff_output_img_addr_1_reg_955">14, 0, 14, 0</column>
<column name="buff_output_img_load_reg_886">8, 0, 8, 0</column>
<column name="exitcond1_reg_842">1, 0, 1, 0</column>
<column name="exitcond1_reg_842_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond2_reg_896">1, 0, 1, 0</column>
<column name="exitcond2_reg_896_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond3_reg_872">1, 0, 1, 0</column>
<column name="exitcond3_reg_872_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond4_reg_926">1, 0, 1, 0</column>
<column name="exitcond4_reg_926_pp3_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond_reg_793">1, 0, 1, 0</column>
<column name="grp_CONV_fu_363_ap_start_reg">1, 0, 1, 0</column>
<column name="i_5_reg_960">8, 0, 8, 0</column>
<column name="i_i_reg_352">8, 0, 8, 0</column>
<column name="i_mid2_reg_825">2, 0, 2, 0</column>
<column name="i_reg_281">2, 0, 2, 0</column>
<column name="img_port_addr_1_read_reg_905">8, 0, 8, 0</column>
<column name="img_port_addr_2_reg_866">17, 0, 32, 15</column>
<column name="img_port_addr_3_read_reg_935">8, 0, 8, 0</column>
<column name="img_port_addr_3_reg_910">17, 0, 32, 15</column>
<column name="img_port_addr_read_reg_851">8, 0, 8, 0</column>
<column name="img_port_addr_reg_830">15, 0, 32, 17</column>
<column name="indvar1_reg_328">14, 0, 14, 0</column>
<column name="indvar1_reg_328_pp2_iter1_reg">14, 0, 14, 0</column>
<column name="indvar4_reg_317">14, 0, 14, 0</column>
<column name="indvar5_reg_340">14, 0, 14, 0</column>
<column name="indvar5_reg_340_pp3_iter1_reg">14, 0, 14, 0</column>
<column name="indvar_flatten_next_reg_788">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_270">5, 0, 5, 0</column>
<column name="indvar_next1_reg_900">14, 0, 14, 0</column>
<column name="indvar_next3_reg_930">14, 0, 14, 0</column>
<column name="indvar_next_reg_846">14, 0, 14, 0</column>
<column name="indvar_reg_305">14, 0, 14, 0</column>
<column name="indvar_reg_305_pp0_iter1_reg">14, 0, 14, 0</column>
<column name="j_4_reg_891">4, 0, 4, 0</column>
<column name="j_mid2_reg_803">4, 0, 4, 0</column>
<column name="j_reg_293">4, 0, 4, 0</column>
<column name="p_shl1_mid2_reg_815">2, 0, 5, 3</column>
<column name="p_shl1_reg_773">2, 0, 5, 3</column>
<column name="reg_374">8, 0, 8, 0</column>
<column name="sum2_reg_940">8, 0, 8, 0</column>
<column name="sum_reg_861">8, 0, 8, 0</column>
<column name="tmp_30_reg_763">17, 0, 64, 47</column>
<column name="tmp_31_reg_779">4, 0, 8, 4</column>
<column name="tmp_32_mid2_reg_820">4, 0, 8, 4</column>
<column name="tmp_41_reg_768">15, 0, 15, 0</column>
<column name="tmp_49_cast2_reg_916">4, 0, 5, 1</column>
<column name="tmp_49_cast_reg_921">4, 0, 6, 2</column>
<column name="tmp_reg_758">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CNN, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, CNN, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CNN, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CNN, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CNN, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CNN, return value</column>
<column name="m_axi_img_port_AWVALID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWREADY">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWADDR">out, 32, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWLEN">out, 8, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWSIZE">out, 3, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWBURST">out, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWLOCK">out, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWCACHE">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWPROT">out, 3, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWQOS">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWREGION">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_AWUSER">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WVALID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WREADY">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WDATA">out, 32, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WSTRB">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WLAST">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_WUSER">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARVALID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARREADY">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARADDR">out, 32, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARID">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARLEN">out, 8, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARSIZE">out, 3, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARBURST">out, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARLOCK">out, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARCACHE">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARPROT">out, 3, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARQOS">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARREGION">out, 4, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_ARUSER">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RVALID">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RREADY">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RDATA">in, 32, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RLAST">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RID">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RUSER">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_RRESP">in, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_BVALID">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_BREADY">out, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_BRESP">in, 2, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_BID">in, 1, m_axi, img_port, pointer</column>
<column name="m_axi_img_port_BUSER">in, 1, m_axi, img_port, pointer</column>
<column name="kernel_address0">out, 5, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 8, ap_memory, kernel, array</column>
<column name="bias_address0">out, 3, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 8, ap_memory, bias, array</column>
</table>
</item>
</section>
</profile>
