## @file
#
#  Slim Bootloader CFGDATA Option File.
#
#  Copyright (c) 2020 - 2023, Intel Corporation. All rights reserved.<BR>
#  SPDX-License-Identifier: BSD-2-Clause-Patent
#
##


- $ACTION      :
    page         : GIO
- GPIO_CFG_DATA :
  - !expand { CFGHDR_TMPL : [ GPIO_CFG_DATA, 0x400, 1, 0 ] }
  - GPIO_CFG_HDR :
    - GpioHeaderSize :
        length       : 0x01
        value        : _LENGTH_GPIO_CFG_HDR_
    - GpioBaseTableId :
        length       : 0x01
        value        : 0xFF
    - GpioItemSize :
        length       : 0x02
        value        : 8
    - GpioItemCount :
        length       : 0x02
        value        : (_LENGTH_GPIO_CFG_DATA_ - _LENGTH_GPIO_CFG_HDR_ - 8) / 8
    # Bit start offset within each GPIO entry array to identify a GPIO pin uniquely. EX: GPIO group id + pad id
    # Offset is 2nd DWORD BIT16 = 1 * 32 + 16 = 48
    - GpioItemIdBitOff :
        length       : 0x01
        value        : 48
    # Bit length within each GPIO entry array to identify a GPIO pin uniquely.
    # Length is 2nd DWORD BIT16 to BIT28 = 13
    - GpioItemIdBitLen :
        length       : 0x01
        value        : 13
    # Bit offset within each GPIO entry array to indicate SKIP a GPIO programming
    # Offset is 2nd DWORD BIT31 = 63
    - GpioItemValidBitOff :
        length       : 0x01
        value        : 63
    - GpioItemUnused :
        length       : 0x01
        value        : 0
    # Need 1 bit per GPIO. So this mask byte length needs to be at least (GpioNumber + 7) / 8
    # Padding can be added to let the whole length aligned at DWORD boundary
    - GpioBaseTableBitMask :
        length       : 38
        value        : {0}
    - GpioTableData :
        length       : 0
        value        : 0
  - !include CfgData_GpioPinConfig.yaml
