/**********************************************************************************************************************
 *  COPYRIGHT
 *  -------------------------------------------------------------------------------------------------------------------
 *
 *                This software is copyright protected and proprietary to Vctr Informatik GmbH.
 *                Vctr Informatik GmbH grants to you only those rights as set out in the license conditions.
 *                All other rights remain with Vctr Informatik GmbH.
 *  -------------------------------------------------------------------------------------------------------------------
 *  FILE DESCRIPTION
 *  -------------------------------------------------------------------------------------------------------------------
 *          File:  TSC_BattVltgCorrln.c
 *        Config:  EPS.dpa
 *   ECU-Project:  EPS
 *
 *     Generator:  MICROSAR RTE Generator Version 4.12.0
 *                 RTE Core Version 1.12.0
 *       License:  Unlimited license CBD1400351 for Nxtr Automotive Corporation
 *
 *   Description:  Implementation of wrapper software component for Bte-based Rte test cases
 *********************************************************************************************************************/
#include "Rte_BattVltgCorrln.h"
#include "TSC_BattVltgCorrln.h"








Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltg_Val(float32 *data)
{
  return Rte_Read_BattVltg_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltgAdcFaild_Logl(boolean *data)
{
  return Rte_Read_BattVltgAdcFaild_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltgSwd1_Val(float32 *data)
{
  return Rte_Read_BattVltgSwd1_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltgSwd1AdcFaild_Logl(boolean *data)
{
  return Rte_Read_BattVltgSwd1AdcFaild_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltgSwd2_Val(float32 *data)
{
  return Rte_Read_BattVltgSwd2_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_BattVltgSwd2AdcFaild_Logl(boolean *data)
{
  return Rte_Read_BattVltgSwd2AdcFaild_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_DiagcStsIvtr1Inactv_Logl(boolean *data)
{
  return Rte_Read_DiagcStsIvtr1Inactv_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_DiagcStsIvtr2Inactv_Logl(boolean *data)
{
  return Rte_Read_DiagcStsIvtr2Inactv_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_InhbBattVltgDiagc_Logl(boolean *data)
{
  return Rte_Read_InhbBattVltgDiagc_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_StrtUpSt_Val(uint8 *data)
{
  return Rte_Read_StrtUpSt_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Read_SysSt_Val(SysSt1 *data)
{
  return Rte_Read_SysSt_Val(data);
}




Std_ReturnType TSC_BattVltgCorrln_Rte_Write_BattSwdVltgCorrlnSts_Val(uint8 data)
{
  return Rte_Write_BattSwdVltgCorrlnSts_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Write_BattVltgCorrlnIdptSig_Val(uint8 data)
{
  return Rte_Write_BattVltgCorrlnIdptSig_Val(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Write_DftBrdgVltgActv_Logl(boolean data)
{
  return Rte_Write_DftBrdgVltgActv_Logl(data);
}

Std_ReturnType TSC_BattVltgCorrln_Rte_Write_SwdVltgLimd_Logl(boolean data)
{
  return Rte_Write_SwdVltgLimd_Logl(data);
}





     // Client Server Interfaces:
Std_ReturnType TSC_BattVltgCorrln_Rte_Call_GetNtcQlfrSts_Oper(NtcNr1 NtcNr_Arg, SigQlfr1 *NtcQlfr_Arg)
{
  return Rte_Call_GetNtcQlfrSts_Oper(NtcNr_Arg, NtcQlfr_Arg);
}
Std_ReturnType TSC_BattVltgCorrln_Rte_Call_SetNtcSts_Oper(NtcNr1 NtcNr_Arg, uint8 NtcStInfo_Arg, NtcSts1 NtcSts_Arg, uint16 DebStep_Arg)
{
  return Rte_Call_SetNtcSts_Oper(NtcNr_Arg, NtcStInfo_Arg, NtcSts_Arg, DebStep_Arg);
}


     // Service calls


     // Mode Interfaces




     // Inter-Runnable variables





float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnAllwdVltgDif_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnAllwdVltgDif_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnBattLoVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnBattLoVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnBattOverVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnBattOverVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnBattUnderVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnBattUnderVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnRcvrlBattLoVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnRcvrlBattLoVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnRcvrlBattOverVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnRcvrlBattOverVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnRcvrlBattUnderVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnRcvrlBattUnderVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnSysMinVltg_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgCorrlnSysMinVltg_Val();
}
float32  TSC_BattVltgCorrln_Rte_Prm_BattVltgSwdMax_Val(void)
{
  return (float32 ) Rte_Prm_BattVltgSwdMax_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x03C0x0440x04CFailStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x03C0x0440x04CFailStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x03C0x0440x04CPassStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x03C0x0440x04CPassStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x03DFailStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x03DFailStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x03DPassStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x03DPassStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B0FailStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B0FailStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B0PassStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B0PassStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B1FailStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B1FailStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B1PassStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B1PassStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B5FailStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B5FailStep_Val();
}
uint16  TSC_BattVltgCorrln_Rte_Prm_BattVltgCorrlnNtc0x0B5PassStep_Val(void)
{
  return (uint16 ) Rte_Prm_BattVltgCorrlnNtc0x0B5PassStep_Val();
}


     /* BattVltgCorrln */
      /* BattVltgCorrln */

/** Per Instance Memories */
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgOk(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgOk();
}
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgRngOk(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgRngOk();
}
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgSwd1Ok(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgSwd1Ok();
}
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgSwd1RngOk(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgSwd1RngOk();
}
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgSwd2Ok(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgSwd2Ok();
}
uint8 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnBattVltgSwd2RngOk(void)
{
  return Rte_Pim_dBattVltgCorrlnBattVltgSwd2RngOk();
}
SigQlfr1 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnNtc0x03CQlfrSts(void)
{
  return Rte_Pim_dBattVltgCorrlnNtc0x03CQlfrSts();
}
SigQlfr1 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnNtc0x03DQlfrSts(void)
{
  return Rte_Pim_dBattVltgCorrlnNtc0x03DQlfrSts();
}
SigQlfr1 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnNtc0x044QlfrSts(void)
{
  return Rte_Pim_dBattVltgCorrlnNtc0x044QlfrSts();
}
SigQlfr1 *TSC_BattVltgCorrln_Rte_Pim_dBattVltgCorrlnNtc0x04CQlfrSts(void)
{
  return Rte_Pim_dBattVltgCorrlnNtc0x04CQlfrSts();
}


