{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port hdmi_io_out -pg 1 -y 660 -defaultsOSRD
preplace port DDR -pg 1 -y 240 -defaultsOSRD
preplace port PXL_CLK_5X_O_0 -pg 1 -y 930 -defaultsOSRD
preplace port PXL_CLK_O -pg 1 -y 850 -defaultsOSRD
preplace port S_AXIS_ov5640 -pg 1 -y 270 -defaultsOSRD
preplace port cmos_rstn -pg 1 -y 520 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 260 -defaultsOSRD
preplace port clk142m -pg 1 -y 360 -defaultsOSRD
preplace port cmos1_i2c -pg 1 -y 280 -defaultsOSRD
preplace port LOCKED_O_0 -pg 1 -y 950 -defaultsOSRD
preplace portBus rstn142m -pg 1 -y 140 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -y 710 -defaultsOSRD
preplace inst cmos_rst -pg 1 -lvl 5 -y 520 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y 690 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 320 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 710 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 2 -y 290 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -y 930 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst rst_processing_system7_0_150M -pg 1 -lvl 5 -y 100 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 2 -y 810 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -y 310 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ
preplace netloc rst_processing_system7_0_140M_peripheral_aresetn 1 3 3 870 130 1220J 190 1760
preplace netloc axis_subset_converter_0_M_AXIS 1 2 1 400
preplace netloc axi_vdma_1_M_AXI_S2MM 1 3 1 800
preplace netloc axi_dynclk_0_PXL_CLK_O 1 3 3 870 820 1230 850 1740
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 2 1 390
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 2 1 430
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 5 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 120 10 NJ 10 NJ 10 NJ 10 1730
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 810
preplace netloc axi_dynclk_0_LOCKED_O 1 5 1 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 2 840J 560 1160
preplace netloc v_tc_0_irq 1 3 2 870 430 1150
preplace netloc rst_processing_system7_0_140M_interconnect_aresetn 1 3 3 840 120 1210J 440 1750
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 -260 90 NJ 90 NJ 90 NJ 90 1230 430 1730
preplace netloc processing_system7_0_IIC_0 1 5 1 NJ
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1200
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 1 NJ
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 2 3 N 810 820J 850 1150J
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 4 90 590 400 780 860 830 1210
preplace netloc S_AXIS_0_1 1 0 2 NJ 270 NJ
preplace netloc xlconstant_0_dout 1 1 1 90J
preplace netloc xlconcat_0_dout 1 4 1 1160
preplace netloc coms_rst_GPIO 1 5 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 830
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 1 100
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -250 800 110 610 440 770 850 840 1180 840 1740
preplace netloc v_tc_0_vtiming_out 1 4 1 1160
preplace netloc processing_system7_0_FCLK_CLK1 1 1 5 130 220 410 220 830 110 1190 450 1760
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 2 3 450J 480 840J 440 1170
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 2 2 420 590 820J
levelinfo -pg 1 -280 -80 260 630 1020 1500 1780 -top 0 -bot 1710
",
}
{
   da_axi4_cnt: "3",
   da_board_cnt: "2",
}
