Analysis & Synthesis report for week12HW
Mon Dec 11 17:24:45 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sin_24_rom:uut4|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated
 14. Parameter Settings for User Entity Instance: fre_div:uut1
 15. Parameter Settings for User Entity Instance: uart_NbyteTran_3byteData_controller:uut3
 16. Parameter Settings for User Entity Instance: sin_24_rom:uut4|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: uart_tx_byte:uut5
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "uart_NbyteTran_3byteData_controller:uut3"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 11 17:24:45 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; week12HW                                    ;
; Top-level Entity Name              ; task1_top                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 165                                         ;
;     Total combinational functions  ; 162                                         ;
;     Dedicated logic registers      ; 74                                          ;
; Total registers                    ; 74                                          ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 6,144                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YE144C8G    ;                    ;
; Top-level entity name                                            ; task1_top          ; week12HW           ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+---------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library ;
+---------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; task1/task1_top.v                           ; yes             ; User Verilog HDL File                  ; G:/software/FPGA/workplace/week12/task1/task1_top.v                           ;         ;
; task1/fre_div.v                             ; yes             ; Auto-Found Verilog HDL File            ; G:/software/FPGA/workplace/week12/task1/fre_div.v                             ;         ;
; task1/addr_tx_en.v                          ; yes             ; Auto-Found Verilog HDL File            ; G:/software/FPGA/workplace/week12/task1/addr_tx_en.v                          ;         ;
; task1/sin_24_rom.v                          ; yes             ; Auto-Found Verilog HDL File            ; G:/software/FPGA/workplace/week12/task1/sin_24_rom.v                          ;         ;
; task1/uart_NbyteTran_3byteData_controller.v ; yes             ; Auto-Found Verilog HDL File            ; G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v ;         ;
; task1/uart_tx_byte.v                        ; yes             ; Auto-Found Verilog HDL File            ; G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v                        ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal201.inc                              ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/aglobal201.inc         ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                                  ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                                ; yes             ; Megafunction                           ; g:/software/fpga/tools/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_fhc1.tdf                      ; yes             ; Auto-Generated Megafunction            ; G:/software/FPGA/workplace/week12/db/altsyncram_fhc1.tdf                      ;         ;
; matlabworkplace/sin_phase0_24bit.mif        ; yes             ; Auto-Found Memory Initialization File  ; G:/software/FPGA/workplace/week12/matlabworkplace/sin_phase0_24bit.mif        ;         ;
+---------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 165       ;
;                                             ;           ;
; Total combinational functions               ; 162       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 68        ;
;     -- 3 input functions                    ; 22        ;
;     -- <=2 input functions                  ; 72        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 109       ;
;     -- arithmetic mode                      ; 53        ;
;                                             ;           ;
; Total registers                             ; 74        ;
;     -- Dedicated logic registers            ; 74        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 6144      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 90        ;
; Total fan-out                               ; 959       ;
; Average fan-out                             ; 3.61      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name                         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |task1_top                                    ; 162 (0)             ; 74 (0)                    ; 6144        ; 0            ; 0       ; 0         ; 3    ; 0            ; |task1_top                                                                                ; task1_top                           ; work         ;
;    |addr_tx_en:uut2|                          ; 9 (9)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|addr_tx_en:uut2                                                                ; addr_tx_en                          ; work         ;
;    |fre_div:uut1|                             ; 39 (39)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|fre_div:uut1                                                                   ; fre_div                             ; work         ;
;    |sin_24_rom:uut4|                          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|sin_24_rom:uut4                                                                ; sin_24_rom                          ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|sin_24_rom:uut4|altsyncram:altsyncram_component                                ; altsyncram                          ; work         ;
;          |altsyncram_fhc1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|sin_24_rom:uut4|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated ; altsyncram_fhc1                     ; work         ;
;    |uart_NbyteTran_3byteData_controller:uut3| ; 80 (80)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|uart_NbyteTran_3byteData_controller:uut3                                       ; uart_NbyteTran_3byteData_controller ; work         ;
;    |uart_tx_byte:uut5|                        ; 34 (34)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |task1_top|uart_tx_byte:uut5                                                              ; uart_tx_byte                        ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; sin_24_rom:uut4|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 24           ; --           ; --           ; 6144 ; ./matlabworkplace/sin_phase0_24bit.mif ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                              ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
; uart_NbyteTran_3byteData_controller:uut3|tx_d[0]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[1]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[2]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[5]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[4]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[3]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[6]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_d[7]   ; uart_NbyteTran_3byteData_controller:uut3|Mux12   ; yes                    ;
; uart_NbyteTran_3byteData_controller:uut3|tx_en     ; uart_NbyteTran_3byteData_controller:uut3|WideOr1 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                                  ;                        ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 74    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 74    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_tx_byte:uut5|sci_tx               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |task1_top|uart_tx_byte:uut5|div_cnt[7]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |task1_top|uart_tx_byte:uut5|tx_num[3]                   ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |task1_top|uart_NbyteTran_3byteData_controller:uut3|Mux9 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sin_24_rom:uut4|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre_div:uut1    ;
+----------------+---------------------------+-----------------+
; Parameter Name ; Value                     ; Type            ;
+----------------+---------------------------+-----------------+
; CLK_DIV_ADDR   ; 0000000000000100111000100 ; Unsigned Binary ;
+----------------+---------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_NbyteTran_3byteData_controller:uut3 ;
+----------------+-------------+--------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                   ;
+----------------+-------------+--------------------------------------------------------+
; FRAME_NUM      ; 01111101000 ; Unsigned Binary                                        ;
; S0             ; 00000       ; Unsigned Binary                                        ;
; S1             ; 00001       ; Unsigned Binary                                        ;
; S2             ; 00010       ; Unsigned Binary                                        ;
; S3             ; 00011       ; Unsigned Binary                                        ;
; S4             ; 00100       ; Unsigned Binary                                        ;
; S5             ; 00101       ; Unsigned Binary                                        ;
; S6             ; 00110       ; Unsigned Binary                                        ;
; S7             ; 00111       ; Unsigned Binary                                        ;
; S8             ; 01000       ; Unsigned Binary                                        ;
; S9             ; 01001       ; Unsigned Binary                                        ;
; S10            ; 01010       ; Unsigned Binary                                        ;
; S11            ; 01011       ; Unsigned Binary                                        ;
; S12            ; 01100       ; Unsigned Binary                                        ;
; S13            ; 01101       ; Unsigned Binary                                        ;
; S14            ; 01110       ; Unsigned Binary                                        ;
; S15            ; 01111       ; Unsigned Binary                                        ;
; S16            ; 10000       ; Unsigned Binary                                        ;
+----------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sin_24_rom:uut4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 24                                     ; Signed Integer ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer ;
; NUMWORDS_A                         ; 256                                    ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; ./matlabworkplace/sin_phase0_24bit.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fhc1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx_byte:uut5 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                     ;
; BPS_CONS       ; 1000000  ; Signed Integer                     ;
; BPS_DIV        ; 25       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; sin_24_rom:uut4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 24                                              ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_NbyteTran_3byteData_controller:uut3"                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; send_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; state     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; nextstate ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 74                          ;
;     CLR               ; 46                          ;
;     CLR SCLR          ; 13                          ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SCLR      ; 11                          ;
; cycloneiii_lcell_comb ; 163                         ;
;     arith             ; 53                          ;
;         2 data inputs ; 53                          ;
;     normal            ; 110                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 68                          ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 11 17:24:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off week12HW -c week12HW
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file task1/task1_top.v
    Info (12023): Found entity 1: fre_div File: G:/software/FPGA/workplace/week12/task1/fre_div.v Line: 1
    Info (12023): Found entity 2: addr_tx_en File: G:/software/FPGA/workplace/week12/task1/addr_tx_en.v Line: 1
    Info (12023): Found entity 3: sin_24_rom File: G:/software/FPGA/workplace/week12/task1/sin_24_rom.v Line: 40
    Info (12023): Found entity 4: uart_NbyteTran_3byteData_controller File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 1
    Info (12023): Found entity 5: uart_tx_byte File: G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v Line: 1
    Info (12023): Found entity 6: task1_top File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 6
Info (12127): Elaborating entity "task1_top" for the top level hierarchy
Info (12128): Elaborating entity "fre_div" for hierarchy "fre_div:uut1" File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 17
Info (12128): Elaborating entity "addr_tx_en" for hierarchy "addr_tx_en:uut2" File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 27
Info (12128): Elaborating entity "uart_NbyteTran_3byteData_controller" for hierarchy "uart_NbyteTran_3byteData_controller:uut3" File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable "tx_d", which holds its previous value in one or more paths through the always construct File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable "tx_en", which holds its previous value in one or more paths through the always construct File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable "send_done", which holds its previous value in one or more paths through the always construct File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "send_done" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_en" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[0]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[1]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[2]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[3]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[4]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[5]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[6]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (10041): Inferred latch for "tx_d[7]" at uart_NbyteTran_3byteData_controller.v(39) File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
Info (12128): Elaborating entity "sin_24_rom" for hierarchy "sin_24_rom:uut4" File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 49
Info (12128): Elaborating entity "altsyncram" for hierarchy "sin_24_rom:uut4|altsyncram:altsyncram_component" File: G:/software/FPGA/workplace/week12/task1/sin_24_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "sin_24_rom:uut4|altsyncram:altsyncram_component" File: G:/software/FPGA/workplace/week12/task1/sin_24_rom.v Line: 82
Info (12133): Instantiated megafunction "sin_24_rom:uut4|altsyncram:altsyncram_component" with the following parameter: File: G:/software/FPGA/workplace/week12/task1/sin_24_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./matlabworkplace/sin_phase0_24bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhc1.tdf
    Info (12023): Found entity 1: altsyncram_fhc1 File: G:/software/FPGA/workplace/week12/db/altsyncram_fhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fhc1" for hierarchy "sin_24_rom:uut4|altsyncram:altsyncram_component|altsyncram_fhc1:auto_generated" File: g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "uart_tx_byte" for hierarchy "uart_tx_byte:uut5" File: G:/software/FPGA/workplace/week12/task1/task1_top.v Line: 58
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[0] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[1] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[2] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[5] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[4] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[3] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[6] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_d[7] has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Warning (13012): Latch uart_NbyteTran_3byteData_controller:uut3|tx_en has unsafe behavior File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut3|state[4] File: G:/software/FPGA/workplace/week12/task1/uart_NbyteTran_3byteData_controller.v Line: 21
Info (13000): Registers with preset signals will power-up high File: G:/software/FPGA/workplace/week12/task1/uart_tx_byte.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 166 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4827 megabytes
    Info: Processing ended: Mon Dec 11 17:24:45 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/software/FPGA/workplace/week12/output_files/week12HW.map.smsg.


