<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス IntMasterPort</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceX86ISA.html">X86ISA</a>::<a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a>::<a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html">IntMasterPort</a>
  </div>
</div>
<div class="contents">
<h1>クラス IntMasterPort</h1><!-- doxytag: class="X86ISA::IntDevice::IntMasterPort" --><!-- doxytag: inherits="MessageMasterPort" -->
<p><code>#include &lt;<a class="el" href="intdev_8hh_source.html">intdev.hh</a>&gt;</code></p>
<div class="dynheader">
IntMasterPortに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classX86ISA_1_1IntDevice_1_1IntMasterPort.gif" usemap="#IntMasterPort_map" alt=""/>
  <map id="IntMasterPort_map" name="IntMasterPort_map">
<area href="classMessageMasterPort.html" alt="MessageMasterPort" shape="rect" coords="0,224,125,248"/>
<area href="classQueuedMasterPort.html" alt="QueuedMasterPort" shape="rect" coords="0,168,125,192"/>
<area href="classMasterPort.html" alt="MasterPort" shape="rect" coords="0,112,125,136"/>
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,125,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,125,24"/>
</map>
 </div>
</div>

<p><a href="classX86ISA_1_1IntDevice_1_1IntMasterPort-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#afa923acbe92fee643145777cd0d319ec">IntMasterPort</a> (const std::string &amp;_name, <a class="el" href="classMemObject.html">MemObject</a> *_parent, <a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a> *dev, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> _latency)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a96d1a00beed669f9145d55bc3675d99c">recvResponse</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#aa8849259721c2101686b45b59b587253">sendMessage</a> (<a class="el" href="classstd_1_1list.html">ApicList</a> apics, TriggerIntMessage message, bool timing)</td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a213401fbaf58b821f38f6e274ddafadc">device</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#ac8d8966078cc047949fd1bca8feb21b6">latency</a></td></tr>
</table>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="afa923acbe92fee643145777cd0d319ec"></a><!-- doxytag: member="X86ISA::IntDevice::IntMasterPort::IntMasterPort" ref="afa923acbe92fee643145777cd0d319ec" args="(const std::string &amp;_name, MemObject *_parent, IntDevice *dev, Tick _latency)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html">IntMasterPort</a> </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMemObject.html">MemObject</a> *&nbsp;</td>
          <td class="paramname"> <em>_parent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a> *&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>_latency</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00096"></a>00096                                                      :
<a name="l00097"></a>00097             <a class="code" href="classMessageMasterPort.html#a6de9d9e9415eba856e517eade3e594a4">MessageMasterPort</a>(_name, _parent), <a class="code" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a213401fbaf58b821f38f6e274ddafadc">device</a>(dev), <a class="code" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#ac8d8966078cc047949fd1bca8feb21b6">latency</a>(_latency)
<a name="l00098"></a>00098         {
<a name="l00099"></a>00099         }

</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a96d1a00beed669f9145d55bc3675d99c"></a><!-- doxytag: member="X86ISA::IntDevice::IntMasterPort::recvResponse" ref="a96d1a00beed669f9145d55bc3675d99c" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> recvResponse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classMessageMasterPort.html#ae473b2a0c55e73359b9643810869ca81">MessageMasterPort</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00102"></a>00102         {
<a name="l00103"></a>00103             <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a213401fbaf58b821f38f6e274ddafadc">device</a>-&gt;recvResponse(pkt);
<a name="l00104"></a>00104         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa8849259721c2101686b45b59b587253"></a><!-- doxytag: member="X86ISA::IntDevice::IntMasterPort::sendMessage" ref="aa8849259721c2101686b45b59b587253" args="(ApicList apics, TriggerIntMessage message, bool timing)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sendMessage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1list.html">ApicList</a>&nbsp;</td>
          <td class="paramname"> <em>apics</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TriggerIntMessage&nbsp;</td>
          <td class="paramname"> <em>message</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00049"></a>00049 {
<a name="l00050"></a>00050     ApicList::iterator apicIt;
<a name="l00051"></a>00051     <span class="keywordflow">for</span> (apicIt = apics.begin(); apicIt != apics.end(); apicIt++) {
<a name="l00052"></a>00052         <a class="code" href="classPacket.html">PacketPtr</a> pkt = <a class="code" href="namespaceX86ISA.html#a46d6b5d34e25b133b7dc83e7c21eb546">buildIntRequest</a>(*apicIt, message);
<a name="l00053"></a>00053         <span class="keywordflow">if</span> (timing) {
<a name="l00054"></a>00054             <a class="code" href="classQueuedMasterPort.html#a6e835b0c02fcb4679fc14de7605b4f13">schedTimingReq</a>(pkt, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>() + <a class="code" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#ac8d8966078cc047949fd1bca8feb21b6">latency</a>);
<a name="l00055"></a>00055             <span class="comment">// The target handles cleaning up the packet in timing mode.</span>
<a name="l00056"></a>00056         } <span class="keywordflow">else</span> {
<a name="l00057"></a>00057             <span class="comment">// ignore the latency involved in the atomic transaction</span>
<a name="l00058"></a>00058             <a class="code" href="classMasterPort.html#a49fe5ebde5a0349bff76527b969b7643">sendAtomic</a>(pkt);
<a name="l00059"></a>00059             assert(pkt-&gt;<a class="code" href="classPacket.html#a5f89a108755a6cb3e8185d85c850a816">isResponse</a>());
<a name="l00060"></a>00060             <span class="comment">// also ignore the latency in handling the response</span>
<a name="l00061"></a>00061             <a class="code" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a96d1a00beed669f9145d55bc3675d99c">recvResponse</a>(pkt);
<a name="l00062"></a>00062             <span class="keyword">delete</span> pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00063"></a>00063             <span class="keyword">delete</span> pkt;
<a name="l00064"></a>00064         }
<a name="l00065"></a>00065     }
<a name="l00066"></a>00066 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a213401fbaf58b821f38f6e274ddafadc"></a><!-- doxytag: member="X86ISA::IntDevice::IntMasterPort::device" ref="a213401fbaf58b821f38f6e274ddafadc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classX86ISA_1_1IntDevice.html">IntDevice</a>* <a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#a213401fbaf58b821f38f6e274ddafadc">device</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8d8966078cc047949fd1bca8feb21b6"></a><!-- doxytag: member="X86ISA::IntDevice::IntMasterPort::latency" ref="ac8d8966078cc047949fd1bca8feb21b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classX86ISA_1_1IntDevice_1_1IntMasterPort.html#ac8d8966078cc047949fd1bca8feb21b6">latency</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>dev/x86/<a class="el" href="intdev_8hh_source.html">intdev.hh</a></li>
<li>dev/x86/<a class="el" href="intdev_8cc.html">intdev.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
