/*------------------------------------------------------------------------------

  Copyright (C) 2009-2014 Nexell Co., All Rights Reserved
  Nexell Co. Proprietary & Confidential

  NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
  AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
  BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS
  FOR A PARTICULAR PURPOSE.

  Module      : prototype/nx_base
  File        : nx_chip_io_fabric.h
  Description : support chip information
		PADINDEX
			[16:16] : if gpio used =1
			[15:8]  : max 256 module index (gpio)
			[7:3]	: max 32 bit (gpio number)
			[2:0]	: max 8 alt bit	
			
  Author      : Tony (tony@nexell.co.kr)
  Export      :
  History     :
      2014-08-22   first auto generation
------------------------------------------------------------------------------*/

#ifndef __NX_CHIP_IO_FABRIC_NXP5540_H__
#define __NX_CHIP_IO_FABRIC_NXP5540_H__

#ifdef __cplusplus
extern "C" {
#endif

#define PADINDEX_OF_USB20OTG_i_IdPin  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20OTG_io_VBUS  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20OTG_io_DM  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20OTG_io_DP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20OTG_io_RKELVIN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20HOST_HOST_DP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20HOST_HOST_DM  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB20HOST_HOST_RKELVIN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOA_GPIO_0_  ( (1 << 16) | (0 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_0_  ( (1 << 16) | (0 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_8_  ( (1 << 16) | (0 << 8) | (0 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_1_  ( (1 << 16) | (0 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_1_  ( (1 << 16) | (0 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_9_  ( (1 << 16) | (0 << 8) | (1 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_2_  ( (1 << 16) | (0 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_2_  ( (1 << 16) | (0 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_10_  ( (1 << 16) | (0 << 8) | (2 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_3_  ( (1 << 16) | (0 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_3_  ( (1 << 16) | (0 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_11_  ( (1 << 16) | (0 << 8) | (3 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_4_  ( (1 << 16) | (0 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_4_  ( (1 << 16) | (0 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_12_  ( (1 << 16) | (0 << 8) | (4 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_5_  ( (1 << 16) | (0 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_5_  ( (1 << 16) | (0 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_13_  ( (1 << 16) | (0 << 8) | (5 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_6_  ( (1 << 16) | (0 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_6_  ( (1 << 16) | (0 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_14_  ( (1 << 16) | (0 << 8) | (6 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_7_  ( (1 << 16) | (0 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_7_  ( (1 << 16) | (0 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_VIP1_VD_15_  ( (1 << 16) | (0 << 8) | (7 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_8_  ( (1 << 16) | (0 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_VIP0_CLK  ( (1 << 16) | (0 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_GPIOA_GPIO_9_  ( (1 << 16) | (0 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_VIP0_HSYNC  ( (1 << 16) | (0 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_GPIOA_GPIO_10_  ( (1 << 16) | (0 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_VIP0_VSYNC  ( (1 << 16) | (0 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_GPIOA_GPIO_11_  ( (1 << 16) | (0 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_VIP0_FIELD  ( (1 << 16) | (0 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_GPIOA_GPIO_12_  ( (1 << 16) | (0 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_VIP0_PAD_CLKOUT  ( (1 << 16) | (0 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_GPIOA_GPIO_13_  ( (1 << 16) | (0 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_8_  ( (1 << 16) | (0 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_0_  ( (1 << 16) | (0 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_0_  ( (1 << 16) | (0 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_14_  ( (1 << 16) | (0 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_9_  ( (1 << 16) | (0 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_1_  ( (1 << 16) | (0 << 8) | (14 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_1_  ( (1 << 16) | (0 << 8) | (14 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_15_  ( (1 << 16) | (0 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_10_  ( (1 << 16) | (0 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_2_  ( (1 << 16) | (0 << 8) | (15 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_2_  ( (1 << 16) | (0 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_16_  ( (1 << 16) | (0 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_11_  ( (1 << 16) | (0 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_3_  ( (1 << 16) | (0 << 8) | (16 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_3_  ( (1 << 16) | (0 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_17_  ( (1 << 16) | (0 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_12_  ( (1 << 16) | (0 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_4_  ( (1 << 16) | (0 << 8) | (17 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_4_  ( (1 << 16) | (0 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_18_  ( (1 << 16) | (0 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_13_  ( (1 << 16) | (0 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_5_  ( (1 << 16) | (0 << 8) | (18 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_5_  ( (1 << 16) | (0 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_19_  ( (1 << 16) | (0 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_14_  ( (1 << 16) | (0 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_6_  ( (1 << 16) | (0 << 8) | (19 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_6_  ( (1 << 16) | (0 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_20_  ( (1 << 16) | (0 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_VIP0_VD_15_  ( (1 << 16) | (0 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SDEX_7_  ( (1 << 16) | (0 << 8) | (20 << 3) | 2 )
#define PADINDEX_OF_VIP1_VD_7_  ( (1 << 16) | (0 << 8) | (20 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_21_  ( (1 << 16) | (0 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_VIP1_CLK  ( (1 << 16) | (0 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_22_  ( (1 << 16) | (0 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_VIP1_HSYNC  ( (1 << 16) | (0 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_23_  ( (1 << 16) | (0 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_VIP1_VSYNC  ( (1 << 16) | (0 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_24_  ( (1 << 16) | (0 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_VIP1_FIELD  ( (1 << 16) | (0 << 8) | (24 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_25_  ( (1 << 16) | (0 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_VIP1_PAD_CLKOUT  ( (1 << 16) | (0 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_26_  ( (1 << 16) | (0 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_0_  ( (1 << 16) | (0 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_8_  ( (1 << 16) | (0 << 8) | (26 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_27_  ( (1 << 16) | (0 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_1_  ( (1 << 16) | (0 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_9_  ( (1 << 16) | (0 << 8) | (27 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_28_  ( (1 << 16) | (0 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_2_  ( (1 << 16) | (0 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_10_  ( (1 << 16) | (0 << 8) | (28 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_29_  ( (1 << 16) | (0 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_3_  ( (1 << 16) | (0 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_11_  ( (1 << 16) | (0 << 8) | (29 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_30_  ( (1 << 16) | (0 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_4_  ( (1 << 16) | (0 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_12_  ( (1 << 16) | (0 << 8) | (30 << 3) | 3 )
#define PADINDEX_OF_GPIOA_GPIO_31_  ( (1 << 16) | (0 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_5_  ( (1 << 16) | (0 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_13_  ( (1 << 16) | (0 << 8) | (31 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_0_  ( (1 << 16) | (1 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_6_  ( (1 << 16) | (1 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_14_  ( (1 << 16) | (1 << 8) | (0 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_1_  ( (1 << 16) | (1 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_7_  ( (1 << 16) | (1 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_15_  ( (1 << 16) | (1 << 8) | (1 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_2_  ( (1 << 16) | (1 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_VIP2_CLK  ( (1 << 16) | (1 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_GPIOB_GPIO_3_  ( (1 << 16) | (1 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_VIP2_HSYNC  ( (1 << 16) | (1 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_GPIOB_GPIO_4_  ( (1 << 16) | (1 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_VIP2_VSYNC  ( (1 << 16) | (1 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_GPIOB_GPIO_5_  ( (1 << 16) | (1 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_VIP2_FIELD  ( (1 << 16) | (1 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_GPIOB_GPIO_6_  ( (1 << 16) | (1 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_VIP2_PAD_CLKOUT  ( (1 << 16) | (1 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_GPIOB_GPIO_7_  ( (1 << 16) | (1 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_8_  ( (1 << 16) | (1 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_0_  ( (1 << 16) | (1 << 8) | (7 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_8_  ( (1 << 16) | (1 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_9_  ( (1 << 16) | (1 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_1_  ( (1 << 16) | (1 << 8) | (8 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_9_  ( (1 << 16) | (1 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_10_  ( (1 << 16) | (1 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_2_  ( (1 << 16) | (1 << 8) | (9 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_10_  ( (1 << 16) | (1 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_11_  ( (1 << 16) | (1 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_3_  ( (1 << 16) | (1 << 8) | (10 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_11_  ( (1 << 16) | (1 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_12_  ( (1 << 16) | (1 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_4_  ( (1 << 16) | (1 << 8) | (11 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_12_  ( (1 << 16) | (1 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_13_  ( (1 << 16) | (1 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_5_  ( (1 << 16) | (1 << 8) | (12 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_13_  ( (1 << 16) | (1 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_14_  ( (1 << 16) | (1 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_6_  ( (1 << 16) | (1 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_14_  ( (1 << 16) | (1 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_VIP2_VD_15_  ( (1 << 16) | (1 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_VIP3_VD_7_  ( (1 << 16) | (1 << 8) | (14 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_15_  ( (1 << 16) | (1 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_VIP3_CLK  ( (1 << 16) | (1 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_16_  ( (1 << 16) | (1 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_VIP3_HSYNC  ( (1 << 16) | (1 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_17_  ( (1 << 16) | (1 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_VIP3_VSYNC  ( (1 << 16) | (1 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_18_  ( (1 << 16) | (1 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_VIP3_FIELD  ( (1 << 16) | (1 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_19_  ( (1 << 16) | (1 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_VIP3_PAD_CLKOUT  ( (1 << 16) | (1 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_20_  ( (1 << 16) | (1 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_I2S0_I2SSDO  ( (1 << 16) | (1 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_AC97_AC_SDATA_OUT  ( (1 << 16) | (1 << 8) | (20 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_21_  ( (1 << 16) | (1 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_I2S0_I2SSDI  ( (1 << 16) | (1 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_AC97_AC_SDATA_IN  ( (1 << 16) | (1 << 8) | (21 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_22_  ( (1 << 16) | (1 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_I2S0_I2SBCLK  ( (1 << 16) | (1 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_AC97_AC_BIT_CLK  ( (1 << 16) | (1 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_23_  ( (1 << 16) | (1 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_I2S0_I2SCODCLK  ( (1 << 16) | (1 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_AC97_nAC_RESET  ( (1 << 16) | (1 << 8) | (23 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_24_  ( (1 << 16) | (1 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_I2S0_I2SLRCLK  ( (1 << 16) | (1 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_AC97_AC_SYNC  ( (1 << 16) | (1 << 8) | (24 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_25_  ( (1 << 16) | (1 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_I2S1_I2SSDO  ( (1 << 16) | (1 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_2_  ( (1 << 16) | (1 << 8) | (25 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_18_  ( (1 << 16) | (1 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_26_  ( (1 << 16) | (1 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_I2S1_I2SSDI  ( (1 << 16) | (1 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_3_  ( (1 << 16) | (1 << 8) | (26 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_19_  ( (1 << 16) | (1 << 8) | (26 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_27_  ( (1 << 16) | (1 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_I2S1_I2SBCLK  ( (1 << 16) | (1 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_4_  ( (1 << 16) | (1 << 8) | (27 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_20_  ( (1 << 16) | (1 << 8) | (27 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_28_  ( (1 << 16) | (1 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_I2S1_I2SCODCLK  ( (1 << 16) | (1 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_0_  ( (1 << 16) | (1 << 8) | (28 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_21_  ( (1 << 16) | (1 << 8) | (28 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_29_  ( (1 << 16) | (1 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_I2S1_I2SLRCLK  ( (1 << 16) | (1 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_1_  ( (1 << 16) | (1 << 8) | (29 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_22_  ( (1 << 16) | (1 << 8) | (29 << 3) | 3 )
#define PADINDEX_OF_GPIOB_GPIO_30_  ( (1 << 16) | (1 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_I2S2_I2SSDO  ( (1 << 16) | (1 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_PWM1_TOUT0  ( (1 << 16) | (1 << 8) | (30 << 3) | 2 )
#define PADINDEX_OF_GPIOB_GPIO_31_  ( (1 << 16) | (1 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_I2S2_I2SSDI  ( (1 << 16) | (1 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_PWM1_TOUT1  ( (1 << 16) | (1 << 8) | (31 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_0_  ( (1 << 16) | (2 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_I2S2_I2SBCLK  ( (1 << 16) | (2 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_PWM1_TOUT2  ( (1 << 16) | (2 << 8) | (0 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_1_  ( (1 << 16) | (2 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_I2S2_I2SCODCLK  ( (1 << 16) | (2 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_PWM1_TOUT3  ( (1 << 16) | (2 << 8) | (1 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_2_  ( (1 << 16) | (2 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_I2S2_I2SLRCLK  ( (1 << 16) | (2 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_PWM2_TOUT0  ( (1 << 16) | (2 << 8) | (2 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_3_  ( (1 << 16) | (2 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_0_  ( (1 << 16) | (2 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC0_A  ( (1 << 16) | (2 << 8) | (3 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_4_  ( (1 << 16) | (2 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_1_  ( (1 << 16) | (2 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC0_B  ( (1 << 16) | (2 << 8) | (4 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_RDnWR  ( (1 << 16) | (2 << 8) | (4 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_5_  ( (1 << 16) | (2 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_2_  ( (1 << 16) | (2 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC0_IDX  ( (1 << 16) | (2 << 8) | (5 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_nSDQM1  ( (1 << 16) | (2 << 8) | (5 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_6_  ( (1 << 16) | (2 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_3_  ( (1 << 16) | (2 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC1_A  ( (1 << 16) | (2 << 8) | (6 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_nSWAIT  ( (1 << 16) | (2 << 8) | (6 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_7_  ( (1 << 16) | (2 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_4_  ( (1 << 16) | (2 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC1_B  ( (1 << 16) | (2 << 8) | (7 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_8_  ( (1 << 16) | (2 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_5_  ( (1 << 16) | (2 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC1_IDX  ( (1 << 16) | (2 << 8) | (8 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_9_  ( (1 << 16) | (2 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_6_  ( (1 << 16) | (2 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC2_A  ( (1 << 16) | (2 << 8) | (9 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_25_  ( (1 << 16) | (2 << 8) | (9 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_10_  ( (1 << 16) | (2 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA0_7_  ( (1 << 16) | (2 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC2_B  ( (1 << 16) | (2 << 8) | (10 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_11_  ( (1 << 16) | (2 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TSCLK0  ( (1 << 16) | (2 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC2_IDX  ( (1 << 16) | (2 << 8) | (11 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_12_  ( (1 << 16) | (2 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TSYNC0  ( (1 << 16) | (2 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC3_A  ( (1 << 16) | (2 << 8) | (12 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_13_  ( (1 << 16) | (2 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDP0  ( (1 << 16) | (2 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC3_B  ( (1 << 16) | (2 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_14_  ( (1 << 16) | (2 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TERR0  ( (1 << 16) | (2 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_QEC3_IDX  ( (1 << 16) | (2 << 8) | (14 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_15_  ( (1 << 16) | (2 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_0_  ( (1 << 16) | (2 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_SD_0_  ( (1 << 16) | (2 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_16_  ( (1 << 16) | (2 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_1_  ( (1 << 16) | (2 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_I2S3_I2SSDO  ( (1 << 16) | (2 << 8) | (16 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_1_  ( (1 << 16) | (2 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_17_  ( (1 << 16) | (2 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_2_  ( (1 << 16) | (2 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_I2S3_I2SSDI  ( (1 << 16) | (2 << 8) | (17 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_2_  ( (1 << 16) | (2 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_18_  ( (1 << 16) | (2 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_3_  ( (1 << 16) | (2 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_I2S3_I2SBCLK  ( (1 << 16) | (2 << 8) | (18 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_3_  ( (1 << 16) | (2 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_19_  ( (1 << 16) | (2 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_4_  ( (1 << 16) | (2 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_I2S3_I2SCODCLK  ( (1 << 16) | (2 << 8) | (19 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_4_  ( (1 << 16) | (2 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_20_  ( (1 << 16) | (2 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_5_  ( (1 << 16) | (2 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_I2S3_I2SLRCLK  ( (1 << 16) | (2 << 8) | (20 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_5_  ( (1 << 16) | (2 << 8) | (20 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_21_  ( (1 << 16) | (2 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_6_  ( (1 << 16) | (2 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_0_  ( (1 << 16) | (2 << 8) | (21 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_6_  ( (1 << 16) | (2 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_22_  ( (1 << 16) | (2 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDATA1_7_  ( (1 << 16) | (2 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_1_  ( (1 << 16) | (2 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_7_  ( (1 << 16) | (2 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_23_  ( (1 << 16) | (2 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TSCLK1  ( (1 << 16) | (2 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nSOE  ( (1 << 16) | (2 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_24_  ( (1 << 16) | (2 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TSYNC1  ( (1 << 16) | (2 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nSWE  ( (1 << 16) | (2 << 8) | (24 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_25_  ( (1 << 16) | (2 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TDP1  ( (1 << 16) | (2 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_2_  ( (1 << 16) | (2 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_26_  ( (1 << 16) | (2 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_MPEGTSI_TERR1  ( (1 << 16) | (2 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nSCS_0_  ( (1 << 16) | (2 << 8) | (26 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_27_  ( (1 << 16) | (2 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_0_  ( (1 << 16) | (2 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nNFWE1  ( (1 << 16) | (2 << 8) | (27 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_nNFWE  ( (1 << 16) | (2 << 8) | (27 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_28_  ( (1 << 16) | (2 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_1_  ( (1 << 16) | (2 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_RnB1  ( (1 << 16) | (2 << 8) | (28 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_RnB  ( (1 << 16) | (2 << 8) | (28 << 3) | 3 )
#define PADINDEX_OF_GPIOC_GPIO_29_  ( (1 << 16) | (2 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_2_  ( (1 << 16) | (2 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nNCS_1_  ( (1 << 16) | (2 << 8) | (29 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_30_  ( (1 << 16) | (2 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_3_  ( (1 << 16) | (2 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nNCS_0_  ( (1 << 16) | (2 << 8) | (30 << 3) | 2 )
#define PADINDEX_OF_GPIOC_GPIO_31_  ( (1 << 16) | (2 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_4_  ( (1 << 16) | (2 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ALE1  ( (1 << 16) | (2 << 8) | (31 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ALE  ( (1 << 16) | (2 << 8) | (31 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_0_  ( (1 << 16) | (3 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_5_  ( (1 << 16) | (3 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_CLE1  ( (1 << 16) | (3 << 8) | (0 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_CLE  ( (1 << 16) | (3 << 8) | (0 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_1_  ( (1 << 16) | (3 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_6_  ( (1 << 16) | (3 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nNFOE1  ( (1 << 16) | (3 << 8) | (1 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_nNFOE  ( (1 << 16) | (3 << 8) | (1 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_2_  ( (1 << 16) | (3 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATA_7_  ( (1 << 16) | (3 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_3_  ( (1 << 16) | (3 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CCLK  ( (1 << 16) | (3 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_4_  ( (1 << 16) | (3 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CMD  ( (1 << 16) | (3 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_5_  ( (1 << 16) | (3 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_SDMMC0_CDATASTROBE  ( (1 << 16) | (3 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_6_  ( (1 << 16) | (3 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_0_  ( (1 << 16) | (3 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_7_  ( (1 << 16) | (3 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_1_  ( (1 << 16) | (3 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_8_  ( (1 << 16) | (3 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_2_  ( (1 << 16) | (3 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_9_  ( (1 << 16) | (3 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_3_  ( (1 << 16) | (3 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_10_  ( (1 << 16) | (3 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_4_  ( (1 << 16) | (3 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_SPDIFRX_RXD  ( (1 << 16) | (3 << 8) | (10 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_23_  ( (1 << 16) | (3 << 8) | (10 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_11_  ( (1 << 16) | (3 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_5_  ( (1 << 16) | (3 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_SPDIFTX_TXD  ( (1 << 16) | (3 << 8) | (11 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_24_  ( (1 << 16) | (3 << 8) | (11 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_12_  ( (1 << 16) | (3 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_6_  ( (1 << 16) | (3 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_14_  ( (1 << 16) | (3 << 8) | (12 << 3) | 2 )
#define PADINDEX_OF_PDM3_DATA0  ( (1 << 16) | (3 << 8) | (12 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_13_  ( (1 << 16) | (3 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATA_7_  ( (1 << 16) | (3 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_15_  ( (1 << 16) | (3 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_PDM3_DATA1  ( (1 << 16) | (3 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_14_  ( (1 << 16) | (3 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CCLK  ( (1 << 16) | (3 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_15_  ( (1 << 16) | (3 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CMD  ( (1 << 16) | (3 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_16_  ( (1 << 16) | (3 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_SDMMC1_CDATASTROBE  ( (1 << 16) | (3 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_PDM3_STROBE  ( (1 << 16) | (3 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_17_  ( (1 << 16) | (3 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_0_  ( (1 << 16) | (3 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_nSCS_1_  ( (1 << 16) | (3 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_18_  ( (1 << 16) | (3 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_1_  ( (1 << 16) | (3 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_19_  ( (1 << 16) | (3 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_2_  ( (1 << 16) | (3 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_20_  ( (1 << 16) | (3 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_3_  ( (1 << 16) | (3 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_21_  ( (1 << 16) | (3 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_4_  ( (1 << 16) | (3 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_PWM3_TOUT0  ( (1 << 16) | (3 << 8) | (21 << 3) | 2 )
#define PADINDEX_OF_PDM1_DATA0  ( (1 << 16) | (3 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_22_  ( (1 << 16) | (3 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_5_  ( (1 << 16) | (3 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_PWM3_TOUT1  ( (1 << 16) | (3 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_PDM1_DATA1  ( (1 << 16) | (3 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_23_  ( (1 << 16) | (3 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_6_  ( (1 << 16) | (3 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_PWM3_TOUT2  ( (1 << 16) | (3 << 8) | (23 << 3) | 2 )
#define PADINDEX_OF_PDM1_STROBE  ( (1 << 16) | (3 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_24_  ( (1 << 16) | (3 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATA_7_  ( (1 << 16) | (3 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_PWM3_TOUT3  ( (1 << 16) | (3 << 8) | (24 << 3) | 2 )
#define PADINDEX_OF_UART3_nCTS  ( (1 << 16) | (3 << 8) | (24 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_25_  ( (1 << 16) | (3 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CCLK  ( (1 << 16) | (3 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_UART3_nRTS  ( (1 << 16) | (3 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_26_  ( (1 << 16) | (3 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CMD  ( (1 << 16) | (3 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_UART4_nCTS  ( (1 << 16) | (3 << 8) | (26 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_27_  ( (1 << 16) | (3 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_SDMMC2_CDATASTROBE  ( (1 << 16) | (3 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_UART4_nRTS  ( (1 << 16) | (3 << 8) | (27 << 3) | 3 )
#define PADINDEX_OF_GPIOD_GPIO_28_  ( (1 << 16) | (3 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_0_  ( (1 << 16) | (3 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_29_  ( (1 << 16) | (3 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_1_  ( (1 << 16) | (3 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_30_  ( (1 << 16) | (3 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_2_  ( (1 << 16) | (3 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_GPIOD_GPIO_31_  ( (1 << 16) | (3 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_3_  ( (1 << 16) | (3 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_0_  ( (1 << 16) | (4 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_4_  ( (1 << 16) | (4 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_1_  ( (1 << 16) | (4 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_5_  ( (1 << 16) | (4 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_2_  ( (1 << 16) | (4 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_6_  ( (1 << 16) | (4 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_3_  ( (1 << 16) | (4 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_7_  ( (1 << 16) | (4 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_4_  ( (1 << 16) | (4 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_8_  ( (1 << 16) | (4 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_5_  ( (1 << 16) | (4 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_9_  ( (1 << 16) | (4 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_6_  ( (1 << 16) | (4 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_10_  ( (1 << 16) | (4 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_0_  ( (1 << 16) | (4 << 8) | (6 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_7_  ( (1 << 16) | (4 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_11_  ( (1 << 16) | (4 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_1_  ( (1 << 16) | (4 << 8) | (7 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_8_  ( (1 << 16) | (4 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_12_  ( (1 << 16) | (4 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_3_  ( (1 << 16) | (4 << 8) | (8 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_9_  ( (1 << 16) | (4 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_13_  ( (1 << 16) | (4 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_4_  ( (1 << 16) | (4 << 8) | (9 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_10_  ( (1 << 16) | (4 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_14_  ( (1 << 16) | (4 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_5_  ( (1 << 16) | (4 << 8) | (10 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_11_  ( (1 << 16) | (4 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_15_  ( (1 << 16) | (4 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_MCUSTOP_ADDR_6_  ( (1 << 16) | (4 << 8) | (11 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_12_  ( (1 << 16) | (4 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_16_  ( (1 << 16) | (4 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_SDMMC0_CARD_nDetect  ( (1 << 16) | (4 << 8) | (12 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_7_  ( (1 << 16) | (4 << 8) | (12 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_13_  ( (1 << 16) | (4 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_17_  ( (1 << 16) | (4 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_SDMMC0_CARD_WritePrt  ( (1 << 16) | (4 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_8_  ( (1 << 16) | (4 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_14_  ( (1 << 16) | (4 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_18_  ( (1 << 16) | (4 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_SDMMC1_CARD_nDetect  ( (1 << 16) | (4 << 8) | (14 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_9_  ( (1 << 16) | (4 << 8) | (14 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_15_  ( (1 << 16) | (4 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_19_  ( (1 << 16) | (4 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_SDMMC1_CARD_WritePrt  ( (1 << 16) | (4 << 8) | (15 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_10_  ( (1 << 16) | (4 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_16_  ( (1 << 16) | (4 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_20_  ( (1 << 16) | (4 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_SDMMC2_CARD_nDetect  ( (1 << 16) | (4 << 8) | (16 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_11_  ( (1 << 16) | (4 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_17_  ( (1 << 16) | (4 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_21_  ( (1 << 16) | (4 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_SDMMC2_CARD_WritePrt  ( (1 << 16) | (4 << 8) | (17 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_12_  ( (1 << 16) | (4 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_18_  ( (1 << 16) | (4 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_22_  ( (1 << 16) | (4 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_SDMMC0_nRST  ( (1 << 16) | (4 << 8) | (18 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_13_  ( (1 << 16) | (4 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_19_  ( (1 << 16) | (4 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADRGB24_23_  ( (1 << 16) | (4 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_SDMMC0_CARD_nInt  ( (1 << 16) | (4 << 8) | (19 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_14_  ( (1 << 16) | (4 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_20_  ( (1 << 16) | (4 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADnHSync  ( (1 << 16) | (4 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_SDMMC1_nRST  ( (1 << 16) | (4 << 8) | (20 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_15_  ( (1 << 16) | (4 << 8) | (20 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_21_  ( (1 << 16) | (4 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADnVSync  ( (1 << 16) | (4 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_SDMMC1_CARD_nInt  ( (1 << 16) | (4 << 8) | (21 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_16_  ( (1 << 16) | (4 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_22_  ( (1 << 16) | (4 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PrimPADDE  ( (1 << 16) | (4 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_SDMMC2_nRST  ( (1 << 16) | (4 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_ADDR_17_  ( (1 << 16) | (4 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_23_  ( (1 << 16) | (4 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_PADPrimVCLK  ( (1 << 16) | (4 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_SDMMC2_CARD_nInt  ( (1 << 16) | (4 << 8) | (23 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_LATADDR  ( (1 << 16) | (4 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_30_  ( (1 << 16) | (5 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_I2C0_SDA  ( (1 << 16) | (5 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_ARMTOP_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (30 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_31_  ( (1 << 16) | (5 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_I2C0_SCL  ( (1 << 16) | (5 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_CMU_SYS_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (31 << 3) | 2 )
#define PADINDEX_OF_GPIOG_GPIO_0_  ( (1 << 16) | (6 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_I2C1_SDA  ( (1 << 16) | (6 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_CMU_LBUS_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (0 << 3) | 2 )
#define PADINDEX_OF_GPIOG_GPIO_1_  ( (1 << 16) | (6 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_I2C1_SCL  ( (1 << 16) | (6 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_CMU_WAVE_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (1 << 3) | 2 )
#define PADINDEX_OF_GPIOE_GPIO_24_  ( (1 << 16) | (4 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_UART0_TXD  ( (1 << 16) | (4 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_25_  ( (1 << 16) | (4 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_UART0_RXD_SMC  ( (1 << 16) | (4 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_26_  ( (1 << 16) | (4 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_UART1_TXD  ( (1 << 16) | (4 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_27_  ( (1 << 16) | (4 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_UART1_RXD_SMC  ( (1 << 16) | (4 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_28_  ( (1 << 16) | (4 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_UART1_nCTS  ( (1 << 16) | (4 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_29_  ( (1 << 16) | (4 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_UART1_nRTS  ( (1 << 16) | (4 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_GPIOE_GPIO_30_  ( (1 << 16) | (4 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_UART2_TXD  ( (1 << 16) | (4 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_CMU_SYS_po_1_out_clk  ( (1 << 16) | (4 << 8) | (30 << 3) | 3 )
#define PADINDEX_OF_GPIOE_GPIO_31_  ( (1 << 16) | (4 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_UART2_RXD_SMC  ( (1 << 16) | (4 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_CMU_SYS_po_2_out_clk  ( (1 << 16) | (4 << 8) | (31 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_0_  ( (1 << 16) | (5 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_UART2_nCTS  ( (1 << 16) | (5 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_CMU_SYS_po_3_out_clk  ( (1 << 16) | (5 << 8) | (0 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_1_  ( (1 << 16) | (5 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_UART2_nRTS  ( (1 << 16) | (5 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_CMU_SYS_po_4_out_clk  ( (1 << 16) | (5 << 8) | (1 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_2_  ( (1 << 16) | (5 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_UART3_TXD  ( (1 << 16) | (5 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_2_  ( (1 << 16) | (5 << 8) | (2 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_11_  ( (1 << 16) | (5 << 8) | (2 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_3_  ( (1 << 16) | (5 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_UART3_RXD_SMC  ( (1 << 16) | (5 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_3_  ( (1 << 16) | (5 << 8) | (3 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_12_  ( (1 << 16) | (5 << 8) | (3 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_4_  ( (1 << 16) | (5 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_UART4_TXD  ( (1 << 16) | (5 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_4_  ( (1 << 16) | (5 << 8) | (4 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_13_  ( (1 << 16) | (5 << 8) | (4 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_5_  ( (1 << 16) | (5 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_UART4_RXD_SMC  ( (1 << 16) | (5 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_5_  ( (1 << 16) | (5 << 8) | (5 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_14_  ( (1 << 16) | (5 << 8) | (5 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_6_  ( (1 << 16) | (5 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_UART5_TXD  ( (1 << 16) | (5 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_6_  ( (1 << 16) | (5 << 8) | (6 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_15_  ( (1 << 16) | (5 << 8) | (6 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_7_  ( (1 << 16) | (5 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_UART5_RXD_SMC  ( (1 << 16) | (5 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_7_  ( (1 << 16) | (5 << 8) | (7 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_nNCS_2_  ( (1 << 16) | (5 << 8) | (7 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_8_  ( (1 << 16) | (5 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_UART6_TXD  ( (1 << 16) | (5 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_8_  ( (1 << 16) | (5 << 8) | (8 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_9_  ( (1 << 16) | (5 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_UART6_RXD_SMC  ( (1 << 16) | (5 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_9_  ( (1 << 16) | (5 << 8) | (9 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_10_  ( (1 << 16) | (5 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_UART7_TXD  ( (1 << 16) | (5 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_10_  ( (1 << 16) | (5 << 8) | (10 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_5_  ( (1 << 16) | (5 << 8) | (10 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_11_  ( (1 << 16) | (5 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_UART7_RXD_SMC  ( (1 << 16) | (5 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_11_  ( (1 << 16) | (5 << 8) | (11 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_6_  ( (1 << 16) | (5 << 8) | (11 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_12_  ( (1 << 16) | (5 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_UART8_TXD  ( (1 << 16) | (5 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_12_  ( (1 << 16) | (5 << 8) | (12 << 3) | 2 )
#define PADINDEX_OF_DISPLAYTOP_MIPI0_TE  ( (1 << 16) | (5 << 8) | (12 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_13_  ( (1 << 16) | (5 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_UART8_RXD_SMC  ( (1 << 16) | (5 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_PPM_PPMIn_13_  ( (1 << 16) | (5 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_DISPLAYTOP_MIPI0_LINK_TE  ( (1 << 16) | (5 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_14_  ( (1 << 16) | (5 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_SSP0_MISO  ( (1 << 16) | (5 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_DISPLAYTOP_CSI_DEBUG_D  ( (1 << 16) | (5 << 8) | (14 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_15_  ( (1 << 16) | (5 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_SSP0_MOSI  ( (1 << 16) | (5 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_DISPLAYTOP_DSI_DEBUG_D  ( (1 << 16) | (5 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_16_  ( (1 << 16) | (5 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_SSP0_SSPCLK_IO  ( (1 << 16) | (5 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_GPIOF_GPIO_17_  ( (1 << 16) | (5 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_SSP0_SSPFSS  ( (1 << 16) | (5 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_GPIOF_GPIO_18_  ( (1 << 16) | (5 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_SSP1_MISO  ( (1 << 16) | (5 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_UART1_nDCD  ( (1 << 16) | (5 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_19_  ( (1 << 16) | (5 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_SSP1_MOSI  ( (1 << 16) | (5 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_UART1_nDSR  ( (1 << 16) | (5 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_20_  ( (1 << 16) | (5 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_SSP1_SSPCLK_IO  ( (1 << 16) | (5 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_UART1_nDTR  ( (1 << 16) | (5 << 8) | (20 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_21_  ( (1 << 16) | (5 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_SSP1_SSPFSS  ( (1 << 16) | (5 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_UART1_nRI  ( (1 << 16) | (5 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_22_  ( (1 << 16) | (5 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_SSP2_MISO  ( (1 << 16) | (5 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_PWM2_TOUT1  ( (1 << 16) | (5 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_CMU_SYS_po_0_out_clk  ( (1 << 16) | (5 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_23_  ( (1 << 16) | (5 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_SSP2_MOSI  ( (1 << 16) | (5 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_PWM2_TOUT2  ( (1 << 16) | (5 << 8) | (23 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_8_  ( (1 << 16) | (5 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_24_  ( (1 << 16) | (5 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_SSP2_SSPCLK_IO  ( (1 << 16) | (5 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_PWM2_TOUT3  ( (1 << 16) | (5 << 8) | (24 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_9_  ( (1 << 16) | (5 << 8) | (24 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_25_  ( (1 << 16) | (5 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_SSP2_SSPFSS  ( (1 << 16) | (5 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_CMU_PERICLK_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (25 << 3) | 2 )
#define PADINDEX_OF_MCUSTOP_SD_10_  ( (1 << 16) | (5 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOF_GPIO_26_  ( (1 << 16) | (5 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_PWM0_TOUT0  ( (1 << 16) | (5 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_CMU_HDMI_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (26 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_27_  ( (1 << 16) | (5 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_PWM0_TOUT1  ( (1 << 16) | (5 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_CMU_BBUS_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (27 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_28_  ( (1 << 16) | (5 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_PWM0_TOUT2  ( (1 << 16) | (5 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_CMU_CODA_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (28 << 3) | 2 )
#define PADINDEX_OF_GPIOF_GPIO_29_  ( (1 << 16) | (5 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_PWM0_TOUT3  ( (1 << 16) | (5 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_CMU_WAVE420_CLKMUXOUT  ( (1 << 16) | (5 << 8) | (29 << 3) | 2 )
#define PADINDEX_OF_USB20OTG_o_DrvVBUS  ( (1 << 16) | (5 << 8) | (29 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_2_  ( (1 << 16) | (6 << 8) | (2 << 3) | 0 )
#define PADINDEX_OF_I2C2_SDA  ( (1 << 16) | (6 << 8) | (2 << 3) | 1 )
#define PADINDEX_OF_CMU_ISP_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (2 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_0_  ( (1 << 16) | (6 << 8) | (2 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_3_  ( (1 << 16) | (6 << 8) | (3 << 3) | 0 )
#define PADINDEX_OF_I2C2_SCL  ( (1 << 16) | (6 << 8) | (3 << 3) | 1 )
#define PADINDEX_OF_CMU_TBUS_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (3 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_1_  ( (1 << 16) | (6 << 8) | (3 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_4_  ( (1 << 16) | (6 << 8) | (4 << 3) | 0 )
#define PADINDEX_OF_I2C3_SDA  ( (1 << 16) | (6 << 8) | (4 << 3) | 1 )
#define PADINDEX_OF_CMU_DREX0_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (4 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_2_  ( (1 << 16) | (6 << 8) | (4 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_5_  ( (1 << 16) | (6 << 8) | (5 << 3) | 0 )
#define PADINDEX_OF_I2C3_SCL  ( (1 << 16) | (6 << 8) | (5 << 3) | 1 )
#define PADINDEX_OF_CMU_GPU_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (5 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_3_  ( (1 << 16) | (6 << 8) | (5 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_6_  ( (1 << 16) | (6 << 8) | (6 << 3) | 0 )
#define PADINDEX_OF_I2C4_SDA  ( (1 << 16) | (6 << 8) | (6 << 3) | 1 )
#define PADINDEX_OF_CMU_USB_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (6 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_4_  ( (1 << 16) | (6 << 8) | (6 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_7_  ( (1 << 16) | (6 << 8) | (7 << 3) | 0 )
#define PADINDEX_OF_I2C4_SCL  ( (1 << 16) | (6 << 8) | (7 << 3) | 1 )
#define PADINDEX_OF_CMU_DISP_CLKMUXOUT  ( (1 << 16) | (6 << 8) | (7 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_ro_out_5_  ( (1 << 16) | (6 << 8) | (7 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_27_  ( (1 << 16) | (6 << 8) | (27 << 3) | 0 )
#define PADINDEX_OF_PDM_DATA0  ( (1 << 16) | (6 << 8) | (27 << 3) | 1 )
#define PADINDEX_OF_GPIOG_GPIO_28_  ( (1 << 16) | (6 << 8) | (28 << 3) | 0 )
#define PADINDEX_OF_PDM_DATA1  ( (1 << 16) | (6 << 8) | (28 << 3) | 1 )
#define PADINDEX_OF_GPIOG_GPIO_29_  ( (1 << 16) | (6 << 8) | (29 << 3) | 0 )
#define PADINDEX_OF_PDM_STROBE  ( (1 << 16) | (6 << 8) | (29 << 3) | 1 )
#define PADINDEX_OF_GPIOH_GPIO_0_  ( (1 << 16) | (7 << 8) | (0 << 3) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_nGRESETOUT  ( (1 << 16) | (7 << 8) | (0 << 3) | 1 )
#define PADINDEX_OF_GPIOG_GPIO_8_  ( (1 << 16) | (6 << 8) | (8 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txd_0_  ( (1 << 16) | (6 << 8) | (8 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_7_  ( (1 << 16) | (6 << 8) | (8 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_0_  ( (1 << 16) | (6 << 8) | (8 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_9_  ( (1 << 16) | (6 << 8) | (9 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txd_1_  ( (1 << 16) | (6 << 8) | (9 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_8_  ( (1 << 16) | (6 << 8) | (9 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_1_  ( (1 << 16) | (6 << 8) | (9 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_10_  ( (1 << 16) | (6 << 8) | (10 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txd_2_  ( (1 << 16) | (6 << 8) | (10 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_9_  ( (1 << 16) | (6 << 8) | (10 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_2_  ( (1 << 16) | (6 << 8) | (10 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_11_  ( (1 << 16) | (6 << 8) | (11 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txd_3_  ( (1 << 16) | (6 << 8) | (11 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_10_  ( (1 << 16) | (6 << 8) | (11 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_3_  ( (1 << 16) | (6 << 8) | (11 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_12_  ( (1 << 16) | (6 << 8) | (12 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txen  ( (1 << 16) | (6 << 8) | (12 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_11_  ( (1 << 16) | (6 << 8) | (12 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_4_  ( (1 << 16) | (6 << 8) | (12 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_13_  ( (1 << 16) | (6 << 8) | (13 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_clk_tx  ( (1 << 16) | (6 << 8) | (13 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_12_  ( (1 << 16) | (6 << 8) | (13 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_5_  ( (1 << 16) | (6 << 8) | (13 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_14_  ( (1 << 16) | (6 << 8) | (14 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxd_0_  ( (1 << 16) | (6 << 8) | (14 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_13_  ( (1 << 16) | (6 << 8) | (14 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_6_  ( (1 << 16) | (6 << 8) | (14 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_15_  ( (1 << 16) | (6 << 8) | (15 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxd_1_  ( (1 << 16) | (6 << 8) | (15 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_14_  ( (1 << 16) | (6 << 8) | (15 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_7_  ( (1 << 16) | (6 << 8) | (15 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_16_  ( (1 << 16) | (6 << 8) | (16 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxd_2_  ( (1 << 16) | (6 << 8) | (16 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_15_  ( (1 << 16) | (6 << 8) | (16 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_8_  ( (1 << 16) | (6 << 8) | (16 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_17_  ( (1 << 16) | (6 << 8) | (17 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxd_3_  ( (1 << 16) | (6 << 8) | (17 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_GPIO_16_  ( (1 << 16) | (6 << 8) | (17 << 3) | 2 )
#define PADINDEX_OF_CRYPTO_TRNG_meta_out_9_  ( (1 << 16) | (6 << 8) | (17 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_18_  ( (1 << 16) | (6 << 8) | (18 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxdv  ( (1 << 16) | (6 << 8) | (18 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_UART1_TX  ( (1 << 16) | (6 << 8) | (18 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_19_  ( (1 << 16) | (6 << 8) | (19 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_clk_rx  ( (1 << 16) | (6 << 8) | (19 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_UART1_RX  ( (1 << 16) | (6 << 8) | (19 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_20_  ( (1 << 16) | (6 << 8) | (20 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_gmii_mdi  ( (1 << 16) | (6 << 8) | (20 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_I2C1_SCL  ( (1 << 16) | (6 << 8) | (20 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_21_  ( (1 << 16) | (6 << 8) | (21 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_gmii_mdc  ( (1 << 16) | (6 << 8) | (21 << 3) | 1 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_I2C1_SDA  ( (1 << 16) | (6 << 8) | (21 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_22_  ( (1 << 16) | (6 << 8) | (22 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_txer  ( (1 << 16) | (6 << 8) | (22 << 3) | 1 )
#define PADINDEX_OF_PDM2_DATA0  ( (1 << 16) | (6 << 8) | (22 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_PWM0_OUT  ( (1 << 16) | (6 << 8) | (22 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_23_  ( (1 << 16) | (6 << 8) | (23 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_rxer  ( (1 << 16) | (6 << 8) | (23 << 3) | 1 )
#define PADINDEX_OF_PDM2_DATA1  ( (1 << 16) | (6 << 8) | (23 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_PWM1_OUT  ( (1 << 16) | (6 << 8) | (23 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_24_  ( (1 << 16) | (6 << 8) | (24 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_col  ( (1 << 16) | (6 << 8) | (24 << 3) | 1 )
#define PADINDEX_OF_PLL_EXT_FIN  ( (1 << 16) | (6 << 8) | (24 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_PWM2_OUT  ( (1 << 16) | (6 << 8) | (24 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_25_  ( (1 << 16) | (6 << 8) | (25 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_phy_crs  ( (1 << 16) | (6 << 8) | (25 << 3) | 1 )
#define PADINDEX_OF_PDM2_STROBE  ( (1 << 16) | (6 << 8) | (25 << 3) | 2 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_MCU_IO_PWM3_OUT  ( (1 << 16) | (6 << 8) | (25 << 3) | 3 )
#define PADINDEX_OF_GPIOG_GPIO_26_  ( (1 << 16) | (6 << 8) | (26 << 3) | 0 )
#define PADINDEX_OF_DWC_GMAC_clk_rmii  ( (1 << 16) | (6 << 8) | (26 << 3) | 1 )
#define PADINDEX_OF_GPIOG_GPIO_30_  ( (1 << 16) | (6 << 8) | (30 << 3) | 0 )
#define PADINDEX_OF_USB20OTG_i_VBUSVLDEXT  ( (1 << 16) | (6 << 8) | (30 << 3) | 1 )
#define PADINDEX_OF_GPIOG_GPIO_31_  ( (1 << 16) | (6 << 8) | (31 << 3) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_HPD  ( (1 << 16) | (6 << 8) | (31 << 3) | 1 )
#define PADINDEX_OF_ECID_PAD_BONDING_ID_0_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ECID_PAD_BONDING_ID_1_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_CSSYS_wrapper_nTRST  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_CSSYS_wrapper_TMS  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_CSSYS_wrapper_TDI  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_CSSYS_wrapper_TCK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_1_  ( (1 << 16) | (7 << 8) | (1 << 3) | 0 )
#define PADINDEX_OF_CSSYS_wrapper_TDO  ( (1 << 16) | (7 << 8) | (1 << 3) | 1 )
#define PADINDEX_OF_ECID_EFUSE_FSOURCE  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_XTI  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_0_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_1_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_2_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_3_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_4_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_5_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_6_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_7_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_8_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_9_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_10_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_11_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_12_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_13_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_AliveGPIO_14_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_nRESET  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_TEST_EN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_TEST_EN1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_VDDPWRON  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_PAD_VDDPWRON_DDR  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_RTCOUT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_nx00701_SYSCTRLTOP_nxp4330_XTIRTC  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_0_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_1_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_2_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_3_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_TS_0_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_TS_1_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_TS_2_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AIN_TS_3_  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_VREF  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ADC_AGND  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ZQ  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD31  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD30  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD29  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD28  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD27  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD26  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD25  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD24  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_pADQS3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_nADQS3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ADQM3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_Aref1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD15  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD14  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD13  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD12  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD11  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD10  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD9  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD8  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_pADQS1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_nADQS1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ADQM1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AnWE  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AnCAS  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AnRAS  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AODT0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AODT1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA14  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA15  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA4  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ACKE0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ARESET  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ACKE1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ACK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ACKB  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AnCS0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AnCS1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA5  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA6  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA7  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA8  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA9  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA10  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA11  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA12  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AA13  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ABA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ABA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ABA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ADQM0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_nADQS0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_pADQS0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD7  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD6  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD5  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD4  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_Aref3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_ADQM2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_nADQS2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_pADQS2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD23  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD22  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD21  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD20  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD19  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD18  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD17  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_AD16  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DREX_WRP0_CKEIN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DPDATA3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DNDATA3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DPDATA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DNDATA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DPCLK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DNCLK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DPDATA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DNDATA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DPDATA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_S_DNDATA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DPDATA3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DNDATA3  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DPDATA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DNDATA2  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DPCLK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DNCLK  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_VREG_0P4V  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DPDATA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DNDATA1  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DPDATA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_MIPI_io_PHY_M_DNDATA0  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_ROUT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TAN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TAP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TBN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TBP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TCN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TCP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TCLKN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TCLKP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TDN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TDP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TEN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS_TEP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_ROUT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TAN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TAP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TBN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TBP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TCN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TCP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TCLKN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TCLKP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TDN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TDP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TEN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_LVDS1_TEP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_REXT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX0P  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX0N  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX1P  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX1N  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX2P  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TX2N  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TXCP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_HDMI_TXCN  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_DAC_IO  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_DAC_IOB  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_DAC_IREF  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_DAC_VREF  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_DISPLAYTOP_DAC_COMP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_TEM2803X_WRP0_RES_EXT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_TEM2803X_WRP0_TEST_OUT  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_ss28lpp_efrom_lp_112_FSOURCE  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_VBUS  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_DP  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_DM  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_ID  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_resref  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_rx0_m  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_rx0_p  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_tx0_m  				 ( (0 << 16) | 0 )
#define PADINDEX_OF_USB30_USB3_tx0_p  				 ( (0 << 16) | 0 )

#define PADINDEX_OF_GPIOH_GPIO_2_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_3_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_4_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_5_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_6_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_7_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_8_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_9_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_10_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_11_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_12_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_13_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_14_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_15_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_16_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_17_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_18_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_19_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_20_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_21_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_22_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_23_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_24_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_25_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_26_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_27_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_28_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_29_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_30_  ( (0 << 16) | 0 )
#define PADINDEX_OF_GPIOH_GPIO_31_  ( (0 << 16) | 0 )

//#define PADINDEX_OF_VIP2_i_ExtCLK2               ( (1 << 16) | (0 << 8) | (28 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_0_                ( (1 << 16) | (0 << 8) | (30 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_1_                ( (1 << 16) | (1 << 8) | (0 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_2_                ( (1 << 16) | (1 << 8) | (2 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_3_                ( (1 << 16) | (1 << 8) | (4 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_4_                ( (1 << 16) | (1 << 8) | (6 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_5_                ( (1 << 16) | (1 << 8) | (8 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_6_                ( (1 << 16) | (1 << 8) | (9 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_VD2_7_                ( (1 << 16) | (1 << 8) | (10 << 3) | 1 )
//#define PADINDEX_OF_VIP2_i_ExtVSYNC2             ( (1 << 16) | (4 << 8) | (7 << 3) | 2 )
//#define PADINDEX_OF_VIP2_i_ExtHSYNC2             ( (1 << 16) | (4 << 8) | (13 << 3) | 2 )
#ifdef __cplusplus
}
#endif

#endif // #define __NX_CHIP_IO_FABRIC_NXP5540_H__


