<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1796</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1796-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811796.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:177px;white-space:nowrap" class="ft00">VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed&#160;Dword, Packed Qword with&#160;Signed Dword, Signed</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, V-Z</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">5-410&#160;Vol. 2C</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft05">will&#160;only be stored&#160;if their corresponding&#160;mask bit is one. The entire&#160;mask register will be set to zero by this&#160;instruc-<br/>tion&#160;unless it&#160;triggers an exception.<br/>This instruction can&#160;be suspended&#160;by an&#160;exception if&#160;at least one element is&#160;already&#160;scattered (i.e.,&#160;if the&#160;exception&#160;<br/>is triggered&#160;by an element other than&#160;the rightmost one with its mask bit set). When this happens, the destination&#160;<br/>register and the&#160;mask register are&#160;partially updated.&#160;If&#160;any traps or interrupts are pending from already&#160;scattered&#160;<br/>elements, they will be&#160;delivered in lieu of&#160;the exception;&#160;in&#160;this&#160;case, EFLAG.RF&#160;is set to&#160;one&#160;so an instruction break-<br/>point is&#160;not re-triggered&#160;when the&#160;instruction&#160;is continued.<br/>Note that:</p>
<p style="position:absolute;top:250px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:250px;left:93px;white-space:nowrap" class="ft04">Only&#160;writes to&#160;overlapping&#160;vector indices are guaranteed&#160;to be ordered&#160;with respect&#160;to each other&#160;(from&#160;LSB to&#160;<br/>MSB of the source&#160;registers). Note that this also include&#160;partially overlapping vector indices. Writes that are not&#160;<br/>overlapped may happen in&#160;any order.&#160;Memory ordering&#160;with other&#160;instructions&#160;follows&#160;the Intel-64 memory&#160;<br/>ordering model.&#160;Note that&#160;this does not account for&#160;non-overlapping&#160;indices&#160;that map&#160;into the&#160;same physical&#160;<br/>address locations.</p>
<p style="position:absolute;top:338px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:339px;left:93px;white-space:nowrap" class="ft02">If two or&#160;more&#160;destination&#160;indices&#160;completely&#160;overlap,&#160;the&#160;“earlier”&#160;write(s) may&#160;be&#160;skipped.</p>
<p style="position:absolute;top:361px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:361px;left:93px;white-space:nowrap" class="ft04">Faults&#160;are delivered&#160;in&#160;a right-to-left&#160;manner. That&#160;is,&#160;if a&#160;fault&#160;is triggered by an&#160;element&#160;and delivered, all&#160;<br/>elements closer&#160;to the&#160;LSB of the&#160;destination&#160;ZMM will&#160;be completed&#160;(and non-faulting).&#160;Individual elements&#160;<br/>closer&#160;to the&#160;MSB&#160;may&#160;or may not be&#160;completed.&#160;If a&#160;given&#160;element&#160;triggers multiple&#160;faults,&#160;they are&#160;delivered&#160;<br/>in&#160;the conventional order.</p>
<p style="position:absolute;top:433px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:433px;left:93px;white-space:nowrap" class="ft04">Elements may be scattered&#160;in&#160;any order,&#160;but faults must be&#160;delivered&#160;in&#160;a right-to&#160;left order;&#160;thus,&#160;elements to&#160;<br/>the&#160;left of a&#160;faulting&#160;one&#160;may be&#160;gathered&#160;before&#160;the&#160;fault is&#160;delivered. A given&#160;implementation&#160;of this&#160;<br/>instruction is repeatable - given&#160;the&#160;same input&#160;values&#160;and architectural state, the same&#160;set of elements to the&#160;<br/>left&#160;of&#160;the faulting&#160;one&#160;will be gathered.</p>
<p style="position:absolute;top:505px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:505px;left:93px;white-space:nowrap" class="ft02">This instruction does not&#160;perform&#160;AC&#160;checks,&#160;and so&#160;will&#160;never deliver&#160;an AC&#160;fault.</p>
<p style="position:absolute;top:527px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:528px;left:93px;white-space:nowrap" class="ft02">Not&#160;valid with 16-bit effective&#160;addresses. Will&#160;deliver a&#160;#UD fault.</p>
<p style="position:absolute;top:550px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:550px;left:93px;white-space:nowrap" class="ft04">If&#160;this instruction overwrites itself&#160;and&#160;then takes a&#160;fault, only a&#160;subset&#160;of elements may be completed&#160;before&#160;<br/>the&#160;fault&#160;is delivered&#160;(as described&#160;above). If the&#160;fault&#160;handler completes&#160;and attempts to&#160;re-execute&#160;this&#160;<br/>instruction,&#160;the new instruction will&#160;be&#160;executed, and&#160;the scatter will not complete.</p>
<p style="position:absolute;top:606px;left:68px;white-space:nowrap" class="ft05">Note&#160;that&#160;the presence of VSIB byte&#160;is enforced in this&#160;instruction. Hence, the&#160;instruction&#160;will&#160;#UD fault if&#160;<br/>ModRM.rm is&#160;different&#160;than&#160;100b.<br/>This&#160;instruction has special&#160;disp8*N and alignment&#160;rules.&#160;N is&#160;considered&#160;to be the&#160;size of a&#160;single&#160;vector element.<br/>The&#160;scaled&#160;index may require more&#160;bits&#160;to represent than&#160;the address&#160;bits used by&#160;the processor (e.g.,&#160;in&#160;32-bit&#160;<br/>mode, if the scale is greater than one). In this case, the most significant bits beyond the&#160;number&#160;of&#160;address&#160;bits are&#160;<br/>ignored.<br/>The instruction will #UD fault&#160;if&#160;the k0&#160;mask&#160;register is&#160;specified.<br/>The instruction will #UD fault&#160;if&#160;EVEX.Z&#160;=&#160;1.&#160;</p>
<p style="position:absolute;top:780px;left:68px;white-space:nowrap" class="ft01">Operation</p>
<p style="position:absolute;top:802px;left:68px;white-space:nowrap" class="ft06">BASE_ADDR&#160;stands&#160;for&#160;the&#160;memory&#160;operand base&#160;address&#160;(a GPR); may not exist<br/>VINDEX&#160;stands&#160;for the memory&#160;operand&#160;vector of&#160;indices (a&#160;ZMM register)<br/>SCALE&#160;stands for&#160;the&#160;memory&#160;operand scalar&#160;(1,&#160;2,&#160;4 or&#160;8)<br/>DISP&#160;is&#160;the&#160;optional 1,&#160;2&#160;or 4 byte&#160;displacement</p>
</div>
</body>
</html>
