
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.090318                       # Number of seconds simulated
sim_ticks                                 90317761000                       # Number of ticks simulated
final_tick                                90317761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1105245                       # Simulator instruction rate (inst/s)
host_op_rate                                  1821414                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2243738470                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660848                       # Number of bytes of host memory used
host_seconds                                    40.25                       # Real time elapsed on the host
sim_insts                                    44489700                       # Number of instructions simulated
sim_ops                                      73317828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          819648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             842240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       492352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          492352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          7693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7693                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             250139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9075159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9325298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        250139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           250139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5451331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5451331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5451331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            250139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9075159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14776628                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        180635522                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489700                       # Number of instructions committed
system.cpu.committedOps                      73317828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  180635522                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443763     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.041322                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.461796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            769000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.041322                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20838999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20838999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5799816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5799816                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26638815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26638815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26638815                       # number of overall hits
system.cpu.dcache.overall_hits::total        26638815                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38737                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16712                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        55449                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55449                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        55449                       # number of overall misses
system.cpu.dcache.overall_misses::total         55449                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3110221000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3110221000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    992996000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    992996000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4103217000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4103217000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4103217000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4103217000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002873                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002873                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80290.703978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80290.703978                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59418.142652                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59418.142652                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73999.837689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73999.837689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73999.837689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73999.837689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43435                       # number of writebacks
system.cpu.dcache.writebacks::total             43435                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16712                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16712                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        55449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        55449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55449                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3071484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3071484000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    976284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    976284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4047768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4047768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4047768000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4047768000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002077                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002077                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79290.703978                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79290.703978                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58418.142652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58418.142652                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72999.837689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72999.837689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72999.837689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72999.837689                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44928                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.291869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168603.084986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.291869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516536                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516536                       # number of overall hits
system.cpu.icache.overall_hits::total        59516536                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59196000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59196000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 167694.050992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 167694.050992                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 167694.050992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 167694.050992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 167694.050992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 167694.050992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58843000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58843000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58843000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58843000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 166694.050992                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 166694.050992                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 166694.050992                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 166694.050992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 166694.050992                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 166694.050992                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.384512                       # Cycle average of tags in use
system.l2.tags.total_refs                      100773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.166412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.426348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.933378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.024786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986028                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    830371                       # Number of tag accesses
system.l2.tags.data_accesses                   830371                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43435                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43435                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             10009                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10009                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   262                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21366                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21628                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21628                       # number of overall hits
system.l2.overall_hits::total                   21628                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23812                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24165                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23812                       # number of overall misses
system.l2.overall_misses::total                 24165                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    843370500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     843370500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     58310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58310500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2789035500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2789035500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      58310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    3632406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3690716500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     58310500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   3632406000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3690716500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         10009                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10009                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45793                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45793                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527701                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527701                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 130937.820214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 130937.820214                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 165185.552408                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 165185.552408                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 160556.991538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 160556.991538                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165185.552408                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 152545.187301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 152729.836540                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165185.552408                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 152545.187301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 152729.836540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21653                       # number of writebacks
system.l2.writebacks::total                     21653                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24165                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    778960500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    778960500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     54780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54780500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2615325500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2615325500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     54780500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3394286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3449066500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     54780500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3394286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3449066500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448434                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527701                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 120937.820214                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120937.820214                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 155185.552408                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 155185.552408                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 150556.991538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 150556.991538                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 155185.552408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 142545.187301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 142729.836540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 155185.552408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 142545.187301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 142729.836540                       # average overall mshr miss latency
system.l2.replacements                          22139                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3936.567363                       # Cycle average of tags in use
system.l3.tags.total_refs                       45914                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21762                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.109824                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      790.341654                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         29.783814                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3116.441895                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.192955                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.007271                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.760850                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.961076                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3974                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    113782                       # Number of tag accesses
system.l3.tags.data_accesses                   113782                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21653                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21653                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          10963                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             10963                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 11005                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11005                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                11005                       # number of overall hits
system.l3.overall_hits::total                   11005                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6399                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6399                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         6408                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            6761                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               12807                       # number of demand (read+write) misses
system.l3.demand_misses::total                  13160                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              12807                       # number of overall misses
system.l3.overall_misses::total                 13160                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    707248500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     707248500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     50897500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2199503000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2250400500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      50897500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    2906751500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2957649000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     50897500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   2906751500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2957649000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21653                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21653                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17371                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17724                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23812                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24165                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23812                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24165                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993479                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993479                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.368891                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.381460                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.537838                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.544589                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.537838                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.544589                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 110524.847632                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 110524.847632                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 144185.552408                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 343243.289638                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 332850.244047                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 144185.552408                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 226965.838994                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 224745.364742                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 144185.552408                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 226965.838994                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 224745.364742                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 7693                       # number of writebacks
system.l3.writebacks::total                      7693                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            96                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6399                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6399                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         6408                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         6761                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          12807                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             13160                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         12807                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            13160                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    579268500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    579268500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     43837500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2071343000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2115180500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     43837500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   2650611500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   2694449000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     43837500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   2650611500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   2694449000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993479                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993479                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.368891                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.381460                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.537838                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.544589                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.537838                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.544589                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 90524.847632                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 90524.847632                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 124185.552408                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 323243.289638                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 312850.244047                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 124185.552408                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 206965.838994                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 204745.364742                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 124185.552408                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 206965.838994                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 204745.364742                       # average overall mshr miss latency
system.l3.replacements                          17666                       # number of replacements
system.membus.snoop_filter.tot_requests         23323                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         7693                       # Transaction distribution
system.membus.trans_dist::CleanEvict              177                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6399                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6761                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        34190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        34190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1334592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1334592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1334592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13160                       # Request fanout histogram
system.membus.reqLayer2.occupancy            54098000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           65803000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       100773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        54980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4858                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           10009                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          10009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       155826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                156575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5688000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5713344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           32031                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1385792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.055310                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82975     94.47%     94.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4858      5.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87833                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           93864500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          73164500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46010                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           9892                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         9892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  90317761000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17724                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        29346                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           10165                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17724                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70175                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2932352                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           17666                       # Total snoops (count)
system.tol3bus.snoopTraffic                    492352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            41831                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.236475                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.424922                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  31939     76.35%     76.35% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   9892     23.65%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              41831                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44658000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36247500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
