$date
	Sun Oct 23 02:37:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#193183
b10000 !
1"
#193186
b10000 &
b10000 %
1$
#193187
0"
#193190
b1000 &
b1000 %
#193194
b100 &
b100 %
#193198
b10 &
b10 %
#193202
b1 &
b1 %
1#
#193206
b0 &
0#
b0 %
0$
#1183227
b1010 !
1"
#1183230
b1010 &
b1010 %
1$
#1183231
0"
#1183234
b101 &
b101 %
#1183238
b10000 &
b10000 %
#1183242
b1000 &
b1000 %
#1183246
b100 &
b100 %
#1183250
b10 &
b10 %
#1183254
b1 &
1#
b1 %
#1183258
b0 &
b0 %
0#
0$
#2203725
b1101 !
1"
#2203726
b1101 &
b1101 %
1$
#2203727
0"
#2203730
b101000 &
b101000 %
#2203734
b10100 &
b10100 %
#2203738
b1010 &
b1010 %
#2203742
b101 &
b101 %
#2203746
b10000 &
b10000 %
#2203750
b1000 &
b1000 %
#2203754
b100 &
b100 %
#2203758
b10 &
b10 %
#2203762
b1 &
b1 %
1#
#2203766
b0 &
0#
b0 %
0$
#4500012
