                   ramulator.warmup_time                 179                                      # Time in second taken to complete the warmup phase.
               ramulator.simulation_time                 251                                      # Time in second taken to complete the simulation.
               ramulator.active_cycles_0            71836813                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            71836813                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           257186676                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            3.398052                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
               ramulator.opened_cycles_0                   0                                      # Total cycles during which the level _0 had an opened row.
             ramulator.active_cycles_0_0            71836813                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            72333069                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           257186676                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            3.398052                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
             ramulator.opened_cycles_0_0                   0                                      # Total cycles during which the level _0_0 had an opened row.
           ramulator.active_cycles_0_0_0            24556459                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            24556459                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            32067780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.423692                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.opened_cycles_0_0_0                   0                                      # Total cycles during which the level _0_0_0 had an opened row.
           ramulator.active_cycles_0_0_1            24381134                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            24381134                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            31840965                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.420695                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
           ramulator.opened_cycles_0_0_1                   0                                      # Total cycles during which the level _0_0_1 had an opened row.
           ramulator.active_cycles_0_0_2            24670138                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            24670138                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            32137320                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.424611                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
           ramulator.opened_cycles_0_0_2                   0                                      # Total cycles during which the level _0_0_2 had an opened row.
           ramulator.active_cycles_0_0_3            24903070                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            24903070                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            32433509                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.428524                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
           ramulator.opened_cycles_0_0_3                   0                                      # Total cycles during which the level _0_0_3 had an opened row.
           ramulator.active_cycles_0_0_4            24907234                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4            24907234                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4            32450493                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.428749                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
           ramulator.opened_cycles_0_0_4                   0                                      # Total cycles during which the level _0_0_4 had an opened row.
           ramulator.active_cycles_0_0_5            24590463                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5            24590463                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5            32068090                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.423696                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
           ramulator.opened_cycles_0_0_5                   0                                      # Total cycles during which the level _0_0_5 had an opened row.
           ramulator.active_cycles_0_0_6            24249752                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6            24249752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6            31669386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.418428                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
           ramulator.opened_cycles_0_0_6                   0                                      # Total cycles during which the level _0_0_6 had an opened row.
           ramulator.active_cycles_0_0_7            24920224                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7            24920224                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7            32519146                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.429656                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
           ramulator.opened_cycles_0_0_7                   0                                      # Total cycles during which the level _0_0_7 had an opened row.
      ramulator.read_transaction_bytes_0           499914368                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           273047168                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             8278137                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              414533                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             3384854                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             5212143                                      # Number of row hits for read requests per channel per core
                                     [0]             30313.0                                      # 
                                     [1]             51304.0                                      # 
                                     [2]           2805734.0                                      # 
                                     [3]           2324792.0                                      # 
ramulator.read_row_misses_channel_0_core              247135                                      # Number of row misses for read requests per channel per core
                                     [0]              4578.0                                      # 
                                     [1]             11876.0                                      # 
                                     [2]            169451.0                                      # 
                                     [3]             61230.0                                      # 
ramulator.read_row_conflicts_channel_0_core             2351884                                      # Number of row conflicts for read requests per channel per core
                                     [0]            105797.0                                      # 
                                     [1]            181318.0                                      # 
                                     [2]           1613813.0                                      # 
                                     [3]            450956.0                                      # 
 ramulator.write_row_hits_channel_0_core             3065994                                      # Number of row hits for write requests per channel per core
                                     [0]           3065994.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_misses_channel_0_core              167398                                      # Number of row misses for write requests per channel per core
                                     [0]            167398.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
ramulator.write_row_conflicts_channel_0_core             1032970                                      # Number of row conflicts for write requests per channel per core
                                     [0]           1032970.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
      ramulator.useless_activates_0_core                1154                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          100.417173                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           784389263                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
    ramulator.read_latency_sum_per_core0           784389263                                      # The memory latency cycles (in memory time domain) sum for all read requests per core
                                     [0]          16518975.0                                      # 
                                     [1]          31063588.0                                      # 
                                     [2]         447053305.0                                      # 
                                     [3]         289753395.0                                      # 
    ramulator.read_latency_avg_per_core0          444.019167                                      # The average memory latency cycles (in memory time domain) per request per each core
                                     [0]               117.4                                      # 
                                     [1]               127.1                                      # 
                                     [2]                97.4                                      # 
                                     [3]               102.1                                      # 
        ramulator.req_queue_length_avg_0           40.159001                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          3039494198                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            9.954983                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           753457813                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0           30.204018                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          2286036385                                      # Write queue length sum per memory cycle per channel.
    ramulator.crow_invPRE_channel_0_core                   0                                      # Number of Precharge commands issued to be able to activate an entry in the CROW table.
    ramulator.crow_invACT_channel_0_core                   0                                      # Number of Activate command issued to fully activate the entry to invalidate from the CROW table.
ramulator.crow_full_restore_channel_0_core                   0                                      # Number of Activate commands issued to fully restore an entry that is being discarded due to inserting a new entry.
ramulator.crow_skip_full_restore_channel_0_core                   0                                      # Number of times full restore was not needed (FR bit not set) when discarding an entry due to inserting a new one.
  ramulator.crow_num_hits_channel_0_core                   0                                      # Number of hits to the CROW table (without additional activations needed for full restoration).
ramulator.crow_num_all_hits_channel_0_core                   0                                      # Number of hits to the CROW table.
ramulator.crow_num_misses_channel_0_core                   0                                      # Number of misses to the CROW table.
ramulator.crow_num_copies_channel_0_core                   0                                      # Number of row copy operation CROW performed.
ramulator.crow_num_fr_set_channel_0_core                   0                                      # Number of times FR bit is set when precharging.
ramulator.crow_num_fr_notset_channel_0_core                   0                                      # Number of times FR bit is not set when precharging.
ramulator.crow_num_fr_ref_channel_0_core                   0                                      # Number of times FR bit is set since the row won't be refreshed soon.
ramulator.crow_num_fr_restore_channel_0_core                   0                                      # Number of times FR bit is set since the row is not fully restored.
ramulator.crow_num_hits_with_fr_channel_0_core                   0                                      # Number of CROWTable hits to FR bit set entries.
ramulator.crow_bypass_copying_channel_0_core                   0                                      # Number of rows not copied to a copy row due to having only rows above the hit threshold already cached.
ramulator.crow_cycles_trcd_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRCD.
ramulator.crow_cycles_tras_stall_channel_0_core                   0                                      # Number of cycles for which the command bus was idle but there was a request waiting for tRAS.
ramulator.tl_dram_invalidate_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows invalidated during activation due to pending writes.
ramulator.tl_dram_precharge_cached_row_due_to_write_channel_0_core                   0                                      # Number of TL-DRAM cached rows precharged to write data.
ramulator.tl_dram_precharge_failed_due_to_timing_channel_0_core                   0                                      # Number of cycles failed to issue a PRE command to TL-DRAM cache row.
              ramulator.record_read_hits           3422674.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]              1729.0                                      # 
                                     [1]              4868.0                                      # 
                                     [2]           1091285.0                                      # 
                                     [3]           2324792.0                                      # 
            ramulator.record_read_misses            126365.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]               374.0                                      # 
                                     [1]              1221.0                                      # 
                                     [2]             63540.0                                      # 
                                     [3]             61230.0                                      # 
         ramulator.record_read_conflicts            998712.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]              8714.0                                      # 
                                     [1]             19483.0                                      # 
                                     [2]            519559.0                                      # 
                                     [3]            450956.0                                      # 
             ramulator.record_write_hits            274796.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            274796.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
           ramulator.record_write_misses             17918.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             17918.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
        ramulator.record_write_conflicts            135879.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]            135879.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
     ramulator.record_read_latency_avg_0          523.236593                                      # The memory latency cycles (in memory time domain) average per core in this channel
                                     [0]               160.1                                      # 
                                     [1]               162.4                                      # 
                                     [2]                98.7                                      # 
                                     [3]               102.1                                      # 
                 ramulator.dram_capacity          2147483648                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            75686500                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests            12077674                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             7811306                                      # Number of incoming read requests to DRAM per core
                                     [0]            140839.0                                      # 
                                     [1]            244499.0                                      # 
                                     [2]           4588993.0                                      # 
                                     [3]           2836975.0                                      # 
                ramulator.write_requests             4266368                                      # Number of incoming write requests to DRAM per core
                                     [0]           4266368.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
       ramulator.ramulator_active_cycles            71836813                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel          12077674.0                                      # Number of incoming requests to each DRAM channel
                                     [0]          12077674.0                                      # 
ramulator.incoming_read_reqs_per_channel           7811306.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           7811306.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         12800000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          3039494198                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           753457813                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          2286036385                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg           40.159001                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            9.954983                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg           30.204018                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           4547758.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]             10832.0                                      # 
                                     [1]             25572.0                                      # 
                                     [2]           1674379.0                                      # 
                                     [3]           2836975.0                                      # 
         ramulator.record_write_requests            428582.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]            428582.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
            ramulator.L3_cache_read_miss             7700213                                      # cache read miss count
           ramulator.L3_cache_write_miss              111108                                      # cache write miss count
        ramulator.L3_cache_prefetch_miss                   0                                      # cache prefetch miss count
         ramulator.L3_cache_prefetch_hit                   0                                      # prefetch requests that were already in the cache
           ramulator.L3_cache_total_miss             7811321                                      # cache total miss count
             ramulator.L3_cache_eviction             7811315                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             7731088                                      # cache read access count
         ramulator.L3_cache_write_access             4254407                                      # cache write access count
      ramulator.L3_cache_prefetch_access                   0                                      # cache prefetch access count
         ramulator.L3_cache_total_access            11985495                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   6                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           302746001                                      # cpu cycle number
            ramulator.record_cycs_core_0            22694824                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0            73115914                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            74905824                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0          1035267935                                      # cpu instruction number
            ramulator.record_cycs_core_1            32884376                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1           107248396                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1            74905824                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1          1026433846                                      # cpu instruction number
            ramulator.record_cycs_core_2           103709360                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2            52567112                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2            74905824                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2           160765891                                      # cpu instruction number
            ramulator.record_cycs_core_3           302746001                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3           106369579                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3            74905824                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3           106369579                                      # cpu instruction number
