// Seed: 293342283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd63,
    parameter id_17 = 32'd87,
    parameter id_21 = 32'd79,
    parameter id_22 = 32'd94,
    parameter id_4  = 32'd49,
    parameter id_7  = 32'd99
) (
    output supply1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire _id_4,
    input wor id_5
    , id_25,
    inout wand id_6,
    input uwire _id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri0 _id_10,
    output uwire id_11,
    input tri1 id_12,
    output wire id_13,
    input wire id_14,
    input tri id_15,
    input supply1 id_16,
    input supply0 _id_17,
    output supply0 id_18,
    input supply0 id_19,
    output tri1 id_20,
    input supply1 _id_21,
    output uwire _id_22,
    input tri0 id_23
);
  logic [id_21 : id_4  <  id_10] id_26;
  ;
  int [1 : id_17] id_27 = 1 == -1;
  wire id_28;
  logic [7:0] id_29;
  assign id_0 = id_3;
  wire id_30;
  wire id_31;
  assign id_29[1'b0 : id_7] = id_8 >= id_31;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_27,
      id_26
  );
  logic [id_22 : ""] id_32;
  ;
endmodule
