INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/sig2onehot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sig2onehot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/onehot2sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onehot2sig
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/AWGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lzdetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sincos
WARNING: [VRFC 10-8497] literal value 'h4000 truncated to fit in 14 bits [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:43]
WARNING: [VRFC 10-8497] literal value 'h4000 truncated to fit in 14 bits [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/taus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module taus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/twobitlzd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twobitlzd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AWGN_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_13s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_mul_16s_13s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_mul_16s_14s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_mul_16s_14s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/b249/hdl/verilog/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_encoder_0_0/sim/autoencoder_encoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_encoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_14ns_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mul_14ns_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top_udiv_9s_7ns_8_13_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top_udiv_9s_7ns_8_13_1_divider
INFO: [VRFC 10-311] analyzing module constraint_layer_top_udiv_9s_7ns_8_13_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/f86c/hdl/verilog/constraint_layer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constraint_layer_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_constraint_layer_top_0_0/sim/autoencoder_constraint_layer_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_constraint_layer_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_11s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_mul_16s_11s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_12s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_mul_16s_12s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_16s_13s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_mul_16s_13s_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_regslice_both
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_exp_table_ROM_Abkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_invert_table_ROcud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder_sparsemux_21_4_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_sparsemux_21_4_17_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ipshared/6fc6/hdl/verilog/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_decoder_0_0/sim/autoencoder_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_sig2onehot_0_0/sim/autoencoder_sig2onehot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_sig2onehot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_onehot2sig_0_0/sim/autoencoder_onehot2sig_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_onehot2sig_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/sim/autoencoder_AWGN_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_AWGN_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/sim/autoencoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/hdl/autoencoder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoencoder_wrapper
