

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0'
================================================================
* Date:           Thu Jan 11 15:19:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.294|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      3|       0|     140|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       9|
|Register         |        -|      -|      91|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|      91|     149|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_6_1_fu_80_p2              |     *    |      1|  0|   6|          18|          15|
    |r_V_6_3_fu_81_p2              |     *    |      1|  0|   6|          18|          15|
    |r_V_6_fu_78_p2                |     *    |      1|  0|   6|          18|          12|
    |res_V_write_assign_fu_252_p2  |     +    |      0|  0|  18|          18|          18|
    |tmp2_fu_246_p2                |     +    |      0|  0|  18|          18|          18|
    |tmp3_fu_241_p2                |     +    |      0|  0|  25|          18|          15|
    |tmp_fu_237_p2                 |     +    |      0|  0|  25|          18|          18|
    |p_neg_fu_204_p2               |     -    |      0|  0|  18|           1|          30|
    |r_V_6_2_fu_221_p2             |     -    |      0|  0|  18|          30|          30|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      3|  0| 140|         157|         171|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_ce_reg                |   1|   0|    1|          0|
    |ap_return_int_reg        |  18|   0|   18|          0|
    |data_2_V_read_3_reg_258  |  18|   0|   18|          0|
    |tmp_5_1_reg_269          |  18|   0|   18|          0|
    |tmp_5_3_reg_274          |  18|   0|   18|          0|
    |tmp_5_reg_264            |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  91|   0|   91|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, config6>.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, config6>.0.0 | return value |
|ap_return      | out |   18| ap_ctrl_hs | dense_latency<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, config6>.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed<18, 6, 5, 3, 0>, ap_fixed<18, 6, 5, 3, 0>, config6>.0.0 | return value |
|data_0_V_read  |  in |   18|   ap_none  |                                  data_0_V_read                                 |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                                  data_1_V_read                                 |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                                  data_2_V_read                                 |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                                  data_3_V_read                                 |    scalar    |
+---------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

