Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 00:13:34 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_on_board_testing_control_sets_placed.rpt
| Design       : UART_on_board_testing
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | recv/p_0_in[7]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[3]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[0]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[6]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[5]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[1]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[4]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | recv/p_0_in[2]           | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | trans/tx_done1_out       | reset_light_OBUF |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | trans/tx_byte[7]_i_1_n_0 |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | trans/tx3_out            | reset_light_OBUF |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                          | reset_light_OBUF |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | recv/clk_counter         | reset_light_OBUF |                9 |             32 |         3.56 |
+----------------+--------------------------+------------------+------------------+----------------+--------------+


