# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../bjq.srcs/sources_1/ip/Selecter_0/sources_1/new/Selecter.v" \
"../../../../bjq.srcs/sources_1/ip/Selecter_0/sim/Selecter_0.v" \
"../../../../bjq.srcs/sources_1/new/bjq1.v" \
"../../../../bjq.srcs/sim_1/new/bjq_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
