<!doctype html>
<html>
<head>
<title>Control_reg0 (I2C) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___i2c.html")>I2C Module</a> &gt; Control_reg0 (I2C) Register</p><h1>Control_reg0 (I2C) Register</h1>
<h2>Control_reg0 (I2C) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>Control_reg0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000000</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FF020000 (I2C0)<br/>0x00FF030000 (I2C1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>16</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Control Register</td></tr>
</table>
<p></p>
<h2>Control_reg0 (I2C) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>divisor_a</td><td class="center">15:14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Divisor for stage A clock divider.<br/>0 - 3: Divides the input APB bus clock frequency by divisor_a + 1.</td></tr>
<tr valign=top><td>divisor_b</td><td class="center">13:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Divisor for stage B clock divider.<br/>0 - 63: Divides the output frequency from divisor_a by divisor_b + 1.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved, read as zero, ignored on write.</td></tr>
<tr valign=top><td>CLR_FIFO</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>0: no effect.<br/>1: initialize the FIFO to all zeros and clears the transfer size register; self-clearing bit.</td></tr>
<tr valign=top><td>SLVMON</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Slave monitor mode<br/>1 - monitor mode.<br/>0 - normal operation.</td></tr>
<tr valign=top><td>HOLD</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>hold_bus<br/>1 - when no more data is available for transmit or no more data can be received, hold the sclk line low until serviced by the host.<br/>0 - allow the transfer to terminate as soon as all the data has been transmitted or received.</td></tr>
<tr valign=top><td>ACK_EN</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>This bit needs to be set to 1<br/>1 - acknowledge enabled, ACK transmitted<br/>0 - acknowledge disabled, NACK transmitted.</td></tr>
<tr valign=top><td>NEA</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Addressing mode: This bit is used in master<br/>mode only.<br/>1 - normal (7-bit) address<br/>0 - extended (10-bit) address</td></tr>
<tr valign=top><td>MS</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Overall interface mode:<br/>1 - master<br/>0 - slave</td></tr>
<tr valign=top><td>RW</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Direction of transfer:<br/>This bit is used in master mode only.<br/>1 - master receiver<br/>0 - master transmitter.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>