* Name of circuit:  netlist2.v.bench
* Primary inputs :
  A B C D 
  
* Primary outputs:
  Z 

* Test patterns and fault free responses:

w1 /1
      1: 0010 0
C /1
      1: 1x00 0
w3 /1
      1: 1x0x 0
      2: 1x11 0
      3: 010x 0
      4: 0111 0
Z /1
      1: 00xx 0
      2: 100x 0
      3: 1011 0
      4: x10x 0
      5: x111 0
A /0
      1: 1010 1
B /0
      1: 0110 1
w2 /1
      1: 1x11 0
      2: 0111 0
Z /0
      1: 1x10 1
      2: 0110 1
