 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CORTEXM0DS
Version: K-2015.06-SP1
Date   : Thu Dec  8 18:02:25 2016
****************************************

Operating Conditions: ff1p16v25c   Library: saed32lvt_ff1p16v25c
Wire Load Model Mode: enclosed

  Startpoint: u_logic/Npk2z4_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: HTRANS[1] (output port clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CORTEXM0DS         35000                 saed32lvt_ff1p16v25c
  cortexm0ds_logic   35000                 saed32lvt_ff1p16v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  u_logic/Npk2z4_reg/CLK (DFFARX1_LVT)                  0.0000     0.0000 r
  u_logic/Npk2z4_reg/Q (DFFARX1_LVT)                    0.0508     0.0508 f
  u_logic/U6906/Y (INVX0_LVT)                           0.0099     0.0607 r
  u_logic/U3436/Y (NBUFFX2_LVT)                         0.0152     0.0759 r
  u_logic/U3046/Y (NAND2X0_LVT)                         0.0147     0.0906 f
  u_logic/U3300/Y (NOR3X0_LVT)                          0.0278     0.1183 r
  u_logic/U4214/Y (AND2X1_LVT)                          0.0156     0.1339 r
  u_logic/U4263/Y (NAND2X0_LVT)                         0.0147     0.1486 f
  u_logic/U2200/Y (DELLN3X2_LVT)                        0.1623     0.3110 f
  u_logic/U3705/Y (AND2X1_LVT)                          0.0193     0.3303 f
  u_logic/U2204/Y (OA22X1_LVT)                          0.0191     0.3494 f
  u_logic/U2501/Y (NAND4X0_LVT)                         0.0152     0.3646 r
  u_logic/U1324/Y (AND2X1_LVT)                          0.0180     0.3826 r
  u_logic/add_2082/U1_2/CO (FADDX1_LVT)                 0.0308     0.4133 r
  u_logic/add_2082/U1_3/CO (FADDX1_LVT)                 0.0293     0.4427 r
  u_logic/add_2082/U1_4/CO (FADDX1_LVT)                 0.0294     0.4721 r
  u_logic/add_2082/U1_5/CO (FADDX1_LVT)                 0.0294     0.5015 r
  u_logic/add_2082/U1_6/CO (FADDX1_LVT)                 0.0293     0.5309 r
  u_logic/add_2082/U1_7/CO (FADDX1_LVT)                 0.0293     0.5602 r
  u_logic/add_2082/U1_8/CO (FADDX1_LVT)                 0.0294     0.5896 r
  u_logic/add_2082/U1_9/CO (FADDX1_LVT)                 0.0295     0.6191 r
  u_logic/add_2082/U1_10/CO (FADDX1_LVT)                0.0294     0.6485 r
  u_logic/add_2082/U1_11/CO (FADDX1_LVT)                0.0294     0.6778 r
  u_logic/add_2082/U1_12/CO (FADDX1_LVT)                0.0295     0.7073 r
  u_logic/add_2082/U1_13/CO (FADDX1_LVT)                0.0294     0.7367 r
  u_logic/add_2082/U1_14/CO (FADDX1_LVT)                0.0294     0.7660 r
  u_logic/add_2082/U1_15/CO (FADDX1_LVT)                0.0294     0.7954 r
  u_logic/add_2082/U1_16/CO (FADDX1_LVT)                0.0294     0.8247 r
  u_logic/add_2082/U1_17/CO (FADDX1_LVT)                0.0294     0.8541 r
  u_logic/add_2082/U1_18/CO (FADDX1_LVT)                0.0294     0.8835 r
  u_logic/add_2082/U1_19/CO (FADDX1_LVT)                0.0294     0.9129 r
  u_logic/add_2082/U1_20/CO (FADDX1_LVT)                0.0294     0.9422 r
  u_logic/add_2082/U1_21/CO (FADDX1_LVT)                0.0294     0.9716 r
  u_logic/add_2082/U1_22/CO (FADDX1_LVT)                0.0294     1.0010 r
  u_logic/add_2082/U1_23/CO (FADDX1_LVT)                0.0294     1.0304 r
  u_logic/add_2082/U1_24/CO (FADDX1_LVT)                0.0294     1.0598 r
  u_logic/add_2082/U1_25/CO (FADDX1_LVT)                0.0294     1.0891 r
  u_logic/add_2082/U1_26/CO (FADDX1_LVT)                0.0294     1.1185 r
  u_logic/add_2082/U1_27/CO (FADDX1_LVT)                0.0294     1.1479 r
  u_logic/add_2082/U1_28/CO (FADDX1_LVT)                0.0294     1.1773 r
  u_logic/add_2082/U1_29/CO (FADDX1_LVT)                0.0294     1.2066 r
  u_logic/add_2082/U1_30/CO (FADDX1_LVT)                0.0294     1.2360 r
  u_logic/add_2082/U1_31/CO (FADDX1_LVT)                0.0294     1.2654 r
  u_logic/add_2082/U1_32/S (FADDX1_LVT)                 0.0468     1.3122 f
  u_logic/U230/Y (XOR2X2_LVT)                           0.0310     1.3432 r
  u_logic/U1449/Y (AO22X1_LVT)                          0.0271     1.3703 r
  u_logic/U5769/Y (DELLN1X2_LVT)                        0.0607     1.4309 r
  u_logic/U1279/Y (OA21X1_LVT)                          0.0225     1.4534 r
  u_logic/U3762/Y (OAI22X2_LVT)                         0.0254     1.4788 f
  u_logic/htrans_o[1] (cortexm0ds_logic)                0.0000     1.4788 f
  HTRANS[1] (out)                                       0.0000     1.4788 f
  data arrival time                                                1.4788

  clock HCLK (rise edge)                                5.0000     5.0000
  clock network delay (ideal)                           0.0000     5.0000
  clock uncertainty                                    -0.0500     4.9500
  output external delay                                -0.5660     4.3840
  data required time                                               4.3840
  --------------------------------------------------------------------------
  data required time                                               4.3840
  data arrival time                                               -1.4788
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9052


1
