rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/OneNetModport/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/OneNetModport/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/OneNetModport/top.sv:13:1: No timescale set for "ConnectTB".

[WRN:PA0205] UHDM-integration-tests/tests/OneNetModport/top.sv:26:1: No timescale set for "DUT".

[WRN:PA0205] UHDM-integration-tests/tests/OneNetModport/top.sv:30:1: No timescale set for "SUB".

[WRN:PA0205] UHDM-integration-tests/tests/OneNetModport/top.sv:34:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] UHDM-integration-tests/tests/OneNetModport/top.sv:13:1: Compile interface "work@ConnectTB".

[INF:CP0303] UHDM-integration-tests/tests/OneNetModport/top.sv:26:1: Compile module "work@DUT".

[INF:CP0303] UHDM-integration-tests/tests/OneNetModport/top.sv:30:1: Compile module "work@SUB".

[INF:CP0303] UHDM-integration-tests/tests/OneNetModport/top.sv:34:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/OneNetModport/top.sv:34:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallInterfaces:
\_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.drive), line:14:9, endln:14:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@ConnectTB.observe), line:15:9, endln:15:16
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
  |vpiModport:
  \_modport: (dut), line:16:11, endln:16:14
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
    |vpiName:dut
    |vpiIODecl:
    \_io_decl: (drive), line:17:11, endln:17:16
      |vpiDirection:1
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:18:12, endln:18:19
      |vpiDirection:2
      |vpiName:observe
  |vpiModport:
  \_modport: (tb), line:20:11, endln:20:13
    |vpiParent:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (drive), line:21:12, endln:21:17
      |vpiDirection:2
      |vpiName:drive
    |vpiIODecl:
    \_io_decl: (observe), line:22:11, endln:22:18
      |vpiDirection:1
      |vpiName:observe
|uhdmallModules:
\_module_inst: work@DUT (work@DUT), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:26:1, endln:28:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@DUT
  |vpiDefName:work@DUT
  |vpiNet:
  \_logic_net: (work@DUT.intf), line:26:27, endln:26:31
    |vpiParent:
    \_module_inst: work@DUT (work@DUT), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:26:1, endln:28:10
    |vpiName:intf
    |vpiFullName:work@DUT.intf
  |vpiPort:
  \_port: (intf), line:26:27, endln:26:31
    |vpiParent:
    \_module_inst: work@DUT (work@DUT), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:26:1, endln:28:10
    |vpiName:intf
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (dut), line:16:11, endln:16:14
    |vpiTypedef:
    \_interface_typespec: (dut), line:26:23, endln:26:26
      |vpiParent:
      \_interface_typespec: (ConnectTB), line:26:13, endln:26:22
      |vpiName:dut
      |vpiIsModPort:1
  |vpiRefModule:
  \_ref_module: work@SUB (sub1), line:27:7, endln:27:11
    |vpiParent:
    \_module_inst: work@DUT (work@DUT), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:26:1, endln:28:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiPort:
    \_port: (inp), line:27:12, endln:27:28
      |vpiName:inp
      |vpiHighConn:
      \_hier_path: (intf.drive), line:27:17, endln:27:27
        |vpiName:intf.drive
        |vpiActual:
        \_ref_obj: (intf), line:27:17, endln:27:21
          |vpiParent:
          \_hier_path: (intf.drive), line:27:17, endln:27:27
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (drive), line:27:22, endln:27:27
          |vpiParent:
          \_hier_path: (intf.drive), line:27:17, endln:27:27
          |vpiName:drive
    |vpiPort:
    \_port: (out), line:27:30, endln:27:48
      |vpiName:out
      |vpiHighConn:
      \_hier_path: (intf.observe), line:27:35, endln:27:47
        |vpiName:intf.observe
        |vpiActual:
        \_ref_obj: (intf), line:27:35, endln:27:39
          |vpiParent:
          \_hier_path: (intf.observe), line:27:35, endln:27:47
          |vpiName:intf
        |vpiActual:
        \_ref_obj: (observe), line:27:40, endln:27:47
          |vpiParent:
          \_hier_path: (intf.observe), line:27:35, endln:27:47
          |vpiName:observe
|uhdmallModules:
\_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:30:24, endln:30:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@SUB.out), line:30:40, endln:30:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiPort:
  \_port: (inp), line:30:24, endln:30:27
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:30:24, endln:30:27
    |vpiTypedef:
    \_logic_typespec: , line:30:19, endln:30:23
  |vpiPort:
  \_port: (out), line:30:40, endln:30:43
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.out), line:30:40, endln:30:43
    |vpiTypedef:
    \_logic_typespec: , line:30:36, endln:30:39
  |vpiContAssign:
  \_cont_assign: , line:31:10, endln:31:19
    |vpiParent:
    \_module_inst: work@SUB (work@SUB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:30:1, endln:32:10
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:31:16, endln:31:19
      |vpiParent:
      \_cont_assign: , line:31:10, endln:31:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@top.dut.sub1.inp), line:30:24, endln:30:27
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:31:10, endln:31:13
      |vpiParent:
      \_cont_assign: , line:31:10, endln:31:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@top.dut.sub1.out), line:30:40, endln:30:43
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:34:23, endln:34:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.b), line:34:37, endln:34:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:48
  |vpiPort:
  \_port: (a), line:34:23, endln:34:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:34:23, endln:34:24
    |vpiTypedef:
    \_logic_typespec: , line:34:18, endln:34:22
  |vpiPort:
  \_port: (b), line:34:37, endln:34:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:34:37, endln:34:38
    |vpiTypedef:
    \_logic_typespec: , line:34:33, endln:34:36
  |vpiContAssign:
  \_cont_assign: , line:36:10, endln:36:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:36:25, endln:36:26
      |vpiParent:
      \_cont_assign: , line:36:10, endln:36:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:34:23, endln:34:24
    |vpiLhs:
    \_hier_path: (conntb.drive), line:36:10, endln:36:22
      |vpiParent:
      \_cont_assign: , line:36:10, endln:36:26
      |vpiName:conntb.drive
      |vpiActual:
      \_ref_obj: (conntb)
        |vpiParent:
        \_hier_path: (conntb.drive), line:36:10, endln:36:22
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (drive)
        |vpiParent:
        \_hier_path: (conntb.drive), line:36:10, endln:36:22
        |vpiName:drive
  |vpiContAssign:
  \_cont_assign: , line:37:10, endln:37:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiRhs:
    \_hier_path: (conntb.observe), line:37:14, endln:37:28
      |vpiParent:
      \_cont_assign: , line:37:10, endln:37:28
      |vpiName:conntb.observe
      |vpiActual:
      \_ref_obj: (conntb), line:37:14, endln:37:20
        |vpiParent:
        \_hier_path: (conntb.observe), line:37:14, endln:37:28
        |vpiName:conntb
      |vpiActual:
      \_ref_obj: (observe), line:37:21, endln:37:28
        |vpiParent:
        \_hier_path: (conntb.observe), line:37:14, endln:37:28
        |vpiName:observe
    |vpiLhs:
    \_ref_obj: (work@top.b), line:37:10, endln:37:11
      |vpiParent:
      \_cont_assign: , line:37:10, endln:37:28
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:34:37, endln:34:38
  |vpiRefModule:
  \_ref_module: work@ConnectTB (conntb), line:35:13, endln:35:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_interface_inst: work@ConnectTB (work@ConnectTB), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:13:1, endln:24:13
  |vpiRefModule:
  \_ref_module: work@DUT (dut), line:38:7, endln:38:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:dut
    |vpiDefName:work@DUT
    |vpiActual:
    \_module_inst: work@DUT (work@DUT), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:26:1, endln:28:10
    |vpiPort:
    \_port: , line:38:11, endln:38:17
      |vpiHighConn:
      \_ref_obj: (conntb), line:38:11, endln:38:17
        |vpiName:conntb
        |vpiActual:
        \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:34:23, endln:34:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiTypespec:
    \_logic_typespec: , line:34:18, endln:34:22
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.b), line:34:37, endln:34:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiTypespec:
    \_logic_typespec: , line:34:33, endln:34:36
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:34:23, endln:34:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:34:23, endln:34:24
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:34:23, endln:34:24
    |vpiTypedef:
    \_logic_typespec: , line:34:18, endln:34:22
  |vpiPort:
  \_port: (b), line:34:37, endln:34:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:34:37, endln:34:38
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:34:37, endln:34:38
    |vpiTypedef:
    \_logic_typespec: , line:34:33, endln:34:36
  |vpiInterface:
  \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:conntb
    |vpiFullName:work@top.conntb
    |vpiVariables:
    \_logic_var: (work@top.conntb.drive), line:14:9, endln:14:14
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
      |vpiTypespec:
      \_logic_typespec: , line:14:3, endln:14:8
      |vpiName:drive
      |vpiFullName:work@top.conntb.drive
      |vpiVisibility:1
    |vpiVariables:
    \_logic_var: (work@top.conntb.observe), line:15:9, endln:15:16
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
      |vpiTypespec:
      \_logic_typespec: , line:15:3, endln:15:8
      |vpiName:observe
      |vpiFullName:work@top.conntb.observe
      |vpiVisibility:1
    |vpiDefName:work@ConnectTB
    |vpiDefFile:UHDM-integration-tests/tests/OneNetModport/top.sv
    |vpiDefLineNo:13
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiModport:
    \_modport: (dut), line:16:11, endln:16:14
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
      |vpiName:dut
      |vpiIODecl:
      \_io_decl: (drive), line:17:11, endln:17:16
        |vpiParent:
        \_modport: (dut), line:16:11, endln:16:14
        |vpiDirection:1
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), line:18:12, endln:18:19
        |vpiParent:
        \_modport: (dut), line:16:11, endln:16:14
        |vpiDirection:2
        |vpiName:observe
      |vpiInterface:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
    |vpiModport:
    \_modport: (tb), line:20:11, endln:20:13
      |vpiParent:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
      |vpiName:tb
      |vpiIODecl:
      \_io_decl: (drive), line:21:12, endln:21:17
        |vpiParent:
        \_modport: (tb), line:20:11, endln:20:13
        |vpiDirection:2
        |vpiName:drive
      |vpiIODecl:
      \_io_decl: (observe), line:22:11, endln:22:18
        |vpiParent:
        \_modport: (tb), line:20:11, endln:20:13
        |vpiDirection:1
        |vpiName:observe
      |vpiInterface:
      \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:3, endln:35:22
  |vpiModule:
  \_module_inst: work@DUT (work@top.dut), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:3, endln:38:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiDefName:work@DUT
    |vpiDefFile:UHDM-integration-tests/tests/OneNetModport/top.sv
    |vpiDefLineNo:26
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:34:1, endln:40:10
    |vpiPort:
    \_port: (intf), line:26:27, endln:26:31
      |vpiParent:
      \_module_inst: work@DUT (work@top.dut), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:3, endln:38:19
      |vpiName:intf
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@top.conntb), line:38:11, endln:38:17
        |vpiName:conntb
        |vpiFullName:work@top.conntb
        |vpiActual:
        \_interface_inst: work@ConnectTB (work@top.conntb), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:35:0
      |vpiLowConn:
      \_ref_obj: (work@top.dut.intf), line:38:11, endln:38:17
        |vpiFullName:work@top.dut.intf
        |vpiActual:
        \_modport: (dut), line:16:11, endln:16:14
      |vpiTypedef:
      \_interface_typespec: (dut), line:26:23, endln:26:26
        |vpiParent:
        \_interface_typespec: (ConnectTB), line:26:13, endln:26:22
        |vpiName:dut
        |vpiIsModPort:1
    |vpiInterface:
    \_interface_inst: work@ConnectTB (work@top.dut.intf), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:0
      |vpiParent:
      \_module_inst: work@DUT (work@top.dut), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:3, endln:38:19
      |vpiName:intf
      |vpiFullName:work@top.dut.intf
      |vpiDefName:work@ConnectTB
      |vpiModport:
      \_modport: (dut), line:16:11, endln:16:14
        |vpiParent:
        \_interface_inst: work@ConnectTB (work@top.dut.intf), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:0
        |vpiName:dut
        |vpiIODecl:
        \_io_decl: (drive), line:17:11, endln:17:16
          |vpiDirection:1
          |vpiName:drive
          |vpiExpr:
          \_logic_var: (drive), line:14:9, endln:14:14
            |vpiTypespec:
            \_logic_typespec: , line:14:3, endln:14:8
            |vpiName:drive
            |vpiVisibility:1
        |vpiIODecl:
        \_io_decl: (observe), line:18:12, endln:18:19
          |vpiDirection:2
          |vpiName:observe
          |vpiExpr:
          \_logic_var: (observe), line:15:9, endln:15:16
            |vpiTypespec:
            \_logic_typespec: , line:15:3, endln:15:8
            |vpiName:observe
            |vpiVisibility:1
        |vpiInterface:
        \_interface_inst: work@ConnectTB (work@top.dut.intf), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:0
    |vpiModule:
    \_module_inst: work@SUB (work@top.dut.sub1), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:27:3, endln:27:50
      |vpiParent:
      \_module_inst: work@DUT (work@top.dut), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:3, endln:38:19
      |vpiName:sub1
      |vpiFullName:work@top.dut.sub1
      |vpiDefName:work@SUB
      |vpiDefFile:UHDM-integration-tests/tests/OneNetModport/top.sv
      |vpiDefLineNo:30
      |vpiNet:
      \_logic_net: (work@top.dut.sub1.inp), line:30:24, endln:30:27
        |vpiParent:
        \_module_inst: work@SUB (work@top.dut.sub1), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:27:3, endln:27:50
        |vpiTypespec:
        \_logic_typespec: , line:30:19, endln:30:23
        |vpiName:inp
        |vpiFullName:work@top.dut.sub1.inp
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@top.dut.sub1.out), line:30:40, endln:30:43
        |vpiParent:
        \_module_inst: work@SUB (work@top.dut.sub1), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:27:3, endln:27:50
        |vpiTypespec:
        \_logic_typespec: , line:30:36, endln:30:39
        |vpiName:out
        |vpiFullName:work@top.dut.sub1.out
        |vpiNetType:48
      |vpiInstance:
      \_module_inst: work@DUT (work@top.dut), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:38:3, endln:38:19
      |vpiPort:
      \_port: (inp), line:30:24, endln:30:27
        |vpiParent:
        \_module_inst: work@SUB (work@top.dut.sub1), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:27:3, endln:27:50
        |vpiName:inp
        |vpiDirection:1
        |vpiHighConn:
        \_hier_path: (intf.drive), line:27:17, endln:27:27
          |vpiName:intf.drive
          |vpiExpr:
          \_ref_obj: (work@top.dut.intf), line:38:11, endln:38:17
          |vpiActual:
          \_ref_obj: (intf), line:27:17, endln:27:21
            |vpiParent:
            \_hier_path: (intf.drive), line:27:17, endln:27:27
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (drive), line:27:22, endln:27:27
            |vpiParent:
            \_hier_path: (intf.drive), line:27:17, endln:27:27
            |vpiName:drive
          |vpiExpr:
          \_ref_obj: (work@top.dut.intf), line:38:11, endln:38:17
        |vpiLowConn:
        \_ref_obj: (work@top.dut.sub1.inp), line:27:13, endln:27:16
          |vpiName:inp
          |vpiFullName:work@top.dut.sub1.inp
          |vpiActual:
          \_logic_net: (work@top.dut.sub1.inp), line:30:24, endln:30:27
        |vpiTypedef:
        \_logic_typespec: , line:30:19, endln:30:23
      |vpiPort:
      \_port: (out), line:30:40, endln:30:43
        |vpiParent:
        \_module_inst: work@SUB (work@top.dut.sub1), file:UHDM-integration-tests/tests/OneNetModport/top.sv, line:27:3, endln:27:50
        |vpiName:out
        |vpiDirection:2
        |vpiHighConn:
        \_hier_path: (intf.observe), line:27:35, endln:27:47
          |vpiName:intf.observe
          |vpiExpr:
          \_ref_obj: (work@top.dut.intf), line:38:11, endln:38:17
          |vpiActual:
          \_ref_obj: (intf), line:27:35, endln:27:39
            |vpiParent:
            \_hier_path: (intf.observe), line:27:35, endln:27:47
            |vpiName:intf
          |vpiActual:
          \_ref_obj: (observe), line:27:40, endln:27:47
            |vpiParent:
            \_hier_path: (intf.observe), line:27:35, endln:27:47
            |vpiName:observe
          |vpiExpr:
          \_ref_obj: (work@top.dut.intf), line:38:11, endln:38:17
        |vpiLowConn:
        \_ref_obj: (work@top.dut.sub1.out), line:27:31, endln:27:34
          |vpiName:out
          |vpiFullName:work@top.dut.sub1.out
          |vpiActual:
          \_logic_net: (work@top.dut.sub1.out), line:30:40, endln:30:43
        |vpiTypedef:
        \_logic_typespec: , line:30:36, endln:30:39
      |vpiContAssign:
      \_cont_assign: , line:31:10, endln:31:19
  |vpiContAssign:
  \_cont_assign: , line:36:10, endln:36:26
  |vpiContAssign:
  \_cont_assign: , line:37:10, endln:37:28
Object 'work@top' of type 'design'
  Object '' of type 'interface_inst'
    Object 'drive' of type 'logic_net'
    Object 'observe' of type 'logic_net'
    Object 'dut' of type 'modport'
      Object 'drive' of type 'io_decl'
      Object 'observe' of type 'io_decl'
    Object 'tb' of type 'modport'
      Object 'drive' of type 'io_decl'
      Object 'observe' of type 'io_decl'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'intf' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'inp' of type 'logic_net'
    Object 'out' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'dut' of type 'module_inst'
      Object 'intf' of type 'interface_inst'
      Object 'sub1' of type 'module_inst'
        Object 'inp' of type 'logic_net'
          Object '' of type 'logic_typespec'
        Object 'out' of type 'logic_net'
          Object '' of type 'logic_typespec'
        Object 'inp' of type 'port'
          Object '' of type 'logic_typespec'
        Object 'out' of type 'port'
          Object '' of type 'logic_typespec'
        Object '' of type 'cont_assign'
          Object 'out' of type 'ref_obj'
          Object 'inp' of type 'ref_obj'
        Object 'intf.drive' of type 'hier_path'
          Object 'intf' of type 'ref_obj'
          Object 'drive' of type 'ref_obj'
        Object 'intf.observe' of type 'hier_path'
          Object 'intf' of type 'ref_obj'
          Object 'observe' of type 'ref_obj'
      Object 'intf' of type 'port'
        Object 'dut' of type 'interface_typespec'
      Object 'conntb' of type 'ref_obj'
    Object 'conntb' of type 'interface_inst'
      Object 'drive' of type 'logic_var'
        Object '' of type 'logic_typespec'
      Object 'observe' of type 'logic_var'
        Object '' of type 'logic_typespec'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'conntb.drive' of type 'hier_path'
        Object 'conntb' of type 'ref_obj'
        Object 'drive' of type 'ref_obj'
      Object 'a' of type 'ref_obj'
    Object '' of type 'cont_assign'
      Object 'b' of type 'ref_obj'
      Object 'conntb.observe' of type 'hier_path'
        Object 'conntb' of type 'ref_obj'
        Object 'observe' of type 'ref_obj'
