// Seed: 2401485503
module module_0 (
    input uwire id_0
    , id_6 = (1'b0),
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4
);
  wire  id_7;
  uwire id_8 = 1;
  assign #(1) id_4 = 1;
  id_9(
      .id_0(1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    output uwire id_3,
    input uwire id_4,
    output wand id_5
);
  module_0(
      id_1, id_4, id_1, id_3, id_0
  );
endmodule
