<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>


%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Unsupported: Interfaced port on top level module
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:6</a>: Parent cell&#39;s interface is not found: itf
%Error: Internal Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv:1</a>: ../V3LinkDot.cpp:337: Module/etc never assigned a symbol entry?
%Error: Internal Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p760.sv</a>


</pre>