/// Auto-generated bit field definitions for NVMCTRL
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::atsamd21g18a::nvmctrl {

using namespace alloy::hal::bitfields;

// ============================================================================
// NVMCTRL Bit Field Definitions
// ============================================================================

/// CTRLA - Control A
namespace ctrla {
    /// Command
    /// Position: 0, Width: 7
    using CMD = BitField<0, 7>;
    constexpr uint32_t CMD_Pos = 0;
    constexpr uint32_t CMD_Msk = CMD::mask;
    /// Enumerated values for CMD
    namespace cmd {
        constexpr uint32_t ER = 2;
        constexpr uint32_t WP = 4;
        constexpr uint32_t EAR = 5;
        constexpr uint32_t WAP = 6;
        constexpr uint32_t SF = 10;
        constexpr uint32_t WL = 15;
        constexpr uint32_t LR = 64;
        constexpr uint32_t UR = 65;
        constexpr uint32_t SPRM = 66;
        constexpr uint32_t CPRM = 67;
        constexpr uint32_t PBC = 68;
        constexpr uint32_t SSB = 69;
        constexpr uint32_t INVALL = 70;
    }

    /// Command Execution
    /// Position: 8, Width: 8
    using CMDEX = BitField<8, 8>;
    constexpr uint32_t CMDEX_Pos = 8;
    constexpr uint32_t CMDEX_Msk = CMDEX::mask;
    /// Enumerated values for CMDEX
    namespace cmdex {
        constexpr uint32_t KEY = 165;
    }

}  // namespace ctrla

/// CTRLB - Control B
namespace ctrlb {
    /// NVM Read Wait States
    /// Position: 1, Width: 4
    using RWS = BitField<1, 4>;
    constexpr uint32_t RWS_Pos = 1;
    constexpr uint32_t RWS_Msk = RWS::mask;
    /// Enumerated values for RWS
    namespace rws {
        constexpr uint32_t SINGLE = 0;
        constexpr uint32_t HALF = 1;
        constexpr uint32_t DUAL = 2;
    }

    /// Manual Write
    /// Position: 7, Width: 1
    using MANW = BitField<7, 1>;
    constexpr uint32_t MANW_Pos = 7;
    constexpr uint32_t MANW_Msk = MANW::mask;

    /// Power Reduction Mode during Sleep
    /// Position: 8, Width: 2
    using SLEEPPRM = BitField<8, 2>;
    constexpr uint32_t SLEEPPRM_Pos = 8;
    constexpr uint32_t SLEEPPRM_Msk = SLEEPPRM::mask;
    /// Enumerated values for SLEEPPRM
    namespace sleepprm {
        constexpr uint32_t WAKEONACCESS = 0;
        constexpr uint32_t WAKEUPINSTANT = 1;
        constexpr uint32_t DISABLED = 3;
    }

    /// NVMCTRL Read Mode
    /// Position: 16, Width: 2
    using READMODE = BitField<16, 2>;
    constexpr uint32_t READMODE_Pos = 16;
    constexpr uint32_t READMODE_Msk = READMODE::mask;
    /// Enumerated values for READMODE
    namespace readmode {
        constexpr uint32_t NO_MISS_PENALTY = 0;
        constexpr uint32_t LOW_POWER = 1;
        constexpr uint32_t DETERMINISTIC = 2;
    }

    /// Cache Disable
    /// Position: 18, Width: 1
    using CACHEDIS = BitField<18, 1>;
    constexpr uint32_t CACHEDIS_Pos = 18;
    constexpr uint32_t CACHEDIS_Msk = CACHEDIS::mask;

}  // namespace ctrlb

/// PARAM - NVM Parameter
namespace param {
    /// NVM Pages
    /// Position: 0, Width: 16
    /// Access: read-only
    using NVMP = BitField<0, 16>;
    constexpr uint32_t NVMP_Pos = 0;
    constexpr uint32_t NVMP_Msk = NVMP::mask;

    /// Page Size
    /// Position: 16, Width: 3
    /// Access: read-only
    using PSZ = BitField<16, 3>;
    constexpr uint32_t PSZ_Pos = 16;
    constexpr uint32_t PSZ_Msk = PSZ::mask;
    /// Enumerated values for PSZ
    namespace psz {
        constexpr uint32_t 8 = 0;
        constexpr uint32_t 16 = 1;
        constexpr uint32_t 32 = 2;
        constexpr uint32_t 64 = 3;
        constexpr uint32_t 128 = 4;
        constexpr uint32_t 256 = 5;
        constexpr uint32_t 512 = 6;
        constexpr uint32_t 1024 = 7;
    }

}  // namespace param

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
    /// NVM Ready Interrupt Enable
    /// Position: 0, Width: 1
    using READY = BitField<0, 1>;
    constexpr uint32_t READY_Pos = 0;
    constexpr uint32_t READY_Msk = READY::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERROR = BitField<1, 1>;
    constexpr uint32_t ERROR_Pos = 1;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
    /// NVM Ready Interrupt Enable
    /// Position: 0, Width: 1
    using READY = BitField<0, 1>;
    constexpr uint32_t READY_Pos = 0;
    constexpr uint32_t READY_Msk = READY::mask;

    /// Error Interrupt Enable
    /// Position: 1, Width: 1
    using ERROR = BitField<1, 1>;
    constexpr uint32_t ERROR_Pos = 1;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
    /// NVM Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using READY = BitField<0, 1>;
    constexpr uint32_t READY_Pos = 0;
    constexpr uint32_t READY_Msk = READY::mask;

    /// Error
    /// Position: 1, Width: 1
    using ERROR = BitField<1, 1>;
    constexpr uint32_t ERROR_Pos = 1;
    constexpr uint32_t ERROR_Msk = ERROR::mask;

}  // namespace intflag

/// STATUS - Status
namespace status {
    /// Power Reduction Mode
    /// Position: 0, Width: 1
    /// Access: read-only
    using PRM = BitField<0, 1>;
    constexpr uint32_t PRM_Pos = 0;
    constexpr uint32_t PRM_Msk = PRM::mask;

    /// NVM Page Buffer Active Loading
    /// Position: 1, Width: 1
    using LOAD = BitField<1, 1>;
    constexpr uint32_t LOAD_Pos = 1;
    constexpr uint32_t LOAD_Msk = LOAD::mask;

    /// Programming Error Status
    /// Position: 2, Width: 1
    using PROGE = BitField<2, 1>;
    constexpr uint32_t PROGE_Pos = 2;
    constexpr uint32_t PROGE_Msk = PROGE::mask;

    /// Lock Error Status
    /// Position: 3, Width: 1
    using LOCKE = BitField<3, 1>;
    constexpr uint32_t LOCKE_Pos = 3;
    constexpr uint32_t LOCKE_Msk = LOCKE::mask;

    /// NVM Error
    /// Position: 4, Width: 1
    using NVME = BitField<4, 1>;
    constexpr uint32_t NVME_Pos = 4;
    constexpr uint32_t NVME_Msk = NVME::mask;

    /// Security Bit Status
    /// Position: 8, Width: 1
    /// Access: read-only
    using SB = BitField<8, 1>;
    constexpr uint32_t SB_Pos = 8;
    constexpr uint32_t SB_Msk = SB::mask;

}  // namespace status

/// ADDR - Address
namespace addr {
    /// NVM Address
    /// Position: 0, Width: 22
    using ADDR = BitField<0, 22>;
    constexpr uint32_t ADDR_Pos = 0;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace addr

/// LOCK - Lock Section
namespace lock {
    /// Region Lock Bits
    /// Position: 0, Width: 16
    /// Access: read-only
    using LOCK = BitField<0, 16>;
    constexpr uint32_t LOCK_Pos = 0;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

}  // namespace lock

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::nvmctrl
