vendor_name = ModelSim
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2.qsys
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/Tutorial1.vhd
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.qip
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/niosLab2.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_irq_mapper.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_003.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_002.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_mm_interconnect_0_router.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_2.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_1.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_pio_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.hex
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_1.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.hex
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_onchip_memory2_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.ocp
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.sdc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/niosLab2/synthesis/submodules/niosLab2_jtag_uart_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.vhd
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/Lab1_FPGA_RTL.sdc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/LAB2_FPGA_NIOS.vhd
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/niosLab2.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_reset_controller.sdc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_reset_controller.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/altera_reset_synchronizer.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_irq_mapper.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_jtag_uart_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_router.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_router_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_router_002.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_router_003.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu.ocp
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu.sdc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_bht_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_dc_tag_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_ic_tag_ram.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_mult_cell.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_onchip_memory2_0.hex
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_onchip_memory2_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_onchip_memory2_1.hex
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_onchip_memory2_1.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_pio_0.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_pio_1.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/niosLab2/submodules/niosLab2_pio_2.v
source_file = 1, /opt/altera/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/scfifo_3291.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/a_dpfifo_5771.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/a_fefifo_7cf.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/cntr_vg7.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_7pu1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/cntr_jgb.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_spj1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_rgj1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_pdj1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_voi1.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altera_mult_add_37p2.v
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_3pi1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_4kl1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_baj1.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_qid1.tdf
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_hfn1.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/decode_8la.tdf
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/mux_5hb.tdf
source_file = 1, niosLab2_onchip_memory2_0.hex
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/altsyncram_ifn1.tdf
source_file = 1, niosLab2_onchip_memory2_1.hex
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/alt_sld_fab.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/lucas/Documents/SoCeLinux/SoC/Lab2_FPGA_NIOS/db/ip/sld8e01dfcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /opt/altera/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = LAB2_FPGA_NIOS
instance = comp, \fpga_led_pio[0]~output , fpga_led_pio[0]~output, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_led_pio[1]~output , fpga_led_pio[1]~output, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_led_pio[2]~output , fpga_led_pio[2]~output, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_led_pio[3]~output , fpga_led_pio[3]~output, LAB2_FPGA_NIOS, 1
instance = comp, \stepmotor_pio[0]~output , stepmotor_pio[0]~output, LAB2_FPGA_NIOS, 1
instance = comp, \stepmotor_pio[1]~output , stepmotor_pio[1]~output, LAB2_FPGA_NIOS, 1
instance = comp, \stepmotor_pio[2]~output , stepmotor_pio[2]~output, LAB2_FPGA_NIOS, 1
instance = comp, \stepmotor_pio[3]~output , stepmotor_pio[3]~output, LAB2_FPGA_NIOS, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_clk_50~input , fpga_clk_50~input, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_clk_50~inputCLKENA0 , fpga_clk_50~inputCLKENA0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|altera_reset_synchronizer_int_chain[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|altera_reset_synchronizer_int_chain[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE , u0|rst_controller|altera_reset_synchronizer_int_chain[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[3] , u0|rst_controller|altera_reset_synchronizer_int_chain[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[4] , u0|rst_controller|altera_reset_synchronizer_int_chain[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|altera_reset_synchronizer_int_chain[2] , u0|rst_controller|altera_reset_synchronizer_int_chain[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[3] , u0|rst_controller|r_sync_rst_chain[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~1 , u0|rst_controller|r_sync_rst_chain~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[2] , u0|rst_controller|r_sync_rst_chain[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain~0 , u0|rst_controller|r_sync_rst_chain~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst_chain[1] , u0|rst_controller|r_sync_rst_chain[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|WideOr0~0 , u0|rst_controller|WideOr0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_sync_rst , u0|rst_controller|r_sync_rst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any , u0|nios2_gen2_0|cpu|A_exc_any, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[18]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[6]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[5]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~57 , u0|nios2_gen2_0|cpu|Add3~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect , u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect , u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[9]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~17 , u0|nios2_gen2_0|cpu|Add3~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~21 , u0|nios2_gen2_0|cpu|Add3~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~25 , u0|nios2_gen2_0|cpu|Add3~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~29 , u0|nios2_gen2_0|cpu|Add3~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]~feeder , u0|nios2_gen2_0|cpu|E_src2[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1] , u0|nios2_gen2_0|cpu|E_iw[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[4] , u0|nios2_gen2_0|cpu|E_iw[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[2] , u0|nios2_gen2_0|cpu|E_iw[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~0 , u0|nios2_gen2_0|cpu|Equal249~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[5]~DUPLICATE , u0|nios2_gen2_0|cpu|E_iw[5]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[0] , u0|nios2_gen2_0|cpu|E_iw[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_bus~0 , u0|nios2_gen2_0|cpu|E_ld_bus~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass , u0|nios2_gen2_0|cpu|M_ctrl_ld_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass , u0|nios2_gen2_0|cpu|A_ctrl_ld_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0 , u0|nios2_gen2_0|cpu|A_slow_inst_sel_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_sel , u0|nios2_gen2_0|cpu|A_slow_inst_sel, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~0 , u0|nios2_gen2_0|cpu|Equal95~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~7 , u0|nios2_gen2_0|cpu|Equal95~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~2 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0 , u0|nios2_gen2_0|cpu|D_ctrl_mul_lsw~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|E_ctrl_mul_lsw, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|M_ctrl_mul_lsw, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw , u0|nios2_gen2_0|cpu|A_ctrl_mul_lsw, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_has_started_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_has_started , u0|nios2_gen2_0|cpu|A_dc_fill_has_started, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first , u0|nios2_gen2_0|cpu|A_dc_wb_rd_data_first, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~0 , u0|nios2_gen2_0|cpu|d_address_offset_field[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~12 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~0 , u0|nios2_gen2_0|cpu|Equal0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0 , u0|nios2_gen2_0|cpu|F_ctrl_unsigned_lo_imm16~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~2 , u0|nios2_gen2_0|cpu|E_src2[24]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[3]~feeder , u0|nios2_gen2_0|cpu|E_iw[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[3] , u0|nios2_gen2_0|cpu|E_iw[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[1]~DUPLICATE , u0|nios2_gen2_0|cpu|E_iw[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~0 , u0|nios2_gen2_0|cpu|Equal212~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal212~1 , u0|nios2_gen2_0|cpu|Equal212~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8 , u0|nios2_gen2_0|cpu|M_ctrl_ld8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[4] , u0|nios2_gen2_0|cpu|M_iw[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4]~feeder , u0|nios2_gen2_0|cpu|A_iw[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[4] , u0|nios2_gen2_0|cpu|A_iw[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[1] , u0|nios2_gen2_0|cpu|M_iw[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[1] , u0|nios2_gen2_0|cpu|A_iw[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[3]~feeder , u0|nios2_gen2_0|cpu|M_iw[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[3] , u0|nios2_gen2_0|cpu|M_iw[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[3] , u0|nios2_gen2_0|cpu|A_iw[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[2] , u0|nios2_gen2_0|cpu|M_iw[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[2] , u0|nios2_gen2_0|cpu|A_iw[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~1 , u0|nios2_gen2_0|cpu|A_op_eret~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[11] , u0|nios2_gen2_0|cpu|E_iw[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[11] , u0|nios2_gen2_0|cpu|M_iw[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11]~feeder , u0|nios2_gen2_0|cpu|A_iw[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[11] , u0|nios2_gen2_0|cpu|A_iw[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[0] , u0|nios2_gen2_0|cpu|M_iw[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[0] , u0|nios2_gen2_0|cpu|A_iw[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5]~feeder , u0|nios2_gen2_0|cpu|M_iw[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[5] , u0|nios2_gen2_0|cpu|M_iw[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[5] , u0|nios2_gen2_0|cpu|A_iw[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[13] , u0|nios2_gen2_0|cpu|E_iw[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13]~feeder , u0|nios2_gen2_0|cpu|M_iw[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[13] , u0|nios2_gen2_0|cpu|M_iw[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[13] , u0|nios2_gen2_0|cpu|A_iw[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[12]~DUPLICATE , u0|nios2_gen2_0|cpu|E_iw[12]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12]~feeder , u0|nios2_gen2_0|cpu|M_iw[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[12] , u0|nios2_gen2_0|cpu|M_iw[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[12]~feeder , u0|nios2_gen2_0|cpu|A_iw[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[12] , u0|nios2_gen2_0|cpu|A_iw[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15]~feeder , u0|nios2_gen2_0|cpu|E_iw[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[15] , u0|nios2_gen2_0|cpu|E_iw[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[15] , u0|nios2_gen2_0|cpu|M_iw[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[15] , u0|nios2_gen2_0|cpu|A_iw[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[16]~DUPLICATE , u0|nios2_gen2_0|cpu|E_iw[16]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[16] , u0|nios2_gen2_0|cpu|M_iw[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[16] , u0|nios2_gen2_0|cpu|A_iw[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~0 , u0|nios2_gen2_0|cpu|A_op_eret~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_op_eret~2 , u0|nios2_gen2_0|cpu|A_op_eret~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[14]~feeder , u0|nios2_gen2_0|cpu|E_iw[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[14] , u0|nios2_gen2_0|cpu|E_iw[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[14] , u0|nios2_gen2_0|cpu|M_iw[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[14] , u0|nios2_gen2_0|cpu|A_iw[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0 , u0|nios2_gen2_0|cpu|W_debug_mode_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_debug_mode , u0|nios2_gen2_0|cpu|W_debug_mode, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0 , u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req_next~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req , u0|nios2_gen2_0|cpu|latched_oci_tb_hbreak_req, LAB2_FPGA_NIOS, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, LAB2_FPGA_NIOS, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, LAB2_FPGA_NIOS, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[10] , u0|nios2_gen2_0|cpu|E_pc[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[9] , u0|nios2_gen2_0|cpu|E_pc[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[8] , u0|nios2_gen2_0|cpu|E_pc[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7]~feeder , u0|nios2_gen2_0|cpu|E_pc[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[7] , u0|nios2_gen2_0|cpu|E_pc[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[6]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[6]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[6] , u0|nios2_gen2_0|cpu|E_pc[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[5] , u0|nios2_gen2_0|cpu|E_pc[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4]~feeder , u0|nios2_gen2_0|cpu|E_pc[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[4] , u0|nios2_gen2_0|cpu|E_pc[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3]~feeder , u0|nios2_gen2_0|cpu|E_pc[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3]~DUPLICATE , u0|nios2_gen2_0|cpu|E_pc[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[2] , u0|nios2_gen2_0|cpu|E_pc[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[0] , u0|nios2_gen2_0|cpu|D_pc[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[0] , u0|nios2_gen2_0|cpu|E_pc[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1]~feeder , u0|nios2_gen2_0|cpu|E_pc[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[1] , u0|nios2_gen2_0|cpu|E_pc[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~25 , u0|nios2_gen2_0|cpu|Add7~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~53 , u0|nios2_gen2_0|cpu|Add7~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~57 , u0|nios2_gen2_0|cpu|Add7~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~61 , u0|nios2_gen2_0|cpu|Add7~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~33 , u0|nios2_gen2_0|cpu|Add7~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~5 , u0|nios2_gen2_0|cpu|Add7~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~13 , u0|nios2_gen2_0|cpu|Add7~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~21 , u0|nios2_gen2_0|cpu|Add7~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~29 , u0|nios2_gen2_0|cpu|Add7~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~45 , u0|nios2_gen2_0|cpu|Add7~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[10] , u0|nios2_gen2_0|cpu|M_pc_plus_one[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_retaddr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_retaddr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|wren~1 , u0|onchip_memory2_0|wren~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|always2~0 , u0|rst_controller|always2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|rst_controller|r_early_rst , u0|rst_controller|r_early_rst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting , u0|nios2_gen2_0|cpu|A_dc_wb_wr_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt_nxt[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata , u0|nios2_gen2_0|cpu|A_dc_wb_update_av_writedata, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[2] , u0|nios2_gen2_0|cpu|E_dst_regnum[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[2] , u0|nios2_gen2_0|cpu|M_dst_regnum[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~2 , u0|nios2_gen2_0|cpu|A_dst_regnum~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[3] , u0|nios2_gen2_0|cpu|M_dst_regnum[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~3 , u0|nios2_gen2_0|cpu|A_dst_regnum~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~5 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_active~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_data_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~0 , u0|nios2_gen2_0|cpu|dc_wb_rd_port_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_wb_rd_port_en , u0|nios2_gen2_0|cpu|dc_wb_rd_port_en, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~0 , u0|nios2_gen2_0|cpu|A_en_d1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1~DUPLICATE , u0|nios2_gen2_0|cpu|A_en_d1~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_tag[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~1 , u0|nios2_gen2_0|cpu|D_ctrl_logic~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_logic , u0|nios2_gen2_0|cpu|E_ctrl_logic, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~0 , u0|nios2_gen2_0|cpu|Equal149~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~3 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~1 , u0|nios2_gen2_0|cpu|Equal149~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~2 , u0|nios2_gen2_0|cpu|Equal149~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~1 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~1 , u0|nios2_gen2_0|cpu|Equal95~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_retaddr , u0|nios2_gen2_0|cpu|E_ctrl_retaddr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~0 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~1 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_cmp , u0|nios2_gen2_0|cpu|E_ctrl_cmp, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~4 , u0|nios2_gen2_0|cpu|Equal149~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~6 , u0|nios2_gen2_0|cpu|Equal149~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~7 , u0|nios2_gen2_0|cpu|Equal149~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~3 , u0|nios2_gen2_0|cpu|Equal149~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0]~DUPLICATE , u0|nios2_gen2_0|cpu|E_logic_op[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[1] , u0|nios2_gen2_0|cpu|E_logic_op[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|F_ctrl_hi_imm16~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~29 , u0|nios2_gen2_0|cpu|D_src2[18]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~30 , u0|nios2_gen2_0|cpu|D_src2[18]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|save_dest_id~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[38] , u0|mm_interconnect_0|cmd_mux_001|src_data[38], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[42] , u0|mm_interconnect_0|cmd_mux_001|src_data[42], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]~feeder , u0|nios2_gen2_0|cpu|E_src2[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[7] , u0|nios2_gen2_0|cpu|M_alu_result[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[7] , u0|nios2_gen2_0|cpu|E_src2_reg[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15]~feeder , u0|nios2_gen2_0|cpu|M_st_data[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2] , u0|nios2_gen2_0|cpu|A_dc_wb_rd_addr_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4] , u0|nios2_gen2_0|cpu|d_address_tag_field[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0] , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5] , u0|nios2_gen2_0|cpu|A_mem_baddr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6] , u0|nios2_gen2_0|cpu|A_mem_baddr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[7] , u0|nios2_gen2_0|cpu|A_mem_baddr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~feeder , u0|nios2_gen2_0|cpu|E_src2[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3]~0 , u0|nios2_gen2_0|cpu|E_src2[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[4]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[3] , u0|nios2_gen2_0|cpu|A_mem_baddr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0 , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset_nxt[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2] , u0|nios2_gen2_0|cpu|A_dc_fill_dp_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]~feeder , u0|nios2_gen2_0|cpu|E_src2[9]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~13 , u0|nios2_gen2_0|cpu|Add3~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~9 , u0|nios2_gen2_0|cpu|Add3~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~5 , u0|nios2_gen2_0|cpu|Add3~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~65 , u0|nios2_gen2_0|cpu|Add3~65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~61 , u0|nios2_gen2_0|cpu|Add3~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]~feeder , u0|nios2_gen2_0|cpu|E_src2[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~29 , u0|nios2_gen2_0|cpu|Add0~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[8] , u0|nios2_gen2_0|cpu|D_pc_plus_one[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0 , u0|nios2_gen2_0|cpu|E_ctrl_br_cond_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_br_cond , u0|nios2_gen2_0|cpu|E_ctrl_br_cond, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_br_cond , u0|nios2_gen2_0|cpu|M_ctrl_br_cond, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered , u0|nios2_gen2_0|cpu|M_bht_wr_en_unfiltered, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|write~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|write, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 , u0|mm_interconnect_0|cmd_mux_001|src_payload~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|debugaccess, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[37], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|niosLab2_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~56, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[35], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~55 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~14 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[33], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~1 , u0|nios2_gen2_0|cpu|d_address_offset_field[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0]~2 , u0|nios2_gen2_0|cpu|d_address_offset_field[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE , u0|nios2_gen2_0|cpu|d_address_offset_field[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~2 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[39] , u0|mm_interconnect_0|cmd_mux_001|src_data[39], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~1 , u0|nios2_gen2_0|cpu|ic_fill_ap_offset_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_ap_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[40] , u0|mm_interconnect_0|cmd_mux_001|src_data[40], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[41] , u0|mm_interconnect_0|cmd_mux_001|src_data[41], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[3] , u0|nios2_gen2_0|cpu|A_dc_wb_line[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~4 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[3]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[3] , u0|nios2_gen2_0|cpu|d_address_line_field[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[44] , u0|mm_interconnect_0|cmd_mux_001|src_data[44], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[4] , u0|nios2_gen2_0|cpu|A_dc_wb_line[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~3 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[4]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[4] , u0|nios2_gen2_0|cpu|d_address_line_field[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[45] , u0|mm_interconnect_0|cmd_mux_001|src_data[45], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem16 , u0|nios2_gen2_0|cpu|E_ctrl_mem16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32] , u0|mm_interconnect_0|cmd_mux_001|src_data[32], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 , u0|mm_interconnect_0|cmd_mux_001|src_payload~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[6]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[6]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[4]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[5]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[6]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[7]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8 , u0|nios2_gen2_0|cpu|dc_data_rd_port_addr[8]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|wren~0 , u0|onchip_memory2_1|wren~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|wren~1 , u0|onchip_memory2_1|wren~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~17 , u0|nios2_gen2_0|cpu|E_alu_result~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[9]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[9] , u0|nios2_gen2_0|cpu|D_pc_plus_one[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[9] , u0|nios2_gen2_0|cpu|E_extra_pc[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[11] , u0|nios2_gen2_0|cpu|E_alu_result[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[11] , u0|nios2_gen2_0|cpu|M_alu_result[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_left~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_left, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_rot~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_rot , u0|nios2_gen2_0|cpu|E_ctrl_rot, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot_right, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass0~0 , u0|nios2_gen2_0|cpu|E_rot_pass0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass0 , u0|nios2_gen2_0|cpu|M_rot_pass0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill0 , u0|nios2_gen2_0|cpu|M_rot_sel_fill0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~2 , u0|nios2_gen2_0|cpu|Add10~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[3] , u0|nios2_gen2_0|cpu|M_rot_rn[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~0 , u0|nios2_gen2_0|cpu|Add10~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[17]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder , u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0] , u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17]~feeder , u0|nios2_gen2_0|cpu|M_st_data[17]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal312~0 , u0|nios2_gen2_0|cpu|Equal312~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst , u0|nios2_gen2_0|cpu|F_ctrl_ignore_dst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst , u0|nios2_gen2_0|cpu|D_ctrl_ignore_dst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg , u0|nios2_gen2_0|cpu|D_wr_dst_reg, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D , u0|nios2_gen2_0|cpu|E_wr_dst_reg_from_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_wr_dst_reg , u0|nios2_gen2_0|cpu|E_wr_dst_reg, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E , u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[0] , u0|nios2_gen2_0|cpu|E_dst_regnum[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[0] , u0|nios2_gen2_0|cpu|M_dst_regnum[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|A_regnum_b_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|W_regnum_b_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~0 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~8 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[4]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5 , u0|nios2_gen2_0|cpu|dc_tag_rd_port_addr[5]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[12] , u0|nios2_gen2_0|cpu|A_mem_baddr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass1~0 , u0|nios2_gen2_0|cpu|E_rot_pass1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass1~DUPLICATE , u0|nios2_gen2_0|cpu|M_rot_pass1~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[9]~15 , u0|nios2_gen2_0|cpu|E_rot_step1[9]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[13]~12 , u0|nios2_gen2_0|cpu|E_rot_step1[13]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~1 , u0|nios2_gen2_0|cpu|Add10~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[13] , u0|nios2_gen2_0|cpu|M_rot_prestep2[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~feeder , u0|nios2_gen2_0|cpu|E_src2[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~6 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~20 , u0|nios2_gen2_0|cpu|E_alu_result~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[11] , u0|nios2_gen2_0|cpu|D_pc[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11]~feeder , u0|nios2_gen2_0|cpu|E_pc[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[11] , u0|nios2_gen2_0|cpu|E_pc[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~49 , u0|nios2_gen2_0|cpu|Add7~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[11] , u0|nios2_gen2_0|cpu|M_pc_plus_one[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[13] , u0|nios2_gen2_0|cpu|M_target_pcb[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~DUPLICATE , u0|nios2_gen2_0|cpu|M_ctrl_jmp_indirect~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[11] , u0|nios2_gen2_0|cpu|M_pc[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~0 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[5] , u0|nios2_gen2_0|cpu|E_iw[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal249~1 , u0|nios2_gen2_0|cpu|Equal249~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[16] , u0|nios2_gen2_0|cpu|E_iw[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[12] , u0|nios2_gen2_0|cpu|E_iw[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0 , u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1 , u0|nios2_gen2_0|cpu|E_ctrl_invalidate_i~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i , u0|nios2_gen2_0|cpu|M_ctrl_invalidate_i, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~feeder , u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i , u0|nios2_gen2_0|cpu|A_ctrl_invalidate_i, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0 , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits , u0|nios2_gen2_0|cpu|ic_tag_clr_valid_bits, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wren , u0|nios2_gen2_0|cpu|ic_tag_wren, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0] , u0|nios2_gen2_0|cpu|ic_fill_tag[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[3] , u0|nios2_gen2_0|cpu|M_pc_plus_one[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~9 , u0|nios2_gen2_0|cpu|Add0~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[3] , u0|nios2_gen2_0|cpu|D_pc_plus_one[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3]~DUPLICATE , u0|nios2_gen2_0|cpu|E_extra_pc[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_st~0 , u0|nios2_gen2_0|cpu|E_ctrl_st~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st , u0|nios2_gen2_0|cpu|M_ctrl_st, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st , u0|nios2_gen2_0|cpu|A_ctrl_st, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~1 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[7]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[2]~feeder , u0|pio_2|data_out[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1 , u0|mm_interconnect_0|router|Equal4~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0 , u0|mm_interconnect_0|pio_2_s1_agent|m0_write~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|pio_2_s1_translator|av_waitrequest_generated~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|always0~0 , u0|pio_2|always0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|always0~1 , u0|pio_2|always0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[2] , u0|pio_2|data_out[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|readdata[2] , u0|pio_2|readdata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|cmd_src_valid[0]~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|cmd_src_valid[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~0 , u0|jtag_uart_0|av_waitrequest~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest , u0|jtag_uart_0|av_waitrequest, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \~GND , ~GND, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~0 , u0|jtag_uart_0|fifo_rd~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[0] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[1] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[2] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[3] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[4] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[5] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[6] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[7] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[8] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|count[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rst2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_valid , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_valid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|t_dav~feeder , u0|jtag_uart_0|t_dav~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|t_dav~DUPLICATE , u0|jtag_uart_0|t_dav~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|write_stalled, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_ena~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_ena~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~1 , u0|jtag_uart_0|fifo_rd~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo , u0|jtag_uart_0|wr_rfifo, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read1~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read_req , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|read_req, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|state~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|always0~2 , u0|pio_0|always0~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|always0~0 , u0|pio_0|always0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|always0~1 , u0|pio_0|always0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[3] , u0|pio_0|data_out[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[3] , u0|pio_0|readdata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[6] , u0|nios2_gen2_0|cpu|E_src2_reg[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[6] , u0|nios2_gen2_0|cpu|M_st_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[7] , u0|nios2_gen2_0|cpu|M_st_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[7] , u0|nios2_gen2_0|cpu|A_st_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[15]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|ien_AE~0 , u0|jtag_uart_0|ien_AE~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|ien_AF , u0|jtag_uart_0|ien_AF, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2 , u0|jtag_uart_0|fifo_rd~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|read_0 , u0|jtag_uart_0|read_0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|t_dav , u0|jtag_uart_0|t_dav, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|jupdate2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|always2~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_pause~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0 , u0|jtag_uart_0|pause_irq~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|pause_irq , u0|jtag_uart_0|pause_irq, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~21 , u0|jtag_uart_0|Add0~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~25 , u0|jtag_uart_0|Add0~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~17 , u0|jtag_uart_0|Add0~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0 , u0|jtag_uart_0|LessThan1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~1 , u0|jtag_uart_0|Add0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~5 , u0|jtag_uart_0|Add0~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~9 , u0|jtag_uart_0|Add0~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add0~13 , u0|jtag_uart_0|Add0~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1 , u0|jtag_uart_0|LessThan1~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_AF , u0|jtag_uart_0|fifo_AF, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0 , u0|jtag_uart_0|av_readdata[8]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src0_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1088w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16]~feeder , u0|nios2_gen2_0|cpu|M_st_data[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~feeder , u0|nios2_gen2_0|cpu|E_src2[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]~1 , u0|nios2_gen2_0|cpu|E_src2[13]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9]~feeder , u0|nios2_gen2_0|cpu|M_st_data[9]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[9] , u0|nios2_gen2_0|cpu|E_src2_reg[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[9] , u0|nios2_gen2_0|cpu|M_st_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[9] , u0|nios2_gen2_0|cpu|A_st_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_nowb_inv~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~feeder , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_nowb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[9] , u0|nios2_gen2_0|cpu|A_dc_st_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~8 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[9]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~2 , u0|nios2_gen2_0|cpu|E_alu_result~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[2] , u0|nios2_gen2_0|cpu|E_alu_result[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[2] , u0|nios2_gen2_0|cpu|M_alu_result[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[2] , u0|nios2_gen2_0|cpu|W_wr_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~13 , u0|nios2_gen2_0|cpu|D_src2_reg[2]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[2]~14 , u0|nios2_gen2_0|cpu|D_src2_reg[2]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[2] , u0|nios2_gen2_0|cpu|E_src2_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10]~feeder , u0|nios2_gen2_0|cpu|M_st_data[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[10] , u0|nios2_gen2_0|cpu|E_src2_reg[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[10] , u0|nios2_gen2_0|cpu|M_st_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 , u0|mm_interconnect_0|cmd_mux_001|src_payload~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~19 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 , u0|mm_interconnect_0|cmd_mux_001|src_payload~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~29 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 , u0|mm_interconnect_0|cmd_mux_001|src_payload~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 , u0|mm_interconnect_0|cmd_mux_001|src_payload~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 , u0|mm_interconnect_0|cmd_mux_001|src_payload~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~20 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 , u0|mm_interconnect_0|cmd_mux_001|src_payload~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~9 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[14] , u0|nios2_gen2_0|cpu|M_target_pcb[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[12] , u0|nios2_gen2_0|cpu|D_pc[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[12] , u0|nios2_gen2_0|cpu|E_pc[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~41 , u0|nios2_gen2_0|cpu|Add7~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[12] , u0|nios2_gen2_0|cpu|M_pc_plus_one[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12]~feeder , u0|nios2_gen2_0|cpu|M_pc[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[12] , u0|nios2_gen2_0|cpu|M_pc[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[12]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[12]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~2 , u0|nios2_gen2_0|cpu|Equal95~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br~0 , u0|nios2_gen2_0|cpu|F_ctrl_br~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br , u0|nios2_gen2_0|cpu|D_ctrl_br, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0 , u0|nios2_gen2_0|cpu|F_ctrl_br_uncond~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_uncond , u0|nios2_gen2_0|cpu|D_ctrl_br_uncond, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_taken~0 , u0|nios2_gen2_0|cpu|D_br_pred_taken~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_older_non_sequential~0 , u0|nios2_gen2_0|cpu|F_older_non_sequential~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_raw_refetch~0 , u0|nios2_gen2_0|cpu|D_raw_refetch~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~13 , u0|nios2_gen2_0|cpu|Add0~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[4] , u0|nios2_gen2_0|cpu|D_pc_plus_one[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[4] , u0|nios2_gen2_0|cpu|E_extra_pc[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~25 , u0|nios2_gen2_0|cpu|E_alu_result~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[6] , u0|nios2_gen2_0|cpu|E_alu_result[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[6] , u0|nios2_gen2_0|cpu|M_alu_result[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[4] , u0|nios2_gen2_0|cpu|M_pc_plus_one[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld , u0|nios2_gen2_0|cpu|E_ctrl_ld, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld , u0|nios2_gen2_0|cpu|M_ctrl_ld, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[6]~17 , u0|nios2_gen2_0|cpu|M_inst_result[6]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl~0 , u0|nios2_gen2_0|cpu|E_op_rdctl~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_rdctl , u0|nios2_gen2_0|cpu|E_op_rdctl, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|M_ctrl_rd_ctl_reg, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[14]~0 , u0|nios2_gen2_0|cpu|A_inst_result[14]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[6] , u0|nios2_gen2_0|cpu|A_inst_result[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[1]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[1] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[5] , u0|nios2_gen2_0|cpu|M_pc_plus_one[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[7]~10 , u0|nios2_gen2_0|cpu|M_inst_result[7]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[7] , u0|nios2_gen2_0|cpu|A_inst_result[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[2]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[2] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[6] , u0|nios2_gen2_0|cpu|M_pc_plus_one[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[8] , u0|nios2_gen2_0|cpu|M_alu_result[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[8]~2 , u0|nios2_gen2_0|cpu|M_inst_result[8]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[8] , u0|nios2_gen2_0|cpu|A_inst_result[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[3]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[3] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[9] , u0|nios2_gen2_0|cpu|M_alu_result[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[7] , u0|nios2_gen2_0|cpu|M_pc_plus_one[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[9]~4 , u0|nios2_gen2_0|cpu|M_inst_result[9]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[9] , u0|nios2_gen2_0|cpu|A_inst_result[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[4]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[4] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[8] , u0|nios2_gen2_0|cpu|M_pc_plus_one[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[10] , u0|nios2_gen2_0|cpu|M_alu_result[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[10]~7 , u0|nios2_gen2_0|cpu|M_inst_result[10]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[10] , u0|nios2_gen2_0|cpu|A_inst_result[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[5]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[5] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[9] , u0|nios2_gen2_0|cpu|M_pc_plus_one[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[11]~9 , u0|nios2_gen2_0|cpu|M_inst_result[11]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[11] , u0|nios2_gen2_0|cpu|A_inst_result[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[6]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[6] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[1] , u0|nios2_gen2_0|cpu|ic_fill_tag[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_tag[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0 , u0|nios2_gen2_0|cpu|M_ld_align_byte1_fill~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill , u0|nios2_gen2_0|cpu|A_ld_align_byte1_fill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14]~feeder , u0|nios2_gen2_0|cpu|M_st_data[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[2]~17 , u0|nios2_gen2_0|cpu|E_rot_step1[2]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[6]~22 , u0|nios2_gen2_0|cpu|E_rot_step1[6]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[6] , u0|nios2_gen2_0|cpu|M_rot_prestep2[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[10]~23 , u0|nios2_gen2_0|cpu|E_rot_step1[10]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[14]~20 , u0|nios2_gen2_0|cpu|E_rot_step1[14]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[14] , u0|nios2_gen2_0|cpu|M_rot_prestep2[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add10~3 , u0|nios2_gen2_0|cpu|Add10~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_rn[4] , u0|nios2_gen2_0|cpu|M_rot_rn[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|E_ctrl_ld_signed~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_signed , u0|nios2_gen2_0|cpu|M_ctrl_ld_signed, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_signed , u0|nios2_gen2_0|cpu|A_ctrl_ld_signed, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal215~0 , u0|nios2_gen2_0|cpu|Equal215~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0 , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit_16_hi, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[15] , u0|nios2_gen2_0|cpu|A_dc_st_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[15] , u0|nios2_gen2_0|cpu|A_st_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~18 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[15]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[24]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16 , u0|nios2_gen2_0|cpu|M_ctrl_ld8_ld16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill , u0|nios2_gen2_0|cpu|M_ld_align_byte2_byte3_fill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill , u0|nios2_gen2_0|cpu|A_ld_align_byte2_byte3_fill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0 , u0|nios2_gen2_0|cpu|A_slow_inst_result_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[24] , u0|nios2_gen2_0|cpu|A_slow_inst_result[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass3~0 , u0|nios2_gen2_0|cpu|E_rot_pass3~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass3 , u0|nios2_gen2_0|cpu|M_rot_pass3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill3~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill3 , u0|nios2_gen2_0|cpu|M_rot_sel_fill3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[12]~4 , u0|nios2_gen2_0|cpu|E_rot_step1[12]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[16]~5 , u0|nios2_gen2_0|cpu|E_rot_step1[16]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[16] , u0|nios2_gen2_0|cpu|M_rot_prestep2[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~1 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a69 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a69, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a101 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a101, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[5] , u0|pio_0|data_out[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[5] , u0|pio_0|readdata[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~40 , u0|mm_interconnect_0|rsp_mux|src_payload~40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~41 , u0|mm_interconnect_0|rsp_mux|src_payload~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[5] , u0|nios2_gen2_0|cpu|d_readdata_d1[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[6] , u0|nios2_gen2_0|cpu|A_st_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[6] , u0|pio_0|data_out[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[6] , u0|pio_0|readdata[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~44 , u0|mm_interconnect_0|rsp_mux|src_payload~44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a102 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a102, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a70 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a70, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~45 , u0|mm_interconnect_0|rsp_mux|src_payload~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[6] , u0|nios2_gen2_0|cpu|d_readdata_d1[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[6] , u0|nios2_gen2_0|cpu|A_dc_st_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~31 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[6]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a71 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a71, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a103 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a103, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[7] , u0|pio_0|data_out[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[7] , u0|pio_0|readdata[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[7] , u0|nios2_gen2_0|cpu|d_readdata_d1[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[7] , u0|nios2_gen2_0|cpu|A_dc_st_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~16 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[7]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[2]~DUPLICATE , u0|nios2_gen2_0|cpu|M_mem_byte_en[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[2] , u0|nios2_gen2_0|cpu|A_mem_byte_en[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~2 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[23]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[2] , u0|nios2_gen2_0|cpu|M_mem_byte_en[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a80 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a80, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a48, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a112 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a112, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~1 , u0|jtag_uart_0|Add1~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[16] , u0|nios2_gen2_0|cpu|d_readdata_d1[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[16] , u0|nios2_gen2_0|cpu|A_st_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[16] , u0|nios2_gen2_0|cpu|A_dc_st_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~4 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[16]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[17] , u0|nios2_gen2_0|cpu|A_dc_st_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~7 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[17]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a114 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a114, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a82 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a82, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a50, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[47] , u0|mm_interconnect_0|cmd_mux_003|src_data[47], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[48] , u0|mm_interconnect_0|cmd_mux_003|src_data[48], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[49] , u0|mm_interconnect_0|cmd_mux_003|src_data[49], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[2] , u0|nios2_gen2_0|cpu|ic_fill_tag[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[50] , u0|mm_interconnect_0|cmd_mux_003|src_data[50], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a114, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w18_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~5 , u0|jtag_uart_0|Add1~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~9 , u0|jtag_uart_0|Add1~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[18] , u0|nios2_gen2_0|cpu|d_readdata_d1[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18]~feeder , u0|nios2_gen2_0|cpu|M_st_data[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[18] , u0|nios2_gen2_0|cpu|W_wr_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~33 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[18]~72 , u0|nios2_gen2_0|cpu|D_src2_reg[18]~72, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[18] , u0|nios2_gen2_0|cpu|E_src2_reg[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~0 , u0|nios2_gen2_0|cpu|E_st_data[23]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[18] , u0|nios2_gen2_0|cpu|M_st_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[18] , u0|nios2_gen2_0|cpu|A_dc_st_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[18] , u0|nios2_gen2_0|cpu|A_st_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~10 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[18]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~13 , u0|jtag_uart_0|Add1~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 , u0|mm_interconnect_0|cmd_mux_001|src_payload~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20]~feeder , u0|nios2_gen2_0|cpu|M_st_data[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[20] , u0|nios2_gen2_0|cpu|W_wr_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21]~feeder , u0|nios2_gen2_0|cpu|M_st_data[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[25]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[3]~DUPLICATE , u0|nios2_gen2_0|cpu|M_mem_byte_en[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_byte_en[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4 , u0|nios2_gen2_0|cpu|A_dc_fill_wr_data[31]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~0 , u0|nios2_gen2_0|cpu|D_src2[26]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[21] , u0|nios2_gen2_0|cpu|W_wr_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~66 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~66, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~11 , u0|nios2_gen2_0|cpu|E_logic_result[21]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~35 , u0|nios2_gen2_0|cpu|D_src2[21]~35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~36 , u0|nios2_gen2_0|cpu|D_src2[21]~36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[21]~23 , u0|nios2_gen2_0|cpu|D_src2[21]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[21]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[21]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[3]~3 , u0|nios2_gen2_0|cpu|E_rot_mask[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[3] , u0|nios2_gen2_0|cpu|M_rot_mask[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[22] , u0|nios2_gen2_0|cpu|W_wr_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[28] , u0|nios2_gen2_0|cpu|A_slow_inst_result[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[8]~7 , u0|nios2_gen2_0|cpu|E_rot_step1[8]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[12] , u0|nios2_gen2_0|cpu|M_rot_prestep2[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[20] , u0|nios2_gen2_0|cpu|M_rot_prestep2[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[24]~3 , u0|nios2_gen2_0|cpu|E_rot_step1[24]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[28] , u0|nios2_gen2_0|cpu|W_wr_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~83 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~83, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[29] , u0|nios2_gen2_0|cpu|W_wr_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[29]~15 , u0|nios2_gen2_0|cpu|D_src1_reg[29]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|D_regnum_a_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_hazard_E , u0|nios2_gen2_0|cpu|D_src1_hazard_E, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~16 , u0|nios2_gen2_0|cpu|D_src2[29]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~1 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~6 , u0|nios2_gen2_0|cpu|D_src2[28]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~9 , u0|nios2_gen2_0|cpu|E_alu_result~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[27] , u0|nios2_gen2_0|cpu|W_wr_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[27]~3 , u0|nios2_gen2_0|cpu|D_src1_reg[27]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~3 , u0|nios2_gen2_0|cpu|E_logic_result[27]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~5 , u0|nios2_gen2_0|cpu|E_alu_result~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~93 , u0|nios2_gen2_0|cpu|Add9~93, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~97 , u0|nios2_gen2_0|cpu|Add9~97, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[27] , u0|nios2_gen2_0|cpu|E_alu_result[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[27] , u0|nios2_gen2_0|cpu|M_alu_result[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~22 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~2 , u0|nios2_gen2_0|cpu|D_src2[27]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~21 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[27]~3 , u0|nios2_gen2_0|cpu|D_src2[27]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[27]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[27]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~101 , u0|nios2_gen2_0|cpu|Add9~101, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~31 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[28] , u0|nios2_gen2_0|cpu|E_alu_result[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[28] , u0|nios2_gen2_0|cpu|M_alu_result[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~32 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[28]~7 , u0|nios2_gen2_0|cpu|D_src2[28]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[28]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[28]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~117 , u0|nios2_gen2_0|cpu|Add9~117, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~43 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[29]~17 , u0|nios2_gen2_0|cpu|D_src2[29]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[29]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[29]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~16 , u0|nios2_gen2_0|cpu|E_alu_result~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[29] , u0|nios2_gen2_0|cpu|E_alu_result[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[29] , u0|nios2_gen2_0|cpu|M_alu_result[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~44 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[29]~79 , u0|nios2_gen2_0|cpu|D_src2_reg[29]~79, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[29] , u0|nios2_gen2_0|cpu|E_src2_reg[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[13] , u0|nios2_gen2_0|cpu|E_src2_reg[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[29]~8 , u0|nios2_gen2_0|cpu|E_st_data[29]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[29] , u0|nios2_gen2_0|cpu|M_st_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[29] , u0|nios2_gen2_0|cpu|A_st_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22]~feeder , u0|nios2_gen2_0|cpu|M_st_data[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~4 , u0|nios2_gen2_0|cpu|E_logic_result[22]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~37 , u0|nios2_gen2_0|cpu|D_src2[22]~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~38 , u0|nios2_gen2_0|cpu|D_src2[22]~38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[22]~18 , u0|nios2_gen2_0|cpu|D_src2[22]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[22]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[22]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~129 , u0|nios2_gen2_0|cpu|Add9~129, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~121 , u0|nios2_gen2_0|cpu|Add9~121, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[22] , u0|nios2_gen2_0|cpu|E_alu_result[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[22] , u0|nios2_gen2_0|cpu|M_alu_result[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~53 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[22]~80 , u0|nios2_gen2_0|cpu|D_src2_reg[22]~80, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[22] , u0|nios2_gen2_0|cpu|E_src2_reg[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[22] , u0|nios2_gen2_0|cpu|M_st_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23]~feeder , u0|nios2_gen2_0|cpu|M_st_data[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~125 , u0|nios2_gen2_0|cpu|Add9~125, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[23] , u0|nios2_gen2_0|cpu|E_alu_result[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[23] , u0|nios2_gen2_0|cpu|M_alu_result[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~55 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~19 , u0|nios2_gen2_0|cpu|D_src2[23]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[23]~20 , u0|nios2_gen2_0|cpu|D_src2[23]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[23]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[23]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~5 , u0|nios2_gen2_0|cpu|E_logic_result[23]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~21 , u0|nios2_gen2_0|cpu|E_alu_result~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~54 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~54, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[23]~76 , u0|nios2_gen2_0|cpu|D_src2_reg[23]~76, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[23] , u0|nios2_gen2_0|cpu|E_src2_reg[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[23] , u0|nios2_gen2_0|cpu|M_st_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[23] , u0|nios2_gen2_0|cpu|A_st_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[23] , u0|nios2_gen2_0|cpu|A_dc_st_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~17 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[23]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~19 , u0|nios2_gen2_0|cpu|E_alu_result~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~41 , u0|nios2_gen2_0|cpu|Add3~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[10] , u0|nios2_gen2_0|cpu|D_pc_plus_one[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~33 , u0|nios2_gen2_0|cpu|Add0~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~41 , u0|nios2_gen2_0|cpu|Add0~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13 , u0|nios2_gen2_0|cpu|Add1~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[10] , u0|nios2_gen2_0|cpu|E_extra_pc[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[12] , u0|nios2_gen2_0|cpu|E_alu_result[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[12]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[12] , u0|nios2_gen2_0|cpu|W_wr_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12] , u0|nios2_gen2_0|cpu|M_alu_result[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~49 , u0|nios2_gen2_0|cpu|D_src2_reg[12]~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[12]~50 , u0|nios2_gen2_0|cpu|D_src2_reg[12]~50, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[12] , u0|nios2_gen2_0|cpu|E_src2_reg[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[28]~77 , u0|nios2_gen2_0|cpu|D_src2_reg[28]~77, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[28] , u0|nios2_gen2_0|cpu|E_src2_reg[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[28]~6 , u0|nios2_gen2_0|cpu|E_st_data[28]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[28] , u0|nios2_gen2_0|cpu|M_st_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[28] , u0|nios2_gen2_0|cpu|A_st_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[28] , u0|nios2_gen2_0|cpu|A_dc_st_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~20 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[28]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[29] , u0|nios2_gen2_0|cpu|A_dc_st_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~23 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[29]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~26 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~65 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~21 , u0|nios2_gen2_0|cpu|D_src2[30]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~26 , u0|nios2_gen2_0|cpu|E_alu_result~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~63 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~63, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[30]~22 , u0|nios2_gen2_0|cpu|D_src2[30]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[30]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[30]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~85 , u0|nios2_gen2_0|cpu|Add9~85, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[30] , u0|nios2_gen2_0|cpu|E_alu_result[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[30] , u0|nios2_gen2_0|cpu|M_alu_result[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[30] , u0|nios2_gen2_0|cpu|W_wr_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~64 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~64, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[30]~84 , u0|nios2_gen2_0|cpu|D_src2_reg[30]~84, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[30] , u0|nios2_gen2_0|cpu|E_src2_reg[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[30]~7 , u0|nios2_gen2_0|cpu|E_st_data[30]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[30] , u0|nios2_gen2_0|cpu|M_st_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[30] , u0|nios2_gen2_0|cpu|A_st_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~7 , u0|nios2_gen2_0|cpu|E_alu_result~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~25 , u0|nios2_gen2_0|cpu|D_src2_reg[31]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[31] , u0|nios2_gen2_0|cpu|E_alu_result[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[31] , u0|nios2_gen2_0|cpu|M_alu_result[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~27 , u0|nios2_gen2_0|cpu|D_src2_reg[31]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~88 , u0|nios2_gen2_0|cpu|D_src2_reg[31]~88, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[31] , u0|nios2_gen2_0|cpu|E_src2_reg[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[31]~5 , u0|nios2_gen2_0|cpu|E_st_data[31]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[31] , u0|nios2_gen2_0|cpu|M_st_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[31] , u0|nios2_gen2_0|cpu|A_st_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[3] , u0|nios2_gen2_0|cpu|A_mem_byte_en[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3 , u0|nios2_gen2_0|cpu|dc_data_wr_port_byte_en[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_data|the_altsyncram|auto_generated|ram_block1a8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_victim|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~19 , u0|nios2_gen2_0|cpu|d_writedata_nxt[31]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~0 , u0|nios2_gen2_0|cpu|d_writedata[7]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[3] , u0|nios2_gen2_0|cpu|M_mem_byte_en[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[3]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a127 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a127, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a63, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a95 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a95, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a127, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w31_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[31] , u0|nios2_gen2_0|cpu|d_readdata_d1[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[31] , u0|nios2_gen2_0|cpu|A_dc_st_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~19 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[31]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~21 , u0|nios2_gen2_0|cpu|d_writedata_nxt[30]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a94 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a94, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a62, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a126 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a126, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a126, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w30_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[30] , u0|nios2_gen2_0|cpu|d_readdata_d1[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[30] , u0|nios2_gen2_0|cpu|A_dc_st_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~21 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[30]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[11]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[11] , u0|nios2_gen2_0|cpu|W_wr_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~45 , u0|nios2_gen2_0|cpu|D_src2_reg[11]~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[11]~46 , u0|nios2_gen2_0|cpu|D_src2_reg[11]~46, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[11] , u0|nios2_gen2_0|cpu|E_src2_reg[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[27]~75 , u0|nios2_gen2_0|cpu|D_src2_reg[27]~75, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[27] , u0|nios2_gen2_0|cpu|E_src2_reg[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[27]~4 , u0|nios2_gen2_0|cpu|E_st_data[27]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~3 , u0|nios2_gen2_0|cpu|E_alu_result~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~1 , u0|nios2_gen2_0|cpu|Add0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~5 , u0|nios2_gen2_0|cpu|Add0~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[1] , u0|nios2_gen2_0|cpu|D_pc_plus_one[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[1] , u0|nios2_gen2_0|cpu|E_extra_pc[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[3] , u0|nios2_gen2_0|cpu|E_alu_result[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[3] , u0|nios2_gen2_0|cpu|W_wr_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3]~feeder , u0|nios2_gen2_0|cpu|M_alu_result[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[3] , u0|nios2_gen2_0|cpu|M_alu_result[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~15 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~16 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[3] , u0|nios2_gen2_0|cpu|E_src2_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[27] , u0|nios2_gen2_0|cpu|M_st_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[27] , u0|nios2_gen2_0|cpu|A_st_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~16 , u0|nios2_gen2_0|cpu|d_writedata_nxt[27]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a123, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a59, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a123 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a123, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a91 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a91, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w27_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 , u0|mm_interconnect_0|cmd_mux_001|src_payload~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~6 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~17 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~13 , u0|nios2_gen2_0|cpu|d_writedata_nxt[26]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 , u0|mm_interconnect_0|cmd_mux_001|src_payload~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~12 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 , u0|mm_interconnect_0|cmd_mux_001|src_payload~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~14 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 , u0|mm_interconnect_0|cmd_mux_001|src_payload~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~21 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 , u0|mm_interconnect_0|cmd_mux_001|src_payload~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~22 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 , u0|mm_interconnect_0|cmd_mux_001|src_payload~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 , u0|mm_interconnect_0|cmd_mux_001|src_payload~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35] , u0|mm_interconnect_0|cmd_mux_001|src_data[35], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[27] , u0|nios2_gen2_0|cpu|d_readdata_d1[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[27] , u0|nios2_gen2_0|cpu|A_dc_st_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~15 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[27]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[22] , u0|nios2_gen2_0|cpu|A_st_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~26 , u0|nios2_gen2_0|cpu|d_writedata_nxt[22]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a118, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~21 , u0|jtag_uart_0|Add1~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~25 , u0|jtag_uart_0|Add1~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|Add1~17 , u0|jtag_uart_0|Add1~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~30 , u0|nios2_gen2_0|cpu|d_writedata_nxt[21]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 , u0|mm_interconnect_0|cmd_mux_001|src_payload~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~7 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 , u0|mm_interconnect_0|cmd_mux_001|src_payload~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34] , u0|mm_interconnect_0|cmd_mux_001|src_data[34], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|niosLab2_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~17 , u0|nios2_gen2_0|cpu|d_writedata_nxt[23]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 , u0|mm_interconnect_0|cmd_mux_001|src_payload~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~26 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a118 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a118, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a86 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a86, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a54, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w22_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35 , u0|mm_interconnect_0|rsp_mux|src_payload~35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[22] , u0|nios2_gen2_0|cpu|d_readdata_d1[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[22] , u0|nios2_gen2_0|cpu|A_dc_st_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~26 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[22]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~23 , u0|nios2_gen2_0|cpu|d_writedata_nxt[29]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a125 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a125, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a93 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a93, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a125, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w29_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[29] , u0|nios2_gen2_0|cpu|d_readdata_d1[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[29] , u0|nios2_gen2_0|cpu|A_slow_inst_result[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[17]~13 , u0|nios2_gen2_0|cpu|E_rot_step1[17]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[21]~10 , u0|nios2_gen2_0|cpu|E_rot_step1[21]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[21] , u0|nios2_gen2_0|cpu|M_rot_prestep2[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[1]~9 , u0|nios2_gen2_0|cpu|E_rot_step1[1]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[5]~14 , u0|nios2_gen2_0|cpu|E_rot_step1[5]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[5] , u0|nios2_gen2_0|cpu|M_rot_prestep2[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~18 , u0|nios2_gen2_0|cpu|M_rot[5]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[5]~7 , u0|nios2_gen2_0|cpu|E_rot_mask[5]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[5] , u0|nios2_gen2_0|cpu|M_rot_mask[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~18 , u0|nios2_gen2_0|cpu|A_shift_rot_result~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[29] , u0|nios2_gen2_0|cpu|A_shift_rot_result[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~49 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~31 , u0|nios2_gen2_0|cpu|D_src2[19]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[19]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[17]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[16]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~33 , u0|nios2_gen2_0|cpu|Add9~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~29 , u0|nios2_gen2_0|cpu|Add9~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~17 , u0|nios2_gen2_0|cpu|Add9~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~13 , u0|nios2_gen2_0|cpu|Add9~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~105 , u0|nios2_gen2_0|cpu|Add9~105, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~8 , u0|nios2_gen2_0|cpu|E_logic_result[19]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~32 , u0|nios2_gen2_0|cpu|D_src2[19]~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[19] , u0|nios2_gen2_0|cpu|E_alu_result[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19] , u0|nios2_gen2_0|cpu|M_alu_result[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~34 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[19]~9 , u0|nios2_gen2_0|cpu|D_src2[19]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[19]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~11 , u0|nios2_gen2_0|cpu|D_src2[24]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[24]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~12 , u0|nios2_gen2_0|cpu|E_alu_result~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[24] , u0|nios2_gen2_0|cpu|E_alu_result[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[24] , u0|nios2_gen2_0|cpu|M_alu_result[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[24] , u0|nios2_gen2_0|cpu|W_wr_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~37 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[24]~12 , u0|nios2_gen2_0|cpu|D_src2[24]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[24]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[25] , u0|nios2_gen2_0|cpu|W_wr_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[25]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~14 , u0|nios2_gen2_0|cpu|E_alu_result~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~109 , u0|nios2_gen2_0|cpu|Add9~109, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~113 , u0|nios2_gen2_0|cpu|Add9~113, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[25] , u0|nios2_gen2_0|cpu|E_alu_result[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[25] , u0|nios2_gen2_0|cpu|M_alu_result[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~40 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~14 , u0|nios2_gen2_0|cpu|D_src2[25]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~39 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[25]~15 , u0|nios2_gen2_0|cpu|D_src2[25]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[25]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~33 , u0|nios2_gen2_0|cpu|Add11~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~25 , u0|nios2_gen2_0|cpu|Add11~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~17 , u0|nios2_gen2_0|cpu|Add11~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~21 , u0|nios2_gen2_0|cpu|Add11~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~61 , u0|nios2_gen2_0|cpu|Add11~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~57 , u0|nios2_gen2_0|cpu|Add11~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~45 , u0|nios2_gen2_0|cpu|Add11~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~49 , u0|nios2_gen2_0|cpu|Add11~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~29 , u0|nios2_gen2_0|cpu|Add11~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~37 , u0|nios2_gen2_0|cpu|Add11~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~1 , u0|nios2_gen2_0|cpu|Add11~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~5 , u0|nios2_gen2_0|cpu|Add11~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~13 , u0|nios2_gen2_0|cpu|Add11~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~41 , u0|nios2_gen2_0|cpu|Add11~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[13] , u0|nios2_gen2_0|cpu|A_mul_s1[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_mult_cell|the_altmult_add_p3|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[13] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[12] , u0|nios2_gen2_0|cpu|A_mul_s1[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[12] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[11] , u0|nios2_gen2_0|cpu|A_mul_s1[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[11] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[10] , u0|nios2_gen2_0|cpu|A_mul_s1[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[9] , u0|nios2_gen2_0|cpu|A_mul_s1[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[9] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[8] , u0|nios2_gen2_0|cpu|A_mul_s1[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[8] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[7] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[6] , u0|nios2_gen2_0|cpu|A_mul_s1[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[6] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[5] , u0|nios2_gen2_0|cpu|A_mul_s1[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[5] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[4] , u0|nios2_gen2_0|cpu|A_mul_s1[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[4] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[3] , u0|nios2_gen2_0|cpu|A_mul_s1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[3] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[2] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[2] , u0|nios2_gen2_0|cpu|A_mul_s1[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[1] , u0|nios2_gen2_0|cpu|A_mul_s1[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[1] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[0] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~33 , u0|nios2_gen2_0|cpu|Add12~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~25 , u0|nios2_gen2_0|cpu|Add12~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~17 , u0|nios2_gen2_0|cpu|Add12~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~21 , u0|nios2_gen2_0|cpu|Add12~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~61 , u0|nios2_gen2_0|cpu|Add12~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~57 , u0|nios2_gen2_0|cpu|Add12~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~45 , u0|nios2_gen2_0|cpu|Add12~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~49 , u0|nios2_gen2_0|cpu|Add12~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~29 , u0|nios2_gen2_0|cpu|Add12~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~37 , u0|nios2_gen2_0|cpu|Add12~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~1 , u0|nios2_gen2_0|cpu|Add12~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~5 , u0|nios2_gen2_0|cpu|Add12~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~13 , u0|nios2_gen2_0|cpu|Add12~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~41 , u0|nios2_gen2_0|cpu|Add12~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[29]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30]~1 , u0|nios2_gen2_0|cpu|A_inst_result[30]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[29] , u0|nios2_gen2_0|cpu|A_inst_result[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~50 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~50, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~51 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[29]~51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[28]~7 , u0|nios2_gen2_0|cpu|D_src1_reg[28]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[28]~0 , u0|nios2_gen2_0|cpu|E_rot_step1[28]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[28] , u0|nios2_gen2_0|cpu|M_rot_prestep2[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~10 , u0|nios2_gen2_0|cpu|M_rot[4]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[4]~5 , u0|nios2_gen2_0|cpu|E_rot_mask[4]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[4] , u0|nios2_gen2_0|cpu|M_rot_mask[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~10 , u0|nios2_gen2_0|cpu|A_shift_rot_result~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[28] , u0|nios2_gen2_0|cpu|A_shift_rot_result[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~26 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[28]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[28] , u0|nios2_gen2_0|cpu|A_inst_result[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~27 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~28 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[28]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[22]~DUPLICATE , u0|nios2_gen2_0|cpu|M_alu_result[22]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[22]~22 , u0|nios2_gen2_0|cpu|D_src1_reg[22]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[23]~26 , u0|nios2_gen2_0|cpu|E_rot_step1[23]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[27]~27 , u0|nios2_gen2_0|cpu|E_rot_step1[27]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[27] , u0|nios2_gen2_0|cpu|M_rot_prestep2[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[15]~28 , u0|nios2_gen2_0|cpu|E_rot_step1[15]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[19]~29 , u0|nios2_gen2_0|cpu|E_rot_step1[19]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[19] , u0|nios2_gen2_0|cpu|M_rot_prestep2[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[31]~24 , u0|nios2_gen2_0|cpu|E_rot_step1[31]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[3]~25 , u0|nios2_gen2_0|cpu|E_rot_step1[3]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[3] , u0|nios2_gen2_0|cpu|M_rot_prestep2[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[7]~30 , u0|nios2_gen2_0|cpu|E_rot_step1[7]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[11]~31 , u0|nios2_gen2_0|cpu|E_rot_step1[11]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[11] , u0|nios2_gen2_0|cpu|M_rot_prestep2[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~6 , u0|nios2_gen2_0|cpu|M_rot[3]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~6 , u0|nios2_gen2_0|cpu|A_shift_rot_result~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[27] , u0|nios2_gen2_0|cpu|A_shift_rot_result[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[27]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[27] , u0|nios2_gen2_0|cpu|A_slow_inst_result[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~16 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[27]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[27]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[27] , u0|nios2_gen2_0|cpu|A_inst_result[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~17 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~18 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[27]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~33 , u0|nios2_gen2_0|cpu|D_src2[20]~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~12 , u0|nios2_gen2_0|cpu|E_logic_result[20]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~34 , u0|nios2_gen2_0|cpu|D_src2[20]~34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[20]~24 , u0|nios2_gen2_0|cpu|D_src2[20]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[20]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[20]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~133 , u0|nios2_gen2_0|cpu|Add9~133, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[21] , u0|nios2_gen2_0|cpu|E_alu_result[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[21] , u0|nios2_gen2_0|cpu|M_alu_result[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[21]~30 , u0|nios2_gen2_0|cpu|D_src1_reg[21]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[10]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p3[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[10] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[26]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[26] , u0|nios2_gen2_0|cpu|A_inst_result[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~13 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[10] , u0|nios2_gen2_0|cpu|M_rot_prestep2[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[22]~18 , u0|nios2_gen2_0|cpu|E_rot_step1[22]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[26] , u0|nios2_gen2_0|cpu|M_rot_prestep2[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[30]~16 , u0|nios2_gen2_0|cpu|E_rot_step1[30]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[2] , u0|nios2_gen2_0|cpu|M_rot_prestep2[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[18] , u0|nios2_gen2_0|cpu|M_rot_prestep2[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~5 , u0|nios2_gen2_0|cpu|M_rot[2]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[2]~2 , u0|nios2_gen2_0|cpu|E_rot_mask[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[2] , u0|nios2_gen2_0|cpu|M_rot_mask[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~5 , u0|nios2_gen2_0|cpu|A_shift_rot_result~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[26] , u0|nios2_gen2_0|cpu|A_shift_rot_result[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a122, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a58, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a122 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a122, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a90 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a90, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w26_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[26] , u0|nios2_gen2_0|cpu|d_readdata_d1[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[26] , u0|nios2_gen2_0|cpu|A_slow_inst_result[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~14 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~15 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[26]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[25]~13 , u0|nios2_gen2_0|cpu|D_src1_reg[25]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~19 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[26]~1 , u0|nios2_gen2_0|cpu|D_src2[26]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[26]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[26]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~2 , u0|nios2_gen2_0|cpu|E_logic_result[26]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~4 , u0|nios2_gen2_0|cpu|E_alu_result~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[26] , u0|nios2_gen2_0|cpu|E_alu_result[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[26] , u0|nios2_gen2_0|cpu|M_alu_result[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[26] , u0|nios2_gen2_0|cpu|W_wr_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~20 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[26]~73 , u0|nios2_gen2_0|cpu|D_src2_reg[26]~73, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[26] , u0|nios2_gen2_0|cpu|E_src2_reg[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[26]~3 , u0|nios2_gen2_0|cpu|E_st_data[26]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[26] , u0|nios2_gen2_0|cpu|M_st_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[26] , u0|nios2_gen2_0|cpu|A_st_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[26] , u0|nios2_gen2_0|cpu|A_dc_st_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~12 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[26]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~10 , u0|nios2_gen2_0|cpu|d_writedata_nxt[25]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a89 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a89, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a121 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a121, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a121, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w25_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[25] , u0|nios2_gen2_0|cpu|d_readdata_d1[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[25] , u0|nios2_gen2_0|cpu|A_slow_inst_result[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[1]~1 , u0|nios2_gen2_0|cpu|E_rot_mask[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[1] , u0|nios2_gen2_0|cpu|M_rot_mask[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[17] , u0|nios2_gen2_0|cpu|M_rot_prestep2[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[9] , u0|nios2_gen2_0|cpu|M_rot_prestep2[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[29]~8 , u0|nios2_gen2_0|cpu|E_rot_step1[29]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[1] , u0|nios2_gen2_0|cpu|M_rot_prestep2[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[25] , u0|nios2_gen2_0|cpu|M_rot_prestep2[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~16 , u0|nios2_gen2_0|cpu|M_rot[1]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~16 , u0|nios2_gen2_0|cpu|A_shift_rot_result~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[25] , u0|nios2_gen2_0|cpu|A_shift_rot_result[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~45 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[25]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[25]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[25] , u0|nios2_gen2_0|cpu|A_inst_result[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~44 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~46 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[25]~46, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[21]~82 , u0|nios2_gen2_0|cpu|D_src2_reg[21]~82, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[21] , u0|nios2_gen2_0|cpu|E_src2_reg[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[21] , u0|nios2_gen2_0|cpu|M_st_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[21] , u0|nios2_gen2_0|cpu|A_st_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a117, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a117 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a117, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a85 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a85, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w21_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~42 , u0|mm_interconnect_0|rsp_mux|src_payload~42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~43 , u0|mm_interconnect_0|rsp_mux|src_payload~43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[21] , u0|nios2_gen2_0|cpu|d_readdata_d1[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[21] , u0|nios2_gen2_0|cpu|A_dc_st_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~30 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[21]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[22]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[22] , u0|nios2_gen2_0|cpu|A_inst_result[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~60 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~60, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[22] , u0|nios2_gen2_0|cpu|A_slow_inst_result[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_pass2~0 , u0|nios2_gen2_0|cpu|E_rot_pass2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass2 , u0|nios2_gen2_0|cpu|M_rot_pass2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2~DUPLICATE , u0|nios2_gen2_0|cpu|M_rot_sel_fill2~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[6]~6 , u0|nios2_gen2_0|cpu|E_rot_mask[6]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[6] , u0|nios2_gen2_0|cpu|M_rot_mask[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~23 , u0|nios2_gen2_0|cpu|M_rot[6]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~23 , u0|nios2_gen2_0|cpu|A_shift_rot_result~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[22] , u0|nios2_gen2_0|cpu|A_shift_rot_result[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~61 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~62 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[22]~62, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20]~DUPLICATE , u0|nios2_gen2_0|cpu|M_alu_result[20]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[20]~31 , u0|nios2_gen2_0|cpu|D_src1_reg[20]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[20] , u0|nios2_gen2_0|cpu|E_alu_result[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[20] , u0|nios2_gen2_0|cpu|M_alu_result[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~67 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~67, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[20]~81 , u0|nios2_gen2_0|cpu|D_src2_reg[20]~81, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[20] , u0|nios2_gen2_0|cpu|E_src2_reg[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[20] , u0|nios2_gen2_0|cpu|M_st_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[20] , u0|nios2_gen2_0|cpu|A_st_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a84 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a84, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a116 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a116, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a52, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a116, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w20_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38 , u0|mm_interconnect_0|rsp_mux|src_payload~38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~39 , u0|mm_interconnect_0|rsp_mux|src_payload~39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[20] , u0|nios2_gen2_0|cpu|d_readdata_d1[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[20] , u0|nios2_gen2_0|cpu|A_dc_st_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~28 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[20]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[21]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[21] , u0|nios2_gen2_0|cpu|A_inst_result[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~77 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~77, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[21] , u0|nios2_gen2_0|cpu|A_slow_inst_result[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~30 , u0|nios2_gen2_0|cpu|M_rot[5]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill2 , u0|nios2_gen2_0|cpu|M_rot_sel_fill2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~30 , u0|nios2_gen2_0|cpu|A_shift_rot_result~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[21] , u0|nios2_gen2_0|cpu|A_shift_rot_result[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~78 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~78, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~79 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[21]~79, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[25]~71 , u0|nios2_gen2_0|cpu|D_src2_reg[25]~71, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[25] , u0|nios2_gen2_0|cpu|E_src2_reg[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[25]~2 , u0|nios2_gen2_0|cpu|E_st_data[25]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[25] , u0|nios2_gen2_0|cpu|M_st_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[25] , u0|nios2_gen2_0|cpu|A_st_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[25] , u0|nios2_gen2_0|cpu|A_dc_st_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~9 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[25]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~28 , u0|nios2_gen2_0|cpu|d_writedata_nxt[20]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 , u0|mm_interconnect_0|cmd_mux_001|src_payload~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a115 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a115, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a83 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a83, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[19] , u0|nios2_gen2_0|cpu|d_readdata_d1[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19]~feeder , u0|nios2_gen2_0|cpu|M_st_data[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[19]~74 , u0|nios2_gen2_0|cpu|D_src2_reg[19]~74, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[19] , u0|nios2_gen2_0|cpu|E_src2_reg[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[19] , u0|nios2_gen2_0|cpu|M_st_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[19] , u0|nios2_gen2_0|cpu|A_dc_st_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[19] , u0|nios2_gen2_0|cpu|A_st_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~13 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[19]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[20]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[20]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[20] , u0|nios2_gen2_0|cpu|A_inst_result[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~80 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~80, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[20] , u0|nios2_gen2_0|cpu|A_slow_inst_result[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~31 , u0|nios2_gen2_0|cpu|M_rot[4]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~31 , u0|nios2_gen2_0|cpu|A_shift_rot_result~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[20] , u0|nios2_gen2_0|cpu|A_shift_rot_result[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~81 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~81, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~82 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[20]~82, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~57 , u0|nios2_gen2_0|cpu|D_src2_reg[5]~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[5]~58 , u0|nios2_gen2_0|cpu|D_src2_reg[5]~58, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[5] , u0|nios2_gen2_0|cpu|E_src2_reg[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[5] , u0|nios2_gen2_0|cpu|M_st_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[5] , u0|nios2_gen2_0|cpu|A_dc_st_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[5] , u0|nios2_gen2_0|cpu|A_st_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~29 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[5]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[19]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[19]~DUPLICATE , u0|nios2_gen2_0|cpu|M_alu_result[19]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[19] , u0|nios2_gen2_0|cpu|A_inst_result[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~32 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[19] , u0|nios2_gen2_0|cpu|A_slow_inst_result[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~12 , u0|nios2_gen2_0|cpu|M_rot[3]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~12 , u0|nios2_gen2_0|cpu|A_shift_rot_result~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[19] , u0|nios2_gen2_0|cpu|A_shift_rot_result[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~33 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~34 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[19]~34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[19]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[19] , u0|nios2_gen2_0|cpu|W_wr_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[19]~9 , u0|nios2_gen2_0|cpu|D_src1_reg[19]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[20]~2 , u0|nios2_gen2_0|cpu|E_rot_step1[20]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[24] , u0|nios2_gen2_0|cpu|M_rot_prestep2[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[4]~6 , u0|nios2_gen2_0|cpu|E_rot_step1[4]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[8] , u0|nios2_gen2_0|cpu|M_rot_prestep2[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[0] , u0|nios2_gen2_0|cpu|M_rot_prestep2[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~14 , u0|nios2_gen2_0|cpu|M_rot[0]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~14 , u0|nios2_gen2_0|cpu|A_shift_rot_result~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[24] , u0|nios2_gen2_0|cpu|A_shift_rot_result[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~39 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[24]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[24] , u0|nios2_gen2_0|cpu|A_inst_result[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~38 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~40 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[24]~40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[24]~11 , u0|nios2_gen2_0|cpu|D_src1_reg[24]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~36 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[24]~69 , u0|nios2_gen2_0|cpu|D_src2_reg[24]~69, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[24] , u0|nios2_gen2_0|cpu|E_src2_reg[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[8] , u0|nios2_gen2_0|cpu|E_src2_reg[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[24]~1 , u0|nios2_gen2_0|cpu|E_st_data[24]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[24] , u0|nios2_gen2_0|cpu|M_st_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[24] , u0|nios2_gen2_0|cpu|A_st_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~7 , u0|nios2_gen2_0|cpu|d_writedata_nxt[24]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 , u0|mm_interconnect_0|cmd_mux_001|src_payload~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~10 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a120, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a120 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a120, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a88 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a88, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a56, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w24_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[24] , u0|nios2_gen2_0|cpu|d_readdata_d1[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[24] , u0|nios2_gen2_0|cpu|A_dc_st_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~6 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[24]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0 , u0|nios2_gen2_0|cpu|M_data_ram_ld_align_sign_bit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit , u0|nios2_gen2_0|cpu|A_data_ram_ld_align_sign_bit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16]~feeder , u0|nios2_gen2_0|cpu|E_pc[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[16] , u0|nios2_gen2_0|cpu|E_pc[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[15]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~45 , u0|nios2_gen2_0|cpu|Add3~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~33 , u0|nios2_gen2_0|cpu|Add3~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~49 , u0|nios2_gen2_0|cpu|Add3~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~53 , u0|nios2_gen2_0|cpu|Add3~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~37 , u0|nios2_gen2_0|cpu|Add3~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[15] , u0|nios2_gen2_0|cpu|D_pc_plus_one[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[14] , u0|nios2_gen2_0|cpu|D_pc_plus_one[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[13] , u0|nios2_gen2_0|cpu|D_pc_plus_one[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[15] , u0|nios2_gen2_0|cpu|E_extra_pc[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]~2 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]~1 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[15] , u0|nios2_gen2_0|cpu|M_pc[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[14] , u0|nios2_gen2_0|cpu|E_pc[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13]~feeder , u0|nios2_gen2_0|cpu|E_pc[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[13] , u0|nios2_gen2_0|cpu|E_pc[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~37 , u0|nios2_gen2_0|cpu|Add7~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~1 , u0|nios2_gen2_0|cpu|Add7~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~9 , u0|nios2_gen2_0|cpu|Add7~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[15] , u0|nios2_gen2_0|cpu|M_pc_plus_one[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[17] , u0|nios2_gen2_0|cpu|M_target_pcb[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15] , u0|nios2_gen2_0|cpu|D_pc[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~4 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[15]~5 , u0|nios2_gen2_0|cpu|F_pc_nxt[15]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[15]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[15] , u0|nios2_gen2_0|cpu|E_pc[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add7~17 , u0|nios2_gen2_0|cpu|Add7~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[16] , u0|nios2_gen2_0|cpu|M_pc_plus_one[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[18]~6 , u0|nios2_gen2_0|cpu|M_inst_result[18]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[18] , u0|nios2_gen2_0|cpu|A_inst_result[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~29 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[18] , u0|nios2_gen2_0|cpu|A_slow_inst_result[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~11 , u0|nios2_gen2_0|cpu|M_rot[2]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~11 , u0|nios2_gen2_0|cpu|A_shift_rot_result~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[18] , u0|nios2_gen2_0|cpu|A_shift_rot_result[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~30 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~31 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[18]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~9 , u0|nios2_gen2_0|cpu|E_logic_result[17]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17]~11 , u0|nios2_gen2_0|cpu|E_alu_result[17]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[17] , u0|nios2_gen2_0|cpu|E_alu_result[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[17] , u0|nios2_gen2_0|cpu|M_alu_result[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[17]~10 , u0|nios2_gen2_0|cpu|D_src1_reg[17]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[18]~21 , u0|nios2_gen2_0|cpu|E_rot_step1[18]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[22] , u0|nios2_gen2_0|cpu|M_rot_prestep2[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~17 , u0|nios2_gen2_0|cpu|M_rot[6]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~17 , u0|nios2_gen2_0|cpu|A_shift_rot_result~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[14] , u0|nios2_gen2_0|cpu|A_shift_rot_result[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|woverflow~1 , u0|jtag_uart_0|woverflow~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|woverflow , u0|jtag_uart_0|woverflow, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a46, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a78 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a78, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a110 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a110, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[14] , u0|nios2_gen2_0|cpu|d_readdata_d1[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~2 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[6]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[14] , u0|nios2_gen2_0|cpu|A_slow_inst_result[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[14]~feeder , u0|nios2_gen2_0|cpu|A_mul_cell_p1[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[14] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[30]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[30] , u0|nios2_gen2_0|cpu|A_inst_result[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[14]~12 , u0|nios2_gen2_0|cpu|M_inst_result[14]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[14] , u0|nios2_gen2_0|cpu|A_inst_result[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~47 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~48 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[14]~48, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[14] , u0|nios2_gen2_0|cpu|W_wr_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~41 , u0|nios2_gen2_0|cpu|D_src2_reg[14]~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[14]~42 , u0|nios2_gen2_0|cpu|D_src2_reg[14]~42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[14] , u0|nios2_gen2_0|cpu|E_src2_reg[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[14] , u0|nios2_gen2_0|cpu|M_st_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[14] , u0|nios2_gen2_0|cpu|A_st_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[14] , u0|nios2_gen2_0|cpu|A_dc_st_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~22 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[14]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~20 , u0|nios2_gen2_0|cpu|d_writedata_nxt[28]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a124, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a60, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a124 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a124, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a92 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a92, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w28_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[28] , u0|nios2_gen2_0|cpu|d_readdata_d1[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~5 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[4]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[12] , u0|nios2_gen2_0|cpu|A_slow_inst_result[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[12] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~21 , u0|nios2_gen2_0|cpu|M_rot[4]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~21 , u0|nios2_gen2_0|cpu|A_shift_rot_result~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[12] , u0|nios2_gen2_0|cpu|A_shift_rot_result[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[12]~DUPLICATE , u0|nios2_gen2_0|cpu|M_alu_result[12]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[12]~13 , u0|nios2_gen2_0|cpu|M_inst_result[12]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[12] , u0|nios2_gen2_0|cpu|A_inst_result[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~56 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~56, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~57 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[12]~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[14] , u0|nios2_gen2_0|cpu|E_extra_pc[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~10 , u0|nios2_gen2_0|cpu|E_logic_result[16]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16]~13 , u0|nios2_gen2_0|cpu|E_alu_result[16]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[16] , u0|nios2_gen2_0|cpu|E_alu_result[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[16] , u0|nios2_gen2_0|cpu|M_alu_result[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[16]~12 , u0|nios2_gen2_0|cpu|D_src1_reg[16]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[14] , u0|nios2_gen2_0|cpu|M_pc_plus_one[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[16] , u0|nios2_gen2_0|cpu|M_target_pcb[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[14] , u0|nios2_gen2_0|cpu|M_pc[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~12 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[14]~13 , u0|nios2_gen2_0|cpu|F_pc_nxt[14]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[14] , u0|nios2_gen2_0|cpu|D_pc[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4] , u0|nios2_gen2_0|cpu|ic_fill_tag[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[5] , u0|nios2_gen2_0|cpu|ic_fill_tag[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6] , u0|nios2_gen2_0|cpu|ic_fill_tag[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_en, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1 , u0|nios2_gen2_0|cpu|ic_fill_valid_bits_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7] , u0|nios2_gen2_0|cpu|ic_fill_valid_bits[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~0 , u0|nios2_gen2_0|cpu|F_ic_hit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~1 , u0|nios2_gen2_0|cpu|F_ic_hit~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit~2 , u0|nios2_gen2_0|cpu|F_ic_hit~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_hit , u0|nios2_gen2_0|cpu|F_ic_hit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw_valid , u0|nios2_gen2_0|cpu|D_iw_valid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_kill , u0|nios2_gen2_0|cpu|F_kill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_kill , u0|nios2_gen2_0|cpu|D_kill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_issue~DUPLICATE , u0|nios2_gen2_0|cpu|D_issue~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]~0 , u0|nios2_gen2_0|cpu|F_pc[13]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~2 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[12]~3 , u0|nios2_gen2_0|cpu|F_pc_nxt[12]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[12]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[12] , u0|nios2_gen2_0|cpu|D_pc_plus_one[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[12] , u0|nios2_gen2_0|cpu|E_extra_pc[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~15 , u0|nios2_gen2_0|cpu|E_alu_result~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[14] , u0|nios2_gen2_0|cpu|E_alu_result[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[14] , u0|nios2_gen2_0|cpu|M_alu_result[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[14]~14 , u0|nios2_gen2_0|cpu|D_src1_reg[14]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~37 , u0|nios2_gen2_0|cpu|Add9~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~25 , u0|nios2_gen2_0|cpu|Add9~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~21 , u0|nios2_gen2_0|cpu|Add9~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[15] , u0|nios2_gen2_0|cpu|M_mem_baddr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[15] , u0|nios2_gen2_0|cpu|A_mem_baddr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[16] , u0|nios2_gen2_0|cpu|M_mem_baddr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16] , u0|nios2_gen2_0|cpu|A_mem_baddr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[17] , u0|nios2_gen2_0|cpu|M_mem_baddr[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[17] , u0|nios2_gen2_0|cpu|A_mem_baddr[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_wb_inv~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|E_ctrl_dc_index_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0 , u0|nios2_gen2_0|cpu|E_ctrl_dc_addr_inv~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_hit , u0|nios2_gen2_0|cpu|A_dc_hit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0 , u0|nios2_gen2_0|cpu|A_dc_tag_dcache_management_wr_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[8]~0 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[8]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_en_d1 , u0|nios2_gen2_0|cpu|A_en_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[9]~1 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_data[9]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_dc_tag|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[3] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[3] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~3 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3]~DUPLICATE , u0|nios2_gen2_0|cpu|d_address_tag_field[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a109 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a109, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a77 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a77, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[13] , u0|nios2_gen2_0|cpu|d_readdata_d1[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13]~feeder , u0|nios2_gen2_0|cpu|M_st_data[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[13] , u0|nios2_gen2_0|cpu|M_st_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[13] , u0|nios2_gen2_0|cpu|A_dc_st_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[13] , u0|nios2_gen2_0|cpu|A_st_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~25 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[13]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~11 , u0|nios2_gen2_0|cpu|d_writedata_nxt[18]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 , u0|mm_interconnect_0|cmd_mux_001|src_payload~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~8 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 , u0|mm_interconnect_0|cmd_mux_001|src_payload~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 , u0|mm_interconnect_0|cmd_mux_001|src_payload~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~32 , u0|mm_interconnect_0|cmd_mux_001|src_payload~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~31 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 , u0|mm_interconnect_0|cmd_mux_001|src_payload~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~11 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~29 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~8 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~27 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 , u0|mm_interconnect_0|cmd_mux_001|src_payload~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~30 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a108 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a108, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a76 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a76, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[12] , u0|nios2_gen2_0|cpu|d_readdata_d1[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[12] , u0|nios2_gen2_0|cpu|A_dc_st_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[12]~feeder , u0|nios2_gen2_0|cpu|A_st_data[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[12] , u0|nios2_gen2_0|cpu|A_st_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~24 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[12]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11]~feeder , u0|nios2_gen2_0|cpu|M_st_data[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[11] , u0|nios2_gen2_0|cpu|M_st_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[11] , u0|nios2_gen2_0|cpu|A_st_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~15 , u0|nios2_gen2_0|cpu|d_writedata_nxt[11]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a75 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a75, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a107 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a107, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a107, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w11_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[11] , u0|nios2_gen2_0|cpu|d_readdata_d1[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[11] , u0|nios2_gen2_0|cpu|A_dc_st_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~14 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[11]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[10] , u0|nios2_gen2_0|cpu|A_st_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~12 , u0|nios2_gen2_0|cpu|d_writedata_nxt[10]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 , u0|mm_interconnect_0|cmd_mux_001|src_payload~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|ac~0 , u0|jtag_uart_0|ac~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|ac , u0|jtag_uart_0|ac, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a74 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a74, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a106 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a106, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[10] , u0|nios2_gen2_0|cpu|d_readdata_d1[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[10] , u0|nios2_gen2_0|cpu|A_dc_st_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~11 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[10]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~22 , u0|nios2_gen2_0|cpu|d_writedata_nxt[14]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a110, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w14_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14] , u0|mm_interconnect_0|rsp_mux_001|src_data[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[14] , u0|nios2_gen2_0|cpu|i_readdata_d1[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27] , u0|mm_interconnect_0|rsp_mux_001|src_data[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[27] , u0|nios2_gen2_0|cpu|i_readdata_d1[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28] , u0|mm_interconnect_0|rsp_mux_001|src_data[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[28] , u0|nios2_gen2_0|cpu|i_readdata_d1[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29] , u0|mm_interconnect_0|rsp_mux_001|src_data[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[29] , u0|nios2_gen2_0|cpu|i_readdata_d1[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30] , u0|mm_interconnect_0|rsp_mux_001|src_data[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[30] , u0|nios2_gen2_0|cpu|i_readdata_d1[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31] , u0|mm_interconnect_0|rsp_mux_001|src_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[31] , u0|nios2_gen2_0|cpu|i_readdata_d1[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a4 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[4]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[4] , u0|nios2_gen2_0|cpu|W_wr_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~22 , u0|nios2_gen2_0|cpu|E_alu_result~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~37 , u0|nios2_gen2_0|cpu|Add0~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[2] , u0|nios2_gen2_0|cpu|D_pc_plus_one[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2]~DUPLICATE , u0|nios2_gen2_0|cpu|E_extra_pc[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[4] , u0|nios2_gen2_0|cpu|E_alu_result[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[4] , u0|nios2_gen2_0|cpu|M_alu_result[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[4]~25 , u0|nios2_gen2_0|cpu|D_src1_reg[4]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[0] , u0|nios2_gen2_0|cpu|A_mul_s1[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~15 , u0|nios2_gen2_0|cpu|M_rot[0]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~15 , u0|nios2_gen2_0|cpu|A_shift_rot_result~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[16] , u0|nios2_gen2_0|cpu|A_shift_rot_result[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[16] , u0|nios2_gen2_0|cpu|A_slow_inst_result[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~42 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[16]~1 , u0|nios2_gen2_0|cpu|M_inst_result[16]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[16] , u0|nios2_gen2_0|cpu|A_inst_result[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~41 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~43 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[16]~43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[16] , u0|nios2_gen2_0|cpu|W_wr_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~38 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[16]~68 , u0|nios2_gen2_0|cpu|D_src2_reg[16]~68, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[16] , u0|nios2_gen2_0|cpu|E_src2_reg[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[16] , u0|nios2_gen2_0|cpu|M_st_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~5 , u0|nios2_gen2_0|cpu|d_writedata_nxt[16]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w16_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16] , u0|mm_interconnect_0|rsp_mux_001|src_data[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[16] , u0|nios2_gen2_0|cpu|i_readdata_d1[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17] , u0|mm_interconnect_0|rsp_mux_001|src_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[17] , u0|nios2_gen2_0|cpu|i_readdata_d1[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18] , u0|mm_interconnect_0|rsp_mux_001|src_data[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[18] , u0|nios2_gen2_0|cpu|i_readdata_d1[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20] , u0|mm_interconnect_0|rsp_mux_001|src_data[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[20] , u0|nios2_gen2_0|cpu|i_readdata_d1[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21] , u0|mm_interconnect_0|rsp_mux_001|src_data[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[21] , u0|nios2_gen2_0|cpu|i_readdata_d1[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~feeder , u0|nios2_gen2_0|cpu|E_src2[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[14] , u0|nios2_gen2_0|cpu|M_mem_baddr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14] , u0|nios2_gen2_0|cpu|A_mem_baddr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[2] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[2] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~4 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[2]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[2] , u0|nios2_gen2_0|cpu|d_address_tag_field[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a72 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a72, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a104 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a104, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[8] , u0|nios2_gen2_0|cpu|d_readdata_d1[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[8] , u0|nios2_gen2_0|cpu|A_dc_st_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[8] , u0|nios2_gen2_0|cpu|A_st_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~5 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[8]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~4 , u0|nios2_gen2_0|cpu|d_writedata_nxt[7]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[4]~feeder , u0|pio_0|data_out[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[4] , u0|pio_0|data_out[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[4] , u0|pio_0|readdata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36 , u0|mm_interconnect_0|rsp_mux|src_payload~36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a68 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a68, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a100 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a100, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37 , u0|mm_interconnect_0|rsp_mux|src_payload~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[4] , u0|nios2_gen2_0|cpu|d_readdata_d1[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[4] , u0|nios2_gen2_0|cpu|M_st_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[4] , u0|nios2_gen2_0|cpu|A_st_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[4] , u0|nios2_gen2_0|cpu|A_dc_st_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~27 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[4]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~31 , u0|nios2_gen2_0|cpu|d_writedata_nxt[6]~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~9 , u0|mm_interconnect_0|rsp_mux|src_data[3]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \fpga_SW_pio[3]~input , fpga_SW_pio[3]~input, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|read_mux_out[3] , u0|pio_1|read_mux_out[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|readdata[3] , u0|pio_1|readdata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~10 , u0|mm_interconnect_0|rsp_mux|src_data[3]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[3] , u0|pio_2|data_out[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|readdata[3] , u0|pio_2|readdata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~11 , u0|mm_interconnect_0|rsp_mux|src_data[3]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a99 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a99, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a67 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a67, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a99, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w3_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3] , u0|mm_interconnect_0|rsp_mux|src_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[3] , u0|nios2_gen2_0|cpu|d_readdata_d1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[3] , u0|nios2_gen2_0|cpu|M_st_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[3] , u0|nios2_gen2_0|cpu|A_dc_st_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[3] , u0|nios2_gen2_0|cpu|A_st_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~3 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~27 , u0|nios2_gen2_0|cpu|d_writedata_nxt[4]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|r_val~0 , u0|jtag_uart_0|r_val~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|r_val , u0|jtag_uart_0|r_val, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|r_ena1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|r_ena~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~4 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|td_shift[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|wdata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[2] , u0|pio_0|data_out[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[2] , u0|pio_0|readdata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~6 , u0|mm_interconnect_0|rsp_mux|src_data[2]~6, LAB2_FPGA_NIOS, 1
instance = comp, \fpga_SW_pio[2]~input , fpga_SW_pio[2]~input, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|read_mux_out[2] , u0|pio_1|read_mux_out[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|readdata[2] , u0|pio_1|readdata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~7 , u0|mm_interconnect_0|rsp_mux|src_data[2]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~8 , u0|mm_interconnect_0|rsp_mux|src_data[2]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a66 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a66, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a98 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a98, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2] , u0|mm_interconnect_0|rsp_mux|src_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[2] , u0|nios2_gen2_0|cpu|d_readdata_d1[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2]~feeder , u0|nios2_gen2_0|cpu|M_st_data[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[2] , u0|nios2_gen2_0|cpu|M_st_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[2] , u0|nios2_gen2_0|cpu|A_dc_st_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[2]~DUPLICATE , u0|nios2_gen2_0|cpu|A_st_data[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~25 , u0|nios2_gen2_0|cpu|d_writedata_nxt[13]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a109, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w13_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13] , u0|mm_interconnect_0|rsp_mux_001|src_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[13] , u0|nios2_gen2_0|cpu|i_readdata_d1[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal313~0 , u0|nios2_gen2_0|cpu|Equal313~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~23 , u0|nios2_gen2_0|cpu|E_alu_result~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[5] , u0|nios2_gen2_0|cpu|E_alu_result[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[5] , u0|nios2_gen2_0|cpu|M_alu_result[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[5]~16 , u0|nios2_gen2_0|cpu|M_inst_result[5]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[5] , u0|nios2_gen2_0|cpu|A_inst_result[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt[0]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress[0] , u0|nios2_gen2_0|cpu|ic_tag_wraddress[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~4 , u0|nios2_gen2_0|cpu|F_ic_valid~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_valid~0 , u0|nios2_gen2_0|cpu|F_ic_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_issue , u0|nios2_gen2_0|cpu|F_issue, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_issue , u0|nios2_gen2_0|cpu|D_issue, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]~1 , u0|nios2_gen2_0|cpu|F_pc[13]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9 , u0|nios2_gen2_0|cpu|F_pc_nxt[11]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[11]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[11] , u0|nios2_gen2_0|cpu|D_pc_plus_one[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[11] , u0|nios2_gen2_0|cpu|E_extra_pc[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[13] , u0|nios2_gen2_0|cpu|E_alu_result[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[13] , u0|nios2_gen2_0|cpu|M_alu_result[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~51 , u0|nios2_gen2_0|cpu|D_src2_reg[13]~51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[13]~52 , u0|nios2_gen2_0|cpu|D_src2_reg[13]~52, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[7] , u0|nios2_gen2_0|cpu|A_mul_s1[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[23] , u0|nios2_gen2_0|cpu|A_slow_inst_result[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[7]~4 , u0|nios2_gen2_0|cpu|E_rot_mask[7]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[7] , u0|nios2_gen2_0|cpu|M_rot_mask[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[15] , u0|nios2_gen2_0|cpu|M_rot_prestep2[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[31] , u0|nios2_gen2_0|cpu|M_rot_prestep2[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[23] , u0|nios2_gen2_0|cpu|M_rot_prestep2[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[7] , u0|nios2_gen2_0|cpu|M_rot_prestep2[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~24 , u0|nios2_gen2_0|cpu|M_rot[7]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~24 , u0|nios2_gen2_0|cpu|A_shift_rot_result~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[23] , u0|nios2_gen2_0|cpu|A_shift_rot_result[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~64 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~64, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[23] , u0|nios2_gen2_0|cpu|A_inst_result[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~63 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~63, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~65 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[23]~65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[23]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[23] , u0|nios2_gen2_0|cpu|W_wr_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[23]~23 , u0|nios2_gen2_0|cpu|D_src1_reg[23]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[25]~11 , u0|nios2_gen2_0|cpu|E_rot_step1[25]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[29] , u0|nios2_gen2_0|cpu|M_rot_prestep2[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~22 , u0|nios2_gen2_0|cpu|M_rot[5]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~22 , u0|nios2_gen2_0|cpu|A_shift_rot_result~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[13] , u0|nios2_gen2_0|cpu|A_shift_rot_result[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[13]~14 , u0|nios2_gen2_0|cpu|M_inst_result[13]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[13] , u0|nios2_gen2_0|cpu|A_inst_result[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~58 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~58, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[13] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~6 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[5]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[13] , u0|nios2_gen2_0|cpu|A_slow_inst_result[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~59 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[13]~59, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[13] , u0|nios2_gen2_0|cpu|W_wr_data[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[13]~19 , u0|nios2_gen2_0|cpu|D_src1_reg[13]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[13] , u0|nios2_gen2_0|cpu|M_mem_baddr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[13]~feeder , u0|nios2_gen2_0|cpu|A_mem_baddr[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[13] , u0|nios2_gen2_0|cpu|A_mem_baddr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[5] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[5] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~5 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[5]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[5] , u0|nios2_gen2_0|cpu|d_address_tag_field[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1]~feeder , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1] , u0|onchip_memory2_1|the_altsyncram|auto_generated|address_reg_a[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[3] , u0|nios2_gen2_0|cpu|d_address_tag_field[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a105 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a105, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a73 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a73, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[9] , u0|nios2_gen2_0|cpu|d_readdata_d1[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~0 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[9] , u0|nios2_gen2_0|cpu|A_slow_inst_result[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~4 , u0|nios2_gen2_0|cpu|M_rot[1]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~4 , u0|nios2_gen2_0|cpu|A_shift_rot_result~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[9] , u0|nios2_gen2_0|cpu|A_shift_rot_result[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[9] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~10 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~11 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[9]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~56 , u0|nios2_gen2_0|cpu|D_src2_reg[4]~56, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[4]~78 , u0|nios2_gen2_0|cpu|D_src2_reg[4]~78, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[4] , u0|nios2_gen2_0|cpu|E_src2_reg[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12]~feeder , u0|nios2_gen2_0|cpu|M_st_data[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[12] , u0|nios2_gen2_0|cpu|M_st_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~24 , u0|nios2_gen2_0|cpu|d_writedata_nxt[12]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a108, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w12_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12] , u0|mm_interconnect_0|rsp_mux_001|src_data[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[12] , u0|nios2_gen2_0|cpu|i_readdata_d1[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[26]~2 , u0|nios2_gen2_0|cpu|D_src1_reg[26]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[26]~19 , u0|nios2_gen2_0|cpu|E_rot_step1[26]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[30] , u0|nios2_gen2_0|cpu|M_rot_prestep2[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~28 , u0|nios2_gen2_0|cpu|M_rot[6]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~28 , u0|nios2_gen2_0|cpu|A_shift_rot_result~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[6] , u0|nios2_gen2_0|cpu|A_shift_rot_result[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[0] , u0|nios2_gen2_0|cpu|M_mem_baddr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh8 , u0|nios2_gen2_0|cpu|M_ld_align_sh8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh8 , u0|nios2_gen2_0|cpu|A_ld_align_sh8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~7 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[6]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[6] , u0|nios2_gen2_0|cpu|A_slow_inst_result[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~72 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~72, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[6] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~73 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[6]~73, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~70 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~70, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[17] , u0|nios2_gen2_0|cpu|E_src2_reg[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[17] , u0|nios2_gen2_0|cpu|M_st_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17]~feeder , u0|nios2_gen2_0|cpu|A_st_data[17]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[17] , u0|nios2_gen2_0|cpu|A_st_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~8 , u0|nios2_gen2_0|cpu|d_writedata_nxt[17]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a113, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a81 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a81, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a113 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a113, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w17_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[17] , u0|nios2_gen2_0|cpu|d_readdata_d1[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[17] , u0|nios2_gen2_0|cpu|A_slow_inst_result[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~13 , u0|nios2_gen2_0|cpu|M_rot[1]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~13 , u0|nios2_gen2_0|cpu|A_shift_rot_result~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[17] , u0|nios2_gen2_0|cpu|A_shift_rot_result[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~36 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~35 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~37 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[17]~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[17] , u0|nios2_gen2_0|cpu|W_wr_data[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[17]~35 , u0|nios2_gen2_0|cpu|D_src2_reg[17]~35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~27 , u0|nios2_gen2_0|cpu|D_src2[17]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~28 , u0|nios2_gen2_0|cpu|D_src2[17]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[17]~10 , u0|nios2_gen2_0|cpu|D_src2[17]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[17]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~53 , u0|nios2_gen2_0|cpu|Add11~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[14] , u0|nios2_gen2_0|cpu|A_mul_s1[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[14] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~53 , u0|nios2_gen2_0|cpu|Add12~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[30]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[30] , u0|nios2_gen2_0|cpu|A_slow_inst_result[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[6]~29 , u0|nios2_gen2_0|cpu|M_rot[6]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~29 , u0|nios2_gen2_0|cpu|A_shift_rot_result~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[30] , u0|nios2_gen2_0|cpu|A_shift_rot_result[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~75 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~75, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~74 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~74, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~76 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[30]~76, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[30]~29 , u0|nios2_gen2_0|cpu|D_src1_reg[30]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[30]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_step1[0]~1 , u0|nios2_gen2_0|cpu|E_rot_step1[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_prestep2[4] , u0|nios2_gen2_0|cpu|M_rot_prestep2[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[4]~25 , u0|nios2_gen2_0|cpu|M_rot[4]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~25 , u0|nios2_gen2_0|cpu|A_shift_rot_result~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[4] , u0|nios2_gen2_0|cpu|A_shift_rot_result[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2]~2 , u0|nios2_gen2_0|cpu|A_inst_result[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~DUPLICATE , u0|nios2_gen2_0|cpu|M_pc_plus_one[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5 , u0|nios2_gen2_0|cpu|A_exc_norm_intr_pri5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt , u0|nios2_gen2_0|cpu|E_ctrl_trap_inst_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_trap_inst , u0|nios2_gen2_0|cpu|E_ctrl_trap_inst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_trap_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15 , u0|nios2_gen2_0|cpu|A_exc_trap_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1 , u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0 , u0|nios2_gen2_0|cpu|W_exception_reg_cause[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_active_no_break , u0|nios2_gen2_0|cpu|A_exc_active_no_break, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[2] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[8]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[8] , u0|nios2_gen2_0|cpu|E_iw[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[10] , u0|nios2_gen2_0|cpu|E_iw[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[6] , u0|nios2_gen2_0|cpu|E_iw[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[7] , u0|nios2_gen2_0|cpu|E_iw[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9] , u0|nios2_gen2_0|cpu|E_iw[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal348~0 , u0|nios2_gen2_0|cpu|Equal348~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~3 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[4]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[4] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[4]~15 , u0|nios2_gen2_0|cpu|M_inst_result[4]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[4] , u0|nios2_gen2_0|cpu|A_inst_result[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~66 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~66, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[4] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~5 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[4]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[4] , u0|nios2_gen2_0|cpu|A_slow_inst_result[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~67 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[4]~67, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~40 , u0|nios2_gen2_0|cpu|D_src2[3]~40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[3]~47 , u0|nios2_gen2_0|cpu|D_src2[3]~47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0 , u0|nios2_gen2_0|cpu|E_rot_sel_fill1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_sel_fill1 , u0|nios2_gen2_0|cpu|M_rot_sel_fill1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~19 , u0|nios2_gen2_0|cpu|M_rot[3]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~19 , u0|nios2_gen2_0|cpu|A_shift_rot_result~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[11] , u0|nios2_gen2_0|cpu|A_shift_rot_result[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[11] , u0|nios2_gen2_0|cpu|A_slow_inst_result[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[11] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~52 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~52, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~53 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[11]~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[11]~16 , u0|nios2_gen2_0|cpu|D_src1_reg[11]~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~90 , u0|nios2_gen2_0|cpu|Add9~90, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~65 , u0|nios2_gen2_0|cpu|Add9~65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~69 , u0|nios2_gen2_0|cpu|Add9~69, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~73 , u0|nios2_gen2_0|cpu|Add9~73, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~77 , u0|nios2_gen2_0|cpu|Add9~77, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~1 , u0|nios2_gen2_0|cpu|Add9~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~5 , u0|nios2_gen2_0|cpu|Add9~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~9 , u0|nios2_gen2_0|cpu|Add9~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~57 , u0|nios2_gen2_0|cpu|Add9~57, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~53 , u0|nios2_gen2_0|cpu|Add9~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~49 , u0|nios2_gen2_0|cpu|Add9~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~45 , u0|nios2_gen2_0|cpu|Add9~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~41 , u0|nios2_gen2_0|cpu|Add9~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[12] , u0|nios2_gen2_0|cpu|M_mem_baddr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[1] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[1] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~7 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[1]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[1] , u0|nios2_gen2_0|cpu|d_address_tag_field[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a65 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a97 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a97, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[1] , u0|pio_2|data_out[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|readdata[1] , u0|pio_2|readdata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|ien_AE , u0|jtag_uart_0|ien_AE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[1] , u0|pio_0|data_out[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[1] , u0|pio_0|readdata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~3 , u0|mm_interconnect_0|rsp_mux|src_data[1]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], LAB2_FPGA_NIOS, 1
instance = comp, \fpga_SW_pio[1]~input , fpga_SW_pio[1]~input, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|read_mux_out[1] , u0|pio_1|read_mux_out[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|readdata[1] , u0|pio_1|readdata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~4 , u0|mm_interconnect_0|rsp_mux|src_data[1]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~5 , u0|mm_interconnect_0|rsp_mux|src_data[1]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1] , u0|mm_interconnect_0|rsp_mux|src_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[1] , u0|nios2_gen2_0|cpu|d_readdata_d1[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[1] , u0|nios2_gen2_0|cpu|A_dc_st_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[1] , u0|nios2_gen2_0|cpu|A_st_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~1 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~3 , u0|nios2_gen2_0|cpu|d_writedata_nxt[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 , u0|mm_interconnect_0|cmd_mux_001|src_payload~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~5 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~6 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~7 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~8 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 , u0|mm_interconnect_0|cmd_mux_001|src_payload~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~44, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~46, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~48, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~52, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~13 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 , u0|mm_interconnect_0|cmd_mux_001|src_payload~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11] , u0|mm_interconnect_0|rsp_mux_001|src_data[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[11] , u0|nios2_gen2_0|cpu|i_readdata_d1[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1 , u0|nios2_gen2_0|cpu|rf_a_rd_port_addr[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[0] , u0|nios2_gen2_0|cpu|W_wr_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_op[0] , u0|nios2_gen2_0|cpu|E_logic_op[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~10 , u0|nios2_gen2_0|cpu|Equal337~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~12 , u0|nios2_gen2_0|cpu|Equal337~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~13 , u0|nios2_gen2_0|cpu|Equal337~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~14 , u0|nios2_gen2_0|cpu|Equal337~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~11 , u0|nios2_gen2_0|cpu|Equal337~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~15 , u0|nios2_gen2_0|cpu|Equal337~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~0 , u0|nios2_gen2_0|cpu|E_logic_result[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~0 , u0|nios2_gen2_0|cpu|Equal337~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~1 , u0|nios2_gen2_0|cpu|Equal337~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~1 , u0|nios2_gen2_0|cpu|E_logic_result[9]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~2 , u0|nios2_gen2_0|cpu|Equal337~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[0] , u0|nios2_gen2_0|cpu|E_compare_op[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_compare_op[1] , u0|nios2_gen2_0|cpu|E_compare_op[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~0 , u0|nios2_gen2_0|cpu|E_br_result~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0]~1 , u0|nios2_gen2_0|cpu|E_alu_result[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[0] , u0|nios2_gen2_0|cpu|E_alu_result[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[0] , u0|nios2_gen2_0|cpu|M_alu_result[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[0]~0 , u0|nios2_gen2_0|cpu|D_src1_reg[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[1] , u0|nios2_gen2_0|cpu|M_mem_byte_en[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[1] , u0|nios2_gen2_0|cpu|A_mem_byte_en[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3 , u0|nios2_gen2_0|cpu|d_byteenable_nxt[1]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33] , u0|mm_interconnect_0|cmd_mux_001|src_data[33], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|byteenable[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[32], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|Add0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~35, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~17 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 , u0|mm_interconnect_0|cmd_mux_001|src_payload~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~36 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[19]~36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~53, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~54, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~49, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~50, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~45, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15] , u0|mm_interconnect_0|rsp_mux_001|src_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[15] , u0|nios2_gen2_0|cpu|i_readdata_d1[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]~feeder , u0|nios2_gen2_0|cpu|E_src2[12]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~8 , u0|nios2_gen2_0|cpu|Equal337~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~5 , u0|nios2_gen2_0|cpu|Equal337~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~6 , u0|nios2_gen2_0|cpu|Equal337~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~7 , u0|nios2_gen2_0|cpu|Equal337~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~3 , u0|nios2_gen2_0|cpu|Equal337~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~4 , u0|nios2_gen2_0|cpu|Equal337~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal337~9 , u0|nios2_gen2_0|cpu|Equal337~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~1 , u0|nios2_gen2_0|cpu|E_br_result~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict~0 , u0|nios2_gen2_0|cpu|E_br_mispredict~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[1] , u0|nios2_gen2_0|cpu|E_bht_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_mispredict , u0|nios2_gen2_0|cpu|E_br_mispredict, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict , u0|nios2_gen2_0|cpu|M_br_mispredict, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell , u0|nios2_gen2_0|cpu|M_br_mispredict~_wirecell, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_br_result~2 , u0|nios2_gen2_0|cpu|E_br_result~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0 , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[0] , u0|nios2_gen2_0|cpu|F_bht_ptr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[0] , u0|nios2_gen2_0|cpu|D_bht_ptr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[0] , u0|nios2_gen2_0|cpu|E_bht_ptr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~DUPLICATE , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[1] , u0|nios2_gen2_0|cpu|F_bht_ptr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[1] , u0|nios2_gen2_0|cpu|D_bht_ptr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder , u0|nios2_gen2_0|cpu|E_bht_ptr[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[1] , u0|nios2_gen2_0|cpu|E_bht_ptr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[2] , u0|nios2_gen2_0|cpu|F_bht_ptr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[2] , u0|nios2_gen2_0|cpu|D_bht_ptr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[2] , u0|nios2_gen2_0|cpu|E_bht_ptr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[3] , u0|nios2_gen2_0|cpu|F_bht_ptr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[3] , u0|nios2_gen2_0|cpu|D_bht_ptr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[3] , u0|nios2_gen2_0|cpu|E_bht_ptr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]~feeder , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[4] , u0|nios2_gen2_0|cpu|F_bht_ptr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[4] , u0|nios2_gen2_0|cpu|D_bht_ptr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[4] , u0|nios2_gen2_0|cpu|E_bht_ptr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[5] , u0|nios2_gen2_0|cpu|F_bht_ptr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[5] , u0|nios2_gen2_0|cpu|D_bht_ptr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[5] , u0|nios2_gen2_0|cpu|E_bht_ptr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[6] , u0|nios2_gen2_0|cpu|F_bht_ptr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[6] , u0|nios2_gen2_0|cpu|D_bht_ptr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[6] , u0|nios2_gen2_0|cpu|E_bht_ptr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7] , u0|nios2_gen2_0|cpu|M_br_cond_taken_history[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7] , u0|nios2_gen2_0|cpu|F_bht_ptr_nxt[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_bht_ptr[7] , u0|nios2_gen2_0|cpu|F_bht_ptr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_bht_ptr[7] , u0|nios2_gen2_0|cpu|D_bht_ptr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_ptr[7] , u0|nios2_gen2_0|cpu|E_bht_ptr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7] , u0|nios2_gen2_0|cpu|M_bht_ptr_unfiltered[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_bht|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_bht_data[0] , u0|nios2_gen2_0|cpu|E_bht_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[0] , u0|nios2_gen2_0|cpu|M_bht_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_data[1] , u0|nios2_gen2_0|cpu|M_bht_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0 , u0|nios2_gen2_0|cpu|M_bht_wr_data_unfiltered[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_pred_not_taken , u0|nios2_gen2_0|cpu|D_br_pred_not_taken, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[8] , u0|nios2_gen2_0|cpu|E_extra_pc[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~8 , u0|nios2_gen2_0|cpu|E_alu_result~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[10] , u0|nios2_gen2_0|cpu|E_alu_result[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[10] , u0|nios2_gen2_0|cpu|W_wr_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~29 , u0|nios2_gen2_0|cpu|D_src2_reg[10]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[10]~30 , u0|nios2_gen2_0|cpu|D_src2_reg[10]~30, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[10] , u0|nios2_gen2_0|cpu|M_mem_baddr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[10] , u0|nios2_gen2_0|cpu|A_mem_baddr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~9 , u0|nios2_gen2_0|cpu|d_writedata_nxt[9]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a105, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w9_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9] , u0|mm_interconnect_0|rsp_mux_001|src_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[9] , u0|nios2_gen2_0|cpu|i_readdata_d1[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~17 , u0|nios2_gen2_0|cpu|Add0~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~21 , u0|nios2_gen2_0|cpu|Add0~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add0~25 , u0|nios2_gen2_0|cpu|Add0~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[7] , u0|nios2_gen2_0|cpu|D_pc_plus_one[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7]~DUPLICATE , u0|nios2_gen2_0|cpu|E_extra_pc[7]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[9] , u0|nios2_gen2_0|cpu|E_alu_result[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[9] , u0|nios2_gen2_0|cpu|W_wr_data[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~17 , u0|nios2_gen2_0|cpu|D_src2_reg[9]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[9]~18 , u0|nios2_gen2_0|cpu|D_src2_reg[9]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[9] , u0|nios2_gen2_0|cpu|M_mem_baddr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[9] , u0|nios2_gen2_0|cpu|A_mem_baddr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~14 , u0|nios2_gen2_0|cpu|d_writedata_nxt[19]~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a115, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w19_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19] , u0|mm_interconnect_0|rsp_mux_001|src_data[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[19] , u0|nios2_gen2_0|cpu|i_readdata_d1[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a10 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~39 , u0|nios2_gen2_0|cpu|D_src2[4]~39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[4]~43 , u0|nios2_gen2_0|cpu|D_src2[4]~43, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[4] , u0|nios2_gen2_0|cpu|M_mem_baddr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[4] , u0|nios2_gen2_0|cpu|A_mem_baddr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2 , u0|nios2_gen2_0|cpu|dc_data_wr_port_addr[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[17]~3 , u0|nios2_gen2_0|cpu|M_inst_result[17]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[17] , u0|nios2_gen2_0|cpu|A_inst_result[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~6 , u0|nios2_gen2_0|cpu|E_logic_result[1]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[1] , u0|nios2_gen2_0|cpu|E_alu_result[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[1] , u0|nios2_gen2_0|cpu|M_alu_result[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[1] , u0|nios2_gen2_0|cpu|A_inst_result[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~4 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[1]~1 , u0|nios2_gen2_0|cpu|M_rot[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~1 , u0|nios2_gen2_0|cpu|A_shift_rot_result~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[1] , u0|nios2_gen2_0|cpu|A_shift_rot_result[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[1] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[1] , u0|nios2_gen2_0|cpu|A_slow_inst_result[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~5 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[1]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[2]~41 , u0|nios2_gen2_0|cpu|D_src2[2]~41, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[2]~55 , u0|nios2_gen2_0|cpu|D_src2[2]~55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src2[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_mask[0]~0 , u0|nios2_gen2_0|cpu|E_rot_mask[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[0] , u0|nios2_gen2_0|cpu|M_rot_mask[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~27 , u0|nios2_gen2_0|cpu|M_rot[0]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~27 , u0|nios2_gen2_0|cpu|A_shift_rot_result~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[8] , u0|nios2_gen2_0|cpu|A_shift_rot_result[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~7 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[0]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[8] , u0|nios2_gen2_0|cpu|A_slow_inst_result[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~70 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~70, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[8] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~71 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[8]~71, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[8] , u0|nios2_gen2_0|cpu|W_wr_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[8]~27 , u0|nios2_gen2_0|cpu|D_src1_reg[8]~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~24 , u0|nios2_gen2_0|cpu|E_alu_result~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[8] , u0|nios2_gen2_0|cpu|E_alu_result[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~59 , u0|nios2_gen2_0|cpu|D_src2_reg[8]~59, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[8]~60 , u0|nios2_gen2_0|cpu|D_src2_reg[8]~60, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src2[8]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[8] , u0|nios2_gen2_0|cpu|M_mem_baddr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[8] , u0|nios2_gen2_0|cpu|A_mem_baddr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[0] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[0] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~8 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[0]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[0] , u0|nios2_gen2_0|cpu|d_address_tag_field[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[81]~2 , u0|mm_interconnect_0|router|src_data[81]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2]~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2] , u0|onchip_memory2_1|the_altsyncram|auto_generated|decode3|w_anode1075w[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a64 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a64, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a96 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a96, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|readdata[0] , u0|pio_0|readdata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[0]~feeder , u0|pio_2|data_out[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|data_out[0] , u0|pio_2|data_out[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_2|readdata[0] , u0|pio_2|readdata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], LAB2_FPGA_NIOS, 1
instance = comp, \fpga_SW_pio[0]~input , fpga_SW_pio[0]~input, LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|read_mux_out[0] , u0|pio_1|read_mux_out[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_1|readdata[0] , u0|pio_1|readdata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux|src_data[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux|src_data[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w0_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0] , u0|mm_interconnect_0|rsp_mux|src_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[0] , u0|nios2_gen2_0|cpu|d_readdata_d1[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0]~DUPLICATE , u0|nios2_gen2_0|cpu|M_st_data[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[0] , u0|nios2_gen2_0|cpu|A_st_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_st_data[0] , u0|nios2_gen2_0|cpu|A_dc_st_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_data[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~29 , u0|nios2_gen2_0|cpu|d_writedata_nxt[5]~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a101, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w5_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5] , u0|mm_interconnect_0|rsp_mux_001|src_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[5] , u0|nios2_gen2_0|cpu|i_readdata_d1[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22] , u0|mm_interconnect_0|rsp_mux_001|src_data[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[22] , u0|nios2_gen2_0|cpu|i_readdata_d1[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a119, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23] , u0|mm_interconnect_0|rsp_mux_001|src_data[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[23] , u0|nios2_gen2_0|cpu|i_readdata_d1[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24] , u0|mm_interconnect_0|rsp_mux_001|src_data[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[24] , u0|nios2_gen2_0|cpu|i_readdata_d1[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25] , u0|mm_interconnect_0|rsp_mux_001|src_data[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[25] , u0|nios2_gen2_0|cpu|i_readdata_d1[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26] , u0|mm_interconnect_0|rsp_mux_001|src_data[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[26] , u0|nios2_gen2_0|cpu|i_readdata_d1[26], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|niosLab2_nios2_gen2_0_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~18 , u0|nios2_gen2_0|cpu|E_alu_result~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[13] , u0|nios2_gen2_0|cpu|E_extra_pc[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[15] , u0|nios2_gen2_0|cpu|E_alu_result[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[15] , u0|nios2_gen2_0|cpu|W_wr_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[15] , u0|nios2_gen2_0|cpu|M_alu_result[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~47 , u0|nios2_gen2_0|cpu|D_src2_reg[15]~47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[15]~48 , u0|nios2_gen2_0|cpu|D_src2_reg[15]~48, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[15] , u0|nios2_gen2_0|cpu|E_src2_reg[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[15] , u0|nios2_gen2_0|cpu|M_st_data[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~18 , u0|nios2_gen2_0|cpu|d_writedata_nxt[15]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a111, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a111 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a111, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a79 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a79, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a47, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w15_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|rvalid~0 , u0|jtag_uart_0|rvalid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|rvalid , u0|jtag_uart_0|rvalid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[15] , u0|nios2_gen2_0|cpu|d_readdata_d1[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~4 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[7]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[7] , u0|nios2_gen2_0|cpu|A_slow_inst_result[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~7 , u0|nios2_gen2_0|cpu|M_rot[7]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_mask[7]~DUPLICATE , u0|nios2_gen2_0|cpu|M_rot_mask[7]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~7 , u0|nios2_gen2_0|cpu|A_shift_rot_result~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[7] , u0|nios2_gen2_0|cpu|A_shift_rot_result[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[13] , u0|nios2_gen2_0|cpu|M_pc_plus_one[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[15]~11 , u0|nios2_gen2_0|cpu|M_inst_result[15]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[15] , u0|nios2_gen2_0|cpu|A_inst_result[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31]~feeder , u0|nios2_gen2_0|cpu|A_inst_result[31]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[31] , u0|nios2_gen2_0|cpu|A_inst_result[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~19 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~19, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[7] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~20 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[7] , u0|nios2_gen2_0|cpu|W_wr_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[7]~4 , u0|nios2_gen2_0|cpu|D_src1_reg[7]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~6 , u0|nios2_gen2_0|cpu|E_alu_result~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[5] , u0|nios2_gen2_0|cpu|D_pc_plus_one[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[5] , u0|nios2_gen2_0|cpu|E_extra_pc[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[7] , u0|nios2_gen2_0|cpu|E_alu_result[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~23 , u0|nios2_gen2_0|cpu|D_src2_reg[7]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[7]~24 , u0|nios2_gen2_0|cpu|D_src2_reg[7]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[7] , u0|nios2_gen2_0|cpu|M_mem_baddr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[7]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[7]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[2] , u0|nios2_gen2_0|cpu|A_dc_wb_line[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~5 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[2]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[2] , u0|nios2_gen2_0|cpu|d_address_line_field[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[43] , u0|mm_interconnect_0|cmd_mux_001|src_data[43], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|readdata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3] , u0|mm_interconnect_0|rsp_mux_001|src_data[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[3] , u0|nios2_gen2_0|cpu|i_readdata_d1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0 , u0|nios2_gen2_0|cpu|rf_b_rd_port_addr[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[18]~8 , u0|nios2_gen2_0|cpu|D_src2[18]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[18]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[18]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~7 , u0|nios2_gen2_0|cpu|E_logic_result[18]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add3~1 , u0|nios2_gen2_0|cpu|Add3~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[16] , u0|nios2_gen2_0|cpu|D_pc_plus_one[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[16] , u0|nios2_gen2_0|cpu|E_extra_pc[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18]~10 , u0|nios2_gen2_0|cpu|E_alu_result[18]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result[18] , u0|nios2_gen2_0|cpu|E_alu_result[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_alu_result[18] , u0|nios2_gen2_0|cpu|M_alu_result[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[18]~8 , u0|nios2_gen2_0|cpu|D_src1_reg[18]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[18]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[18] , u0|nios2_gen2_0|cpu|M_target_pcb[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[16] , u0|nios2_gen2_0|cpu|M_pc[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~0 , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~0 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[16]~1 , u0|nios2_gen2_0|cpu|F_pc_nxt[16]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16]~feeder , u0|nios2_gen2_0|cpu|D_pc[16]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[16] , u0|nios2_gen2_0|cpu|D_pc[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[6]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_tag[6]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[4]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_tag[4]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2 , u0|mm_interconnect_0|router_001|Equal1~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt_nxt[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3] , u0|nios2_gen2_0|cpu|ic_fill_ap_cnt[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]~feeder , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0 , u0|nios2_gen2_0|cpu|ic_fill_active_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1 , u0|nios2_gen2_0|cpu|ic_fill_active_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_active , u0|nios2_gen2_0|cpu|ic_fill_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~DUPLICATE , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|last_dest_id[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~1 , u0|nios2_gen2_0|cpu|i_read_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~2 , u0|nios2_gen2_0|cpu|i_read_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read~DUPLICATE , u0|nios2_gen2_0|cpu|i_read~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdatavalid_d1 , u0|nios2_gen2_0|cpu|d_readdatavalid_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_nowb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_cache~0 , u0|nios2_gen2_0|cpu|E_st_cache~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_cache , u0|nios2_gen2_0|cpu|M_ctrl_st_cache, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_cache , u0|nios2_gen2_0|cpu|A_ctrl_st_cache, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit , u0|nios2_gen2_0|cpu|A_dc_valid_st_cache_hit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0 , u0|nios2_gen2_0|cpu|dc_data_wr_port_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0] , u0|nios2_gen2_0|cpu|A_dc_xfer_wr_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_data[2] , u0|nios2_gen2_0|cpu|A_st_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~2 , u0|nios2_gen2_0|cpu|d_writedata_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a98, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w2_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2] , u0|mm_interconnect_0|rsp_mux_001|src_data[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[2] , u0|nios2_gen2_0|cpu|i_readdata_d1[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|M_regnum_b_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~7 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~9 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~2 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[0]~10 , u0|nios2_gen2_0|cpu|D_src2_reg[0]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[0] , u0|nios2_gen2_0|cpu|E_src2_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8]~feeder , u0|nios2_gen2_0|cpu|M_st_data[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[8] , u0|nios2_gen2_0|cpu|M_st_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~6 , u0|nios2_gen2_0|cpu|d_writedata_nxt[8]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a104, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w8_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8] , u0|mm_interconnect_0|rsp_mux_001|src_data[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[8] , u0|nios2_gen2_0|cpu|i_readdata_d1[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[26]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[4] , u0|nios2_gen2_0|cpu|E_dst_regnum[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[4] , u0|nios2_gen2_0|cpu|M_dst_regnum[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~4 , u0|nios2_gen2_0|cpu|A_dst_regnum~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[1] , u0|nios2_gen2_0|cpu|W_wr_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~11 , u0|nios2_gen2_0|cpu|D_src2_reg[1]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[1]~12 , u0|nios2_gen2_0|cpu|D_src2_reg[1]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2_reg[1] , u0|nios2_gen2_0|cpu|E_src2_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1]~feeder , u0|nios2_gen2_0|cpu|M_st_data[1]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[1] , u0|nios2_gen2_0|cpu|M_st_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~1 , u0|nios2_gen2_0|cpu|d_writedata_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a97, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w1_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1] , u0|mm_interconnect_0|rsp_mux_001|src_data[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[1] , u0|nios2_gen2_0|cpu|i_readdata_d1[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[1] , u0|nios2_gen2_0|cpu|E_dst_regnum[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dst_regnum[1] , u0|nios2_gen2_0|cpu|M_dst_regnum[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~1 , u0|nios2_gen2_0|cpu|A_dst_regnum~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[12]~18 , u0|nios2_gen2_0|cpu|D_src1_reg[12]~18, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[12] , u0|nios2_gen2_0|cpu|M_target_pcb[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10]~feeder , u0|nios2_gen2_0|cpu|M_pc[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[10] , u0|nios2_gen2_0|cpu|M_pc[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7 , u0|nios2_gen2_0|cpu|F_pc_nxt[10]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[10] , u0|nios2_gen2_0|cpu|D_pc[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0]~feeder , u0|nios2_gen2_0|cpu|ic_fill_tag[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[0]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_tag[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 , u0|mm_interconnect_0|cmd_mux_001|src_payload~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|writedata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_0|niosLab2_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~13 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_tck|sr[34], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper|the_niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~1 , u0|nios2_gen2_0|cpu|hbreak_req~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~2 , u0|nios2_gen2_0|cpu|hbreak_req~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_break , u0|nios2_gen2_0|cpu|E_op_break, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_break_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_break~0 , u0|nios2_gen2_0|cpu|M_exc_break~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_break , u0|nios2_gen2_0|cpu|A_exc_break, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0] , u0|nios2_gen2_0|cpu|A_dst_regnum_from_M[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dst_regnum~0 , u0|nios2_gen2_0|cpu|A_dst_regnum~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[1]~21 , u0|nios2_gen2_0|cpu|D_src1_reg[1]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[1] , u0|nios2_gen2_0|cpu|M_mem_baddr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld16 , u0|nios2_gen2_0|cpu|M_ctrl_ld16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ld_align_sh16~0 , u0|nios2_gen2_0|cpu|M_ld_align_sh16~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_align_sh16 , u0|nios2_gen2_0|cpu|A_ld_align_sh16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[10] , u0|nios2_gen2_0|cpu|M_iw[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[10] , u0|nios2_gen2_0|cpu|A_iw[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_iw[9]~DUPLICATE , u0|nios2_gen2_0|cpu|E_iw[9]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[9] , u0|nios2_gen2_0|cpu|M_iw[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[9] , u0|nios2_gen2_0|cpu|A_iw[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[8] , u0|nios2_gen2_0|cpu|M_iw[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8]~feeder , u0|nios2_gen2_0|cpu|A_iw[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[8] , u0|nios2_gen2_0|cpu|A_iw[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_op_wrctl , u0|nios2_gen2_0|cpu|E_op_wrctl, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|M_ctrl_wrctl_inst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|A_ctrl_wrctl_inst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wrctl_status~0 , u0|nios2_gen2_0|cpu|A_wrctl_status~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[7] , u0|nios2_gen2_0|cpu|M_iw[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[7] , u0|nios2_gen2_0|cpu|A_iw[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_iw[6] , u0|nios2_gen2_0|cpu|M_iw[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_iw[6] , u0|nios2_gen2_0|cpu|A_iw[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_pie , u0|nios2_gen2_0|cpu|W_bstatus_reg_pie, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3 , u0|nios2_gen2_0|cpu|W_status_reg_pie_nxt~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_pie_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_pie , u0|nios2_gen2_0|cpu|W_estatus_reg_pie, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_irq0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_irq0 , u0|nios2_gen2_0|cpu|W_ienable_reg_irq0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1 , u0|nios2_gen2_0|cpu|D_control_reg_rddata_muxed[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata[0] , u0|nios2_gen2_0|cpu|E_control_reg_rddata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[0] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[0]~0 , u0|nios2_gen2_0|cpu|M_inst_result[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[0] , u0|nios2_gen2_0|cpu|A_inst_result[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[0] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[0] , u0|nios2_gen2_0|cpu|A_slow_inst_result[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[0]~0 , u0|nios2_gen2_0|cpu|M_rot[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~0 , u0|nios2_gen2_0|cpu|A_shift_rot_result~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[0] , u0|nios2_gen2_0|cpu|A_shift_rot_result[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~25 , u0|nios2_gen2_0|cpu|D_src2[16]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~26 , u0|nios2_gen2_0|cpu|D_src2[16]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[16]~13 , u0|nios2_gen2_0|cpu|D_src2[16]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT , u0|nios2_gen2_0|cpu|E_src2[16]~SCLR_LUT, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add11~9 , u0|nios2_gen2_0|cpu|Add11~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_s1[15] , u0|nios2_gen2_0|cpu|A_mul_s1[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p3[15] , u0|nios2_gen2_0|cpu|A_mul_cell_p3[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add12~9 , u0|nios2_gen2_0|cpu|Add12~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~21 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder , u0|nios2_gen2_0|cpu|A_slow_inst_result[31]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[31] , u0|nios2_gen2_0|cpu|A_slow_inst_result[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~8 , u0|nios2_gen2_0|cpu|M_rot[7]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~8 , u0|nios2_gen2_0|cpu|A_shift_rot_result~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[31] , u0|nios2_gen2_0|cpu|A_shift_rot_result[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~22 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~22, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~23 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[31]~23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[31] , u0|nios2_gen2_0|cpu|W_wr_data[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[31]~5 , u0|nios2_gen2_0|cpu|D_src1_reg[31]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_right_arith~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith , u0|nios2_gen2_0|cpu|E_ctrl_shift_right_arith, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_rot_fill_bit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_fill_bit , u0|nios2_gen2_0|cpu|M_rot_fill_bit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[3]~3 , u0|nios2_gen2_0|cpu|M_rot[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~3 , u0|nios2_gen2_0|cpu|A_shift_rot_result~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[3] , u0|nios2_gen2_0|cpu|A_shift_rot_result[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[3] , u0|nios2_gen2_0|cpu|A_slow_inst_result[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[3] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[1] , u0|nios2_gen2_0|cpu|M_pc_plus_one[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[1] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[3]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[3] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[3]~8 , u0|nios2_gen2_0|cpu|M_inst_result[3]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[3] , u0|nios2_gen2_0|cpu|A_inst_result[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~8 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~9 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[3]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[3]~24 , u0|nios2_gen2_0|cpu|D_src1_reg[3]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[3] , u0|nios2_gen2_0|cpu|M_mem_baddr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_addr_accepted , u0|nios2_gen2_0|cpu|av_addr_accepted, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[1] , u0|nios2_gen2_0|cpu|d_address_offset_field[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add19~0 , u0|nios2_gen2_0|cpu|Add19~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[2] , u0|nios2_gen2_0|cpu|d_address_offset_field[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[80]~0 , u0|mm_interconnect_0|router|src_data[80]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[4]~0 , u0|mm_interconnect_0|router|src_channel[4]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|onchip_memory2_1_s1_translator|read_latency_shift_reg[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a87 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a87, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a23, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a119 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a119, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55 , u0|onchip_memory2_1|the_altsyncram|auto_generated|ram_block1a55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0 , u0|onchip_memory2_1|the_altsyncram|auto_generated|mux2|l2_w23_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_readdata_d1[23] , u0|nios2_gen2_0|cpu|d_readdata_d1[23], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[0] , u0|nios2_gen2_0|cpu|A_mem_baddr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld16 , u0|nios2_gen2_0|cpu|A_ctrl_ld16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0 , u0|nios2_gen2_0|cpu|A_slow_ld_data_sign_bit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[1] , u0|nios2_gen2_0|cpu|A_mem_baddr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0 , u0|nios2_gen2_0|cpu|A_slow_ld_data_fill_bit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~4 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[7]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[15] , u0|nios2_gen2_0|cpu|A_slow_inst_result[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~54 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~54, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot_pass1 , u0|nios2_gen2_0|cpu|M_rot_pass1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[7]~20 , u0|nios2_gen2_0|cpu|M_rot[7]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~20 , u0|nios2_gen2_0|cpu|A_shift_rot_result~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[15] , u0|nios2_gen2_0|cpu|A_shift_rot_result[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[15] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~55 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[15]~55, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[15]~17 , u0|nios2_gen2_0|cpu|D_src1_reg[15]~17, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[15] , u0|nios2_gen2_0|cpu|M_target_pcb[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13]~feeder , u0|nios2_gen2_0|cpu|M_pc[13]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[13] , u0|nios2_gen2_0|cpu|M_pc[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13] , u0|nios2_gen2_0|cpu|D_pc[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~10 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_nxt[13]~11 , u0|nios2_gen2_0|cpu|F_pc_nxt[13]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[13]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_tag[3] , u0|nios2_gen2_0|cpu|ic_fill_tag[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[51] , u0|mm_interconnect_0|cmd_mux_003|src_data[51], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1096w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a106, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w10_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10] , u0|mm_interconnect_0|rsp_mux_001|src_data[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[10] , u0|nios2_gen2_0|cpu|i_readdata_d1[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0 , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F , u0|nios2_gen2_0|cpu|D_regnum_b_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D , u0|nios2_gen2_0|cpu|E_regnum_b_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~4 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[6] , u0|nios2_gen2_0|cpu|W_wr_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~61 , u0|nios2_gen2_0|cpu|D_src2_reg[6]~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[6]~62 , u0|nios2_gen2_0|cpu|D_src2_reg[6]~62, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[6] , u0|nios2_gen2_0|cpu|M_mem_baddr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[1] , u0|nios2_gen2_0|cpu|A_dc_wb_line[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~1 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[1] , u0|nios2_gen2_0|cpu|d_address_line_field[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[80]~1 , u0|mm_interconnect_0|router|src_data[80]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|nonposted_cmd_accepted, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[0][63]~1 , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[0][63]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][63]~1 , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][63]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]~1 , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][63]~1 , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][63]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|onchip_memory2_1_s1_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[0][63]~1 , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[0][63]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|response_sink_accepted~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|pending_response_count[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|has_pending_responses, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[81]~4 , u0|mm_interconnect_0|router|src_data[81]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|src_data[79]~3 , u0|mm_interconnect_0|router|src_data[79]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_dest_id[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|save_dest_id~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0 , u0|mm_interconnect_0|cmd_demux|src3_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[52] , u0|mm_interconnect_0|cmd_mux_003|src_data[52], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1] , u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a103, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w7_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7] , u0|mm_interconnect_0|rsp_mux_001|src_data[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[7] , u0|nios2_gen2_0|cpu|i_readdata_d1[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~12 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~12, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[9] , u0|nios2_gen2_0|cpu|M_pc[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[11] , u0|nios2_gen2_0|cpu|M_target_pcb[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~13 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[6]~13, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[9] , u0|nios2_gen2_0|cpu|D_pc[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[6] , u0|nios2_gen2_0|cpu|ic_fill_line[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal314~0 , u0|nios2_gen2_0|cpu|Equal314~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[3]~3 , u0|nios2_gen2_0|cpu|D_src2_reg[3]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[1]~42 , u0|nios2_gen2_0|cpu|D_src2[1]~42, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[1]~51 , u0|nios2_gen2_0|cpu|D_src2[1]~51, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[10] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~24 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~24, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~9 , u0|nios2_gen2_0|cpu|M_rot[2]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~9 , u0|nios2_gen2_0|cpu|A_shift_rot_result~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[10] , u0|nios2_gen2_0|cpu|A_shift_rot_result[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_slow_ld_byte1_data_aligned_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[10] , u0|nios2_gen2_0|cpu|A_slow_inst_result[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~25 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[10]~25, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[10]~6 , u0|nios2_gen2_0|cpu|D_src1_reg[10]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[10]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[10] , u0|nios2_gen2_0|cpu|M_target_pcb[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[8] , u0|nios2_gen2_0|cpu|M_pc[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~11 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[5]~11, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8]~feeder , u0|nios2_gen2_0|cpu|F_pc[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[8] , u0|nios2_gen2_0|cpu|D_pc[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[5] , u0|nios2_gen2_0|cpu|ic_fill_line[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|A_regnum_a_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D , u0|nios2_gen2_0|cpu|W_regnum_a_cmp_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~0 , u0|nios2_gen2_0|cpu|E_src1[17]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[9]~1 , u0|nios2_gen2_0|cpu|D_src1_reg[9]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[9] , u0|nios2_gen2_0|cpu|M_target_pcb[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[7] , u0|nios2_gen2_0|cpu|M_pc[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[7] , u0|nios2_gen2_0|cpu|E_extra_pc[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[7] , u0|nios2_gen2_0|cpu|D_pc[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[4]~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[7]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[7]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[7]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[4] , u0|nios2_gen2_0|cpu|ic_fill_line[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[0] , u0|nios2_gen2_0|cpu|D_pc_plus_one[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[0] , u0|nios2_gen2_0|cpu|E_extra_pc[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[2] , u0|nios2_gen2_0|cpu|M_target_pcb[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~DUPLICATE , u0|nios2_gen2_0|cpu|M_pc_plus_one[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0]~feeder , u0|nios2_gen2_0|cpu|M_pc[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[0] , u0|nios2_gen2_0|cpu|M_pc[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~14, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~DUPLICATE , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6] , u0|nios2_gen2_0|cpu|D_br_taken_waddr_partial[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder , u0|nios2_gen2_0|cpu|E_extra_pc[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc_plus_one[6] , u0|nios2_gen2_0|cpu|D_pc_plus_one[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[6] , u0|nios2_gen2_0|cpu|E_extra_pc[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[8]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[8] , u0|nios2_gen2_0|cpu|M_target_pcb[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[6] , u0|nios2_gen2_0|cpu|M_pc[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[3]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[6] , u0|nios2_gen2_0|cpu|D_pc[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[3] , u0|nios2_gen2_0|cpu|ic_fill_line[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]~DUPLICATE , u0|nios2_gen2_0|cpu|D_iw[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_mem8 , u0|nios2_gen2_0|cpu|E_ctrl_mem8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[0] , u0|nios2_gen2_0|cpu|M_mem_byte_en[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_byte_en[0] , u0|nios2_gen2_0|cpu|A_mem_byte_en[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_byte_en[1]~DUPLICATE , u0|nios2_gen2_0|cpu|M_mem_byte_en[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal330~0 , u0|nios2_gen2_0|cpu|Equal330~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[2] , u0|nios2_gen2_0|cpu|A_mem_baddr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[9] , u0|nios2_gen2_0|cpu|W_mem_baddr[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit , u0|nios2_gen2_0|cpu|W_dc_valid_st_cache_hit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[5] , u0|nios2_gen2_0|cpu|W_mem_baddr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[6] , u0|nios2_gen2_0|cpu|W_mem_baddr[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~2 , u0|nios2_gen2_0|cpu|M_dc_dirty~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[10] , u0|nios2_gen2_0|cpu|W_mem_baddr[10], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[7] , u0|nios2_gen2_0|cpu|W_mem_baddr[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[8] , u0|nios2_gen2_0|cpu|W_mem_baddr[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~3 , u0|nios2_gen2_0|cpu|M_dc_dirty~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~4 , u0|nios2_gen2_0|cpu|M_dc_dirty~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0 , u0|nios2_gen2_0|cpu|M_ctrl_ld_cache_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_cache, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~9, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[2] , u0|nios2_gen2_0|cpu|W_mem_baddr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[3] , u0|nios2_gen2_0|cpu|W_mem_baddr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[4] , u0|nios2_gen2_0|cpu|W_mem_baddr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[17] , u0|nios2_gen2_0|cpu|W_mem_baddr[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[18] , u0|nios2_gen2_0|cpu|A_mem_baddr[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[18] , u0|nios2_gen2_0|cpu|W_mem_baddr[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[12] , u0|nios2_gen2_0|cpu|W_mem_baddr[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[11] , u0|nios2_gen2_0|cpu|W_mem_baddr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[13] , u0|nios2_gen2_0|cpu|W_mem_baddr[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[0] , u0|nios2_gen2_0|cpu|W_mem_byte_en[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[1] , u0|nios2_gen2_0|cpu|W_mem_byte_en[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[2] , u0|nios2_gen2_0|cpu|W_mem_byte_en[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal332~0 , u0|nios2_gen2_0|cpu|Equal332~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_byte_en[3] , u0|nios2_gen2_0|cpu|W_mem_byte_en[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[15] , u0|nios2_gen2_0|cpu|W_mem_baddr[15], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[16]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[16]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[16] , u0|nios2_gen2_0|cpu|W_mem_baddr[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[14]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[14]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_mem_baddr[14] , u0|nios2_gen2_0|cpu|W_mem_baddr[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10 , u0|nios2_gen2_0|cpu|M_dc_raw_hazard~10, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5]~feeder , u0|nios2_gen2_0|cpu|M_pc[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[5] , u0|nios2_gen2_0|cpu|M_pc[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[7] , u0|nios2_gen2_0|cpu|M_target_pcb[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5]~feeder , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[2]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[5] , u0|nios2_gen2_0|cpu|D_pc[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[2] , u0|nios2_gen2_0|cpu|ic_fill_line[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|F_ctrl_implicit_dst_eretaddr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_dst_regnum[3] , u0|nios2_gen2_0|cpu|E_dst_regnum[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0 , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F , u0|nios2_gen2_0|cpu|E_regnum_a_cmp_F, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~DUPLICATE , u0|nios2_gen2_0|cpu|M_regnum_a_cmp_D~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~1 , u0|nios2_gen2_0|cpu|E_src1[17]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[6]~28 , u0|nios2_gen2_0|cpu|D_src1_reg[6]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[6] , u0|nios2_gen2_0|cpu|M_target_pcb[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[4] , u0|nios2_gen2_0|cpu|M_pc[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[4]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[1]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4]~feeder , u0|nios2_gen2_0|cpu|F_pc[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[4] , u0|nios2_gen2_0|cpu|D_pc[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[1] , u0|nios2_gen2_0|cpu|ic_fill_line[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0 , u0|nios2_gen2_0|cpu|F_ctrl_a_not_src~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_a_not_src , u0|nios2_gen2_0|cpu|D_ctrl_a_not_src, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~1 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_late_result~0 , u0|nios2_gen2_0|cpu|D_ctrl_late_result~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_late_result , u0|nios2_gen2_0|cpu|E_ctrl_late_result, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~0 , u0|nios2_gen2_0|cpu|D_data_depend~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_late_result , u0|nios2_gen2_0|cpu|M_ctrl_late_result, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_D~feeder , u0|nios2_gen2_0|cpu|E_valid_from_D~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_D , u0|nios2_gen2_0|cpu|E_valid_from_D, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid , u0|nios2_gen2_0|cpu|E_valid, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid_from_E , u0|nios2_gen2_0|cpu|M_valid_from_E, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_allowed~0 , u0|nios2_gen2_0|cpu|M_exc_allowed~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_allowed , u0|nios2_gen2_0|cpu|A_exc_allowed, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_any_active , u0|nios2_gen2_0|cpu|A_exc_any_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E~DUPLICATE , u0|nios2_gen2_0|cpu|M_wr_dst_reg_from_E~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|M_wr_dst_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M , u0|nios2_gen2_0|cpu|A_wr_dst_reg_from_M, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|A_wr_dst_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[0]~59 , u0|nios2_gen2_0|cpu|D_src2[0]~59, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[5] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~6 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[5]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[5] , u0|nios2_gen2_0|cpu|A_slow_inst_result[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~68 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~68, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[5]~26 , u0|nios2_gen2_0|cpu|M_rot[5]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~26 , u0|nios2_gen2_0|cpu|A_shift_rot_result~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[5] , u0|nios2_gen2_0|cpu|A_shift_rot_result[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~69 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[5]~69, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[5]~feeder , u0|nios2_gen2_0|cpu|W_wr_data[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_wr_data[5] , u0|nios2_gen2_0|cpu|W_wr_data[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[5]~26 , u0|nios2_gen2_0|cpu|D_src1_reg[5]~26, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE , u0|nios2_gen2_0|cpu|E_src1[5]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[3] , u0|nios2_gen2_0|cpu|E_extra_pc[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[5] , u0|nios2_gen2_0|cpu|M_target_pcb[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_pc[3] , u0|nios2_gen2_0|cpu|E_pc[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[3] , u0|nios2_gen2_0|cpu|M_pc[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1 , u0|nios2_gen2_0|cpu|F_ic_tag_rd_addr_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[3] , u0|nios2_gen2_0|cpu|D_pc[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3 , u0|nios2_gen2_0|cpu|ic_tag_wraddress_nxt~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_line[0] , u0|nios2_gen2_0|cpu|ic_fill_line[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0 , u0|nios2_gen2_0|cpu|F_ctrl_src2_choose_imm~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm , u0|nios2_gen2_0|cpu|D_ctrl_src2_choose_imm, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~4 , u0|nios2_gen2_0|cpu|D_src2[31]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2_reg[31]~28 , u0|nios2_gen2_0|cpu|D_src2_reg[31]~28, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src2[31]~5 , u0|nios2_gen2_0|cpu|D_src2[31]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1 , u0|nios2_gen2_0|cpu|E_src2[31]~_Duplicate_1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~61 , u0|nios2_gen2_0|cpu|Add9~61, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add9~81 , u0|nios2_gen2_0|cpu|Add9~81, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_nxt , u0|nios2_gen2_0|cpu|M_pipe_flush_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush , u0|nios2_gen2_0|cpu|M_pipe_flush, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]~2 , u0|nios2_gen2_0|cpu|F_pc[13]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2]~feeder , u0|nios2_gen2_0|cpu|M_pc[2]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[2] , u0|nios2_gen2_0|cpu|M_pc[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[4]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[4] , u0|nios2_gen2_0|cpu|M_target_pcb[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[2] , u0|nios2_gen2_0|cpu|M_pc_plus_one[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~16, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_extra_pc[2] , u0|nios2_gen2_0|cpu|E_extra_pc[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~4 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~5 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[2]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]~DUPLICATE , u0|nios2_gen2_0|cpu|F_pc[2]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[2] , u0|nios2_gen2_0|cpu|D_pc[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5]~feeder , u0|nios2_gen2_0|cpu|D_iw[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~8 , u0|nios2_gen2_0|cpu|Equal149~8, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1 , u0|nios2_gen2_0|cpu|D_ctrl_flush_pipe_always~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always , u0|nios2_gen2_0|cpu|E_ctrl_flush_pipe_always, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always , u0|nios2_gen2_0|cpu|M_ctrl_flush_pipe_always, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0 , u0|nios2_gen2_0|cpu|A_pipe_flush_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush , u0|nios2_gen2_0|cpu|A_pipe_flush, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]~3 , u0|nios2_gen2_0|cpu|F_pc[13]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1] , u0|nios2_gen2_0|cpu|M_pipe_flush_waddr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1] , u0|nios2_gen2_0|cpu|D_pc[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~2 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc[1] , u0|nios2_gen2_0|cpu|M_pc[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder , u0|nios2_gen2_0|cpu|M_target_pcb[3]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_target_pcb[3] , u0|nios2_gen2_0|cpu|M_target_pcb[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15 , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr_nxt~15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1] , u0|nios2_gen2_0|cpu|A_pipe_flush_waddr[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~3 , u0|nios2_gen2_0|cpu|F_ic_data_rd_addr_nxt[1]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_pc[1]~DUPLICATE , u0|nios2_gen2_0|cpu|D_pc[1]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_initial_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal149~5 , u0|nios2_gen2_0|cpu|Equal149~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~4 , u0|nios2_gen2_0|cpu|Equal95~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~6 , u0|nios2_gen2_0|cpu|Equal95~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~3 , u0|nios2_gen2_0|cpu|Equal95~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal95~5 , u0|nios2_gen2_0|cpu|Equal95~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_signed_comparison~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison , u0|nios2_gen2_0|cpu|E_ctrl_alu_signed_comparison, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0 , u0|nios2_gen2_0|cpu|E_ctrl_ld_st_non_io~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_cache~0 , u0|nios2_gen2_0|cpu|E_ld_st_cache~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_cache, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~0 , u0|nios2_gen2_0|cpu|M_dc_hit~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~1 , u0|nios2_gen2_0|cpu|M_dc_hit~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_want_fill~0 , u0|nios2_gen2_0|cpu|M_dc_want_fill~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit~2 , u0|nios2_gen2_0|cpu|M_dc_hit~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_want_fill , u0|nios2_gen2_0|cpu|M_dc_want_fill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_fill , u0|nios2_gen2_0|cpu|A_dc_want_fill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting~0 , u0|nios2_gen2_0|cpu|A_dc_fill_starting~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1 , u0|nios2_gen2_0|cpu|A_dc_fill_starting_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~0 , u0|nios2_gen2_0|cpu|M_dc_dirty~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty~1 , u0|nios2_gen2_0|cpu|M_dc_dirty~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_dirty , u0|nios2_gen2_0|cpu|M_dc_dirty, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dirty , u0|nios2_gen2_0|cpu|A_dc_dirty, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0 , u0|nios2_gen2_0|cpu|dc_tag_wr_port_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[7] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]~feeder , u0|nios2_gen2_0|cpu|A_dc_wb_tag[7]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[7] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~1 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[7]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[7] , u0|nios2_gen2_0|cpu|d_address_tag_field[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder , u0|nios2_gen2_0|cpu|A_dc_actual_tag[6]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[6] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[6] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~2 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[6]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[6] , u0|nios2_gen2_0|cpu|d_address_tag_field[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w[2] , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1075w[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a102, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w6_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6] , u0|mm_interconnect_0|rsp_mux_001|src_data[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[6] , u0|nios2_gen2_0|cpu|i_readdata_d1[6], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0 , u0|nios2_gen2_0|cpu|E_ctrl_jmp_indirect_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0 , u0|nios2_gen2_0|cpu|E_valid_jmp_indirect~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_jmp_indirect , u0|nios2_gen2_0|cpu|E_valid_jmp_indirect, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt , u0|nios2_gen2_0|cpu|ic_fill_prevent_refill_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_prevent_refill , u0|nios2_gen2_0|cpu|ic_fill_prevent_refill, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1 , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line , u0|nios2_gen2_0|cpu|F_ic_fill_same_tag_line, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line , u0|nios2_gen2_0|cpu|D_ic_fill_same_tag_line, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting~0 , u0|nios2_gen2_0|cpu|D_ic_fill_starting~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting , u0|nios2_gen2_0|cpu|D_ic_fill_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1 , u0|nios2_gen2_0|cpu|D_ic_fill_starting_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_en~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0] , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1 , u0|nios2_gen2_0|cpu|ic_fill_dp_offset_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~feeder , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~DUPLICATE , u0|nios2_gen2_0|cpu|ic_fill_dp_offset[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]~feeder , u0|nios2_gen2_0|cpu|E_src2[5]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[5] , u0|nios2_gen2_0|cpu|M_mem_baddr[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[5]~DUPLICATE , u0|nios2_gen2_0|cpu|A_mem_baddr[5]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[0] , u0|nios2_gen2_0|cpu|A_dc_wb_line[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~0 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[0] , u0|nios2_gen2_0|cpu|d_address_line_field[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0 , u0|mm_interconnect_0|pio_1_s1_agent|m0_write~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0 , u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|pio_1_s1_translator|av_waitrequest_generated~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0 , u0|mm_interconnect_0|cmd_demux|WideOr0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|av_waitrequest, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_bus~0 , u0|nios2_gen2_0|cpu|E_st_bus~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_st_bypass , u0|nios2_gen2_0|cpu|M_ctrl_st_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0 , u0|nios2_gen2_0|cpu|A_st_bypass_delayed~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed , u0|nios2_gen2_0|cpu|A_st_bypass_delayed, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active , u0|nios2_gen2_0|cpu|A_dc_wb_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0 , u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started , u0|nios2_gen2_0|cpu|A_st_bypass_delayed_started, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~0 , u0|nios2_gen2_0|cpu|d_write_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write_nxt~1 , u0|nios2_gen2_0|cpu|d_write_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2 , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|suppress_change_dest_id~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_wr_data_transfer~0 , u0|nios2_gen2_0|cpu|av_wr_data_transfer~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_wr_active_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_active , u0|nios2_gen2_0|cpu|A_dc_wb_wr_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster , u0|nios2_gen2_0|cpu|A_dc_wb_wr_want_dmaster, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_actual_tag[4] , u0|nios2_gen2_0|cpu|A_dc_actual_tag[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_tag[4] , u0|nios2_gen2_0|cpu|A_dc_wb_tag[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~6 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt[4]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field[4]~DUPLICATE , u0|nios2_gen2_0|cpu|d_address_tag_field[4]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~2 , u0|mm_interconnect_0|router|Equal2~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1] , u0|mm_interconnect_0|nios2_gen2_0_data_master_limiter|last_channel[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~0 , u0|mm_interconnect_0|cmd_demux|src1_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_0|cmd_demux_001|WideOr0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|nonposted_cmd_accepted, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|response_sink_accepted~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0] , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|pending_response_count[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_limiter|has_pending_responses, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1104w[2]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a100, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36, LAB2_FPGA_NIOS, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|l2_w4_n0_mux_dataout~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4] , u0|mm_interconnect_0|rsp_mux_001|src_data[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[4] , u0|nios2_gen2_0|cpu|i_readdata_d1[4], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_shift_rot , u0|nios2_gen2_0|cpu|E_ctrl_shift_rot, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_shift_rot , u0|nios2_gen2_0|cpu|M_ctrl_shift_rot, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_shift_rot , u0|nios2_gen2_0|cpu|A_ctrl_shift_rot, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~1 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[7]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2 , u0|nios2_gen2_0|cpu|A_slow_ld_byte0_data_aligned_nxt[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_slow_inst_result[2] , u0|nios2_gen2_0|cpu|A_slow_inst_result[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_pc_plus_one[0] , u0|nios2_gen2_0|cpu|M_pc_plus_one[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~0 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_illegal~2 , u0|nios2_gen2_0|cpu|D_ctrl_illegal~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_illegal , u0|nios2_gen2_0|cpu|E_ctrl_illegal, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_illegal_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0 , u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15 , u0|nios2_gen2_0|cpu|A_exc_illegal_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0 , u0|nios2_gen2_0|cpu|A_exc_highest_pri_cause_code[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_exception_reg_cause[0] , u0|nios2_gen2_0|cpu|W_exception_reg_cause[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~1 , u0|nios2_gen2_0|cpu|E_control_reg_rddata_muxed[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_control_reg_rddata[2] , u0|nios2_gen2_0|cpu|M_control_reg_rddata[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_inst_result[2]~5 , u0|nios2_gen2_0|cpu|M_inst_result[2]~5, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_inst_result[2] , u0|nios2_gen2_0|cpu|A_inst_result[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~6 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~6, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_rot[2]~2 , u0|nios2_gen2_0|cpu|M_rot[2]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result~2 , u0|nios2_gen2_0|cpu|A_shift_rot_result~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_shift_rot_result[2] , u0|nios2_gen2_0|cpu|A_shift_rot_result[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mul_cell_p1[2] , u0|nios2_gen2_0|cpu|A_mul_cell_p1[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7 , u0|nios2_gen2_0|cpu|A_wr_data_unfiltered[2]~7, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_src1_reg[2]~20 , u0|nios2_gen2_0|cpu|D_src1_reg[2]~20, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[2] , u0|nios2_gen2_0|cpu|M_mem_baddr[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~1 , u0|nios2_gen2_0|cpu|d_address_offset_field_nxt[0]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_offset_field[0] , u0|nios2_gen2_0|cpu|d_address_offset_field[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|woverflow~0 , u0|jtag_uart_0|woverflow~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0 , u0|jtag_uart_0|fifo_wr~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_wr , u0|jtag_uart_0|fifo_wr, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE , u0|jtag_uart_0|the_niosLab2_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0 , u0|jtag_uart_0|LessThan0~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1 , u0|jtag_uart_0|LessThan0~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|fifo_AE , u0|jtag_uart_0|fifo_AE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9] , u0|jtag_uart_0|av_readdata[9], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_irq0_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_irq0 , u0|nios2_gen2_0|cpu|W_ipending_reg_irq0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE , u0|nios2_gen2_0|cpu|W_status_reg_pie~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|norm_intr_req , u0|nios2_gen2_0|cpu|norm_intr_req, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_norm_intr_req , u0|nios2_gen2_0|cpu|M_norm_intr_req, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1 , u0|nios2_gen2_0|cpu|D_ctrl_unimp_trap~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap , u0|nios2_gen2_0|cpu|E_ctrl_unimp_trap, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15 , u0|nios2_gen2_0|cpu|M_exc_unimp_inst_pri15, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any~0 , u0|nios2_gen2_0|cpu|M_exc_any~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_exc_any , u0|nios2_gen2_0|cpu|M_exc_any, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_valid~0 , u0|nios2_gen2_0|cpu|M_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_valid_from_M , u0|nios2_gen2_0|cpu|A_valid_from_M, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_has_started, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal222~0 , u0|nios2_gen2_0|cpu|Equal222~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_addr_wb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_addr_wb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_index_wb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_index_wb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_want_xfer~0 , u0|nios2_gen2_0|cpu|A_dc_want_xfer~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_starting, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wr_data_cnt[3]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_wb_active_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_active~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_wb_active~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add20~0 , u0|nios2_gen2_0|cpu|Add20~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt_nxt[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_rd_addr_cnt[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0 , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0 , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started , u0|nios2_gen2_0|cpu|A_ld_bypass_delayed_started, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~0 , u0|nios2_gen2_0|cpu|d_read_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~1 , u0|nios2_gen2_0|cpu|d_read_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt~2 , u0|nios2_gen2_0|cpu|d_read_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent|rf_source_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0] , u0|mm_interconnect_0|rsp_mux_001|src_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdata_d1[0] , u0|nios2_gen2_0|cpu|i_readdata_d1[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|F_ctrl_b_is_dst~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_data_depend~1 , u0|nios2_gen2_0|cpu|D_data_depend~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_stall~0 , u0|nios2_gen2_0|cpu|F_stall~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]~feeder , u0|nios2_gen2_0|cpu|E_src2[11]~feeder, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[11] , u0|nios2_gen2_0|cpu|M_mem_baddr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_baddr[11] , u0|nios2_gen2_0|cpu|A_mem_baddr[11], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0 , u0|nios2_gen2_0|cpu|E_ld_stnon32_cache~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache , u0|nios2_gen2_0|cpu|M_ctrl_ld_stnon32_cache, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4 , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall_nxt~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall , u0|nios2_gen2_0|cpu|A_dc_fill_need_extra_stall, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[0]~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active , u0|nios2_gen2_0|cpu|A_dc_fill_active, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[1]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[1], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0]~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[0]~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[2]~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[2], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0 , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt_nxt[3]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3] , u0|nios2_gen2_0|cpu|A_dc_rd_data_cnt[3], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ld_bypass_done , u0|nios2_gen2_0|cpu|A_ld_bypass_done, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1 , u0|nios2_gen2_0|cpu|A_dc_rd_last_transfer_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_fill_active_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_fill_active~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_fill_active~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0 , u0|nios2_gen2_0|cpu|d_address_tag_field_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_wb_line[5] , u0|nios2_gen2_0|cpu|A_dc_wb_line[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~2 , u0|nios2_gen2_0|cpu|d_address_line_field_nxt[5]~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_address_line_field[5] , u0|nios2_gen2_0|cpu|d_address_line_field[5], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[46] , u0|mm_interconnect_0|cmd_mux_001|src_data[46], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|address[8], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_niosLab2_nios2_gen2_0_cpu_nios2_oci|the_niosLab2_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_readdatavalid_d1 , u0|nios2_gen2_0|cpu|i_readdatavalid_d1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~3, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_cmp~4, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract , u0|nios2_gen2_0|cpu|E_ctrl_alu_subtract, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_mem_baddr[18] , u0|nios2_gen2_0|cpu|M_mem_baddr[18], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_dc_hit , u0|nios2_gen2_0|cpu|M_dc_hit, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~1, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~DUPLICATE , u0|nios2_gen2_0|cpu|A_dc_xfer_rd_addr_done~DUPLICATE, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv , u0|nios2_gen2_0|cpu|E_ctrl_dc_nowb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv , u0|nios2_gen2_0|cpu|M_ctrl_dc_nowb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv , u0|nios2_gen2_0|cpu|A_ctrl_dc_nowb_inv, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0 , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done_nxt, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_dc_dcache_management_done , u0|nios2_gen2_0|cpu|A_dc_dcache_management_done, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_st_bypass , u0|nios2_gen2_0|cpu|A_ctrl_st_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~2, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0 , u0|nios2_gen2_0|cpu|E_ld_st_dcache_management_bus~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass_or_dcache_management, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0 , u0|nios2_gen2_0|cpu|A_mem_stall_nxt~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_stall , u0|nios2_gen2_0|cpu|A_mem_stall, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_ld_st_bus~0 , u0|nios2_gen2_0|cpu|E_ld_st_bus~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass , u0|nios2_gen2_0|cpu|M_ctrl_ld_st_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass , u0|nios2_gen2_0|cpu|A_ctrl_ld_st_bypass, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|A_mem_bypass_pending , u0|nios2_gen2_0|cpu|A_mem_bypass_pending, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|M_st_data[0] , u0|nios2_gen2_0|cpu|M_st_data[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0 , u0|nios2_gen2_0|cpu|d_writedata_nxt[0]~0, LAB2_FPGA_NIOS, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], LAB2_FPGA_NIOS, 1
instance = comp, \u0|pio_0|data_out[0] , u0|pio_0|data_out[0], LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, LAB2_FPGA_NIOS, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, LAB2_FPGA_NIOS, 1
