{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578901117259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578901117267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 01:38:37 2020 " "Processing started: Mon Jan 13 01:38:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578901117267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901117267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901117267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578901118448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578901118448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contour " "Found entity 1: contour" {  } { { "../contour.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contour_draw " "Found entity 1: contour_draw" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mnist_classifier_top " "Found entity 1: mnist_classifier_top" {  } { { "../mnist_classifier_top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2GRAY " "Found entity 1: RGB2GRAY" {  } { { "../RGB2GRAY.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_array " "Found entity 1: mac_array" {  } { { "../mac_array.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_group " "Found entity 1: line_buffer_group" {  } { { "../line_buffer_group.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_III " "Found entity 1: fmap_III" {  } { { "../fmap_III.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_II " "Found entity 1: fmap_II" {  } { { "../fmap_II.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_I " "Found entity 1: fmap_I" {  } { { "../fmap_I.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_line_buffer_groups " "Found entity 1: ff_line_buffer_groups" {  } { { "../ff_line_buffer_groups.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_sender " "Found entity 1: cnn_sender" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_receiver " "Found entity 1: cnn_receiver" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam2cnn " "Found entity 1: cam2cnn" {  } { { "../cam2cnn.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bi_mem0 " "Found entity 1: bi_mem0" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem7 " "Found entity 1: wt_mem7" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem6 " "Found entity 1: wt_mem6" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem5 " "Found entity 1: wt_mem5" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem4 " "Found entity 1: wt_mem4" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem3 " "Found entity 1: wt_mem3" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem2 " "Found entity 1: wt_mem2" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem1 " "Found entity 1: wt_mem1" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem0 " "Found entity 1: wt_mem0" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem7 " "Found entity 1: wt_fc1_mem7" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem6 " "Found entity 1: wt_fc1_mem6" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem5 " "Found entity 1: wt_fc1_mem5" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem4 " "Found entity 1: wt_fc1_mem4" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem3 " "Found entity 1: wt_fc1_mem3" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem2 " "Found entity 1: wt_fc1_mem2" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem1 " "Found entity 1: wt_fc1_mem1" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem0 " "Found entity 1: wt_fc1_mem0" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_N_counter " "Found entity 1: mod_N_counter" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_PTR.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_PTR.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_READ_DATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_READ_DATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file V/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCKMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCKMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file V/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file V/FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/D8M_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/D8M_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW2RGB_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW2RGB_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW_RGB_BIN.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW_RGB_BIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAM_READ_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAM_READ_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138585 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578901138587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_CAMERA_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_CAMERA_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138589 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578901138591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CAMERA_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CAMERA_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/Line_Buffer_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/Line_Buffer_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138597 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578901138598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_I2C.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_CTRL_P.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_CTRL_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/MODIFY_SYNC.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/MODIFY_SYNC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/LCD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/LCD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/I2C_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/I2C_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/FOCUS_ADJ.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/FOCUS_ADJ.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/F_VCM.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/F_VCM.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138607 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1578901138609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578901138610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578901138611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_SYNC_MODIFY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_SYNC_MODIFY.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_FOCUS_ON.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_FOCUS_ON.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578901138619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138620 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578901138621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VIDEO_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VIDEO_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCK_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCK_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/VGA_RD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/VGA_RD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901138630 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HORIZ_EDGE contour_draw.sv(37) " "Verilog HDL Implicit Net warning at contour_draw.sv(37): created implicit net for \"HORIZ_EDGE\"" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VERT_EDGE contour_draw.sv(38) " "Verilog HDL Implicit Net warning at contour_draw.sv(38): created implicit net for \"VERT_EDGE\"" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138631 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_D8M_RTL.v(371) " "Verilog HDL Module Instantiation warning at DE2_115_D8M_RTL.v(371): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 371 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578901138830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115_D8M_RTL.v 1 1 " "Using design file DE2_115_D8M_RTL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_D8M_RTL " "Found entity 1: DE2_115_D8M_RTL" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901138830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1578901138830 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(143): created implicit net for \"UART_RTS\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(144): created implicit net for \"UART_TXD\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE2_115_D8M_RTL.v(293) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(293): created implicit net for \"READY\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_D8M_RTL " "Elaborating entity \"DE2_115_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578901138839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(143): object \"UART_RTS\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901138840 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(144): object \"UART_TXD\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901138840 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] DE2_115_D8M_RTL.v(18) " "Output port \"LEDG\[8..2\]\" at DE2_115_D8M_RTL.v(18) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_D8M_RTL.v(15) " "Output port \"SMA_CLKOUT\" at DE2_115_D8M_RTL.v(15) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_D8M_RTL.v(38) " "Output port \"LCD_BLON\" at DE2_115_D8M_RTL.v(38) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_D8M_RTL.v(40) " "Output port \"LCD_EN\" at DE2_115_D8M_RTL.v(40) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_D8M_RTL.v(41) " "Output port \"LCD_ON\" at DE2_115_D8M_RTL.v(41) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_D8M_RTL.v(42) " "Output port \"LCD_RS\" at DE2_115_D8M_RTL.v(42) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_D8M_RTL.v(43) " "Output port \"LCD_RW\" at DE2_115_D8M_RTL.v(43) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE2_115_D8M_RTL.v(74) " "Output port \"MIPI_MCLK\" at DE2_115_D8M_RTL.v(74) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901138847 "|DE2_115_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "DE2_115_D8M_RTL.v" "del1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138869 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[4\] " "Synthesized away node \"PCK\[4\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901138870 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[5\] " "Synthesized away node \"PCK\[5\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901138870 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[6\] " "Synthesized away node \"PCK\[6\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901138870 ""}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578901138870 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578901138870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "DE2_115_D8M_RTL.v" "g_lut" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901138873 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139127 "|DE2_115_D8M_RTL|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE2_115_D8M_RTL.v" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE2_115_D8M_RTL.v" "cfin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139196 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1578901139197 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901139200 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139200 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139203 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TIME_DELAY MIPI_CAMERA_CONFIG.v(317) " "Verilog HDL warning at MIPI_CAMERA_CONFIG.v(317): object TIME_DELAY used but never assigned" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1578901139205 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139208 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139213 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139214 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139227 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TIME_DELAY 0 MIPI_CAMERA_CONFIG.v(317) " "Net \"TIME_DELAY\" at MIPI_CAMERA_CONFIG.v(317) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901139268 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139269 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139269 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139269 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139433 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139435 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139436 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139470 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139472 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139472 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139473 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139505 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139505 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139506 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139506 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139506 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139508 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139508 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578901139509 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139560 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139562 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139563 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139571 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139571 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139571 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139571 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901139571 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901139582 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139741 ""}  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901139741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901139791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901139791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139850 ""}  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901139850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VIDEO_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/VIDEO_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901139915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901139915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_115_D8M_RTL.v" "u6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901139963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901139964 ""}  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901139964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE2_115_D8M_RTL.v" "u7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140032 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(131) " "Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 131 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1578901140033 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(180) " "HDL warning at Sdram_Control.v(180): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 180 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(152) " "Verilog HDL or VHDL warning at Sdram_Control.v(152): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(153) " "Verilog HDL or VHDL warning at Sdram_Control.v(153): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(154) " "Verilog HDL or VHDL warning at Sdram_Control.v(154): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_ADDR Sdram_Control.v(158) " "Verilog HDL or VHDL warning at Sdram_Control.v(158): object \"rRD2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_MAX_ADDR Sdram_Control.v(159) " "Verilog HDL or VHDL warning at Sdram_Control.v(159): object \"rRD2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_LENGTH Sdram_Control.v(160) " "Verilog HDL or VHDL warning at Sdram_Control.v(160): object \"rRD2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578901140034 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(386) " "Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901140038 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140041 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140041 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140041 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140041 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD2_DATA Sdram_Control.v(123) " "Output port \"RD2_DATA\" at Sdram_Control.v(123) has no driver" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901140045 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140048 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140048 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140048 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140048 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140049 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140050 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140051 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140052 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140053 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140053 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140053 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901140079 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901140079 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901140080 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140090 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140093 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140094 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578901140094 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901140109 "|DE2_115_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901140423 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901140423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ej1 " "Found entity 1: dcfifo_0ej1" {  } { { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ej1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated " "Elaborating entity \"dcfifo_0ej1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g_gray2bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "wrptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rq41 " "Found entity 1: altsyncram_rq41" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rq41 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram " "Elaborating entity \"altsyncram_rq41\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram\"" {  } { { "db/dcfifo_0ej1.tdf" "fifo_ram" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_brp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_0ej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_msb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901140924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901140924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ej1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901140937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141202 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901141202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jej1 " "Found entity 1: dcfifo_jej1" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jej1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated " "Elaborating entity \"dcfifo_jej1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_jej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_jej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "DE2_115_D8M_RTL.v" "u4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(62) " "Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141333 "|DE2_115_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141338 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141338 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141344 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141344 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141345 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141345 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141345 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141345 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901141401 ""}  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901141401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mek1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mek1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mek1 " "Found entity 1: altsyncram_mek1" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901141447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901141447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mek1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated " "Elaborating entity \"altsyncram_mek1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "DE2_115_D8M_RTL.v" "vd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141485 "|DE2_115_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "DE2_115_D8M_RTL.v" "adl" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141500 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141507 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141508 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141511 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141512 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141524 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141524 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141545 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141545 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141545 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141551 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901141552 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141560 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141562 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141570 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578901141577 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_115_D8M_RTL.v" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141635 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141635 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141636 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141636 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141636 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141637 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141637 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141637 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE2_115_D8M_RTL.v" "uFps" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnist_classifier_top mnist_classifier_top:APPLICATION_BLOCK " "Elaborating entity \"mnist_classifier_top\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\"" {  } { { "DE2_115_D8M_RTL.v" "APPLICATION_BLOCK" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contour_draw mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1 " "Elaborating entity \"contour_draw\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\"" {  } { { "../mnist_classifier_top.sv" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contour mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0 " "Elaborating entity \"contour\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\"" {  } { { "../contour_draw.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contour.sv(18) " "Verilog HDL assignment warning at contour.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "../contour.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901141670 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|contour_draw:u1|contour:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB2GRAY mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\|RGB2GRAY:u0 " "Elaborating entity \"RGB2GRAY\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\|RGB2GRAY:u0\"" {  } { { "../contour.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam2cnn mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2 " "Elaborating entity \"cam2cnn\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\"" {  } { { "../mnist_classifier_top.sv" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0 " "Elaborating entity \"top\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\"" {  } { { "../cam2cnn.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141685 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901141898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901141898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901141898 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901141899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u " "Elaborating entity \"controller\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\"" {  } { { "../top.sv" "controller_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901141988 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142208 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142209 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142210 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142210 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901142210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_sender mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_sender:cnn_sender_u " "Elaborating entity \"cnn_sender\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_sender:cnn_sender_u\"" {  } { { "../controller.sv" "cnn_sender_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901142346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(160) " "Verilog HDL assignment warning at cnn_sender.sv(160): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142399 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(163) " "Verilog HDL assignment warning at cnn_sender.sv(163): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142399 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(199) " "Verilog HDL assignment warning at cnn_sender.sv(199): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142424 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(200) " "Verilog HDL assignment warning at cnn_sender.sv(200): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142424 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(219) " "Verilog HDL assignment warning at cnn_sender.sv(219): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142428 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(220) " "Verilog HDL assignment warning at cnn_sender.sv(220): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142429 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(223) " "Verilog HDL assignment warning at cnn_sender.sv(223): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142429 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(224) " "Verilog HDL assignment warning at cnn_sender.sv(224): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142429 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(279) " "Verilog HDL assignment warning at cnn_sender.sv(279): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142460 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(282) " "Verilog HDL assignment warning at cnn_sender.sv(282): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142460 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(320) " "Verilog HDL assignment warning at cnn_sender.sv(320): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142469 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(321) " "Verilog HDL assignment warning at cnn_sender.sv(321): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142469 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(322) " "Verilog HDL assignment warning at cnn_sender.sv(322): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142470 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(335) " "Verilog HDL assignment warning at cnn_sender.sv(335): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142491 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(338) " "Verilog HDL assignment warning at cnn_sender.sv(338): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142491 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(359) " "Verilog HDL assignment warning at cnn_sender.sv(359): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142491 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(360) " "Verilog HDL assignment warning at cnn_sender.sv(360): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142491 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(370) " "Verilog HDL assignment warning at cnn_sender.sv(370): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142492 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(371) " "Verilog HDL assignment warning at cnn_sender.sv(371): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142493 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(374) " "Verilog HDL assignment warning at cnn_sender.sv(374): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142493 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(375) " "Verilog HDL assignment warning at cnn_sender.sv(375): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142493 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(401) " "Verilog HDL assignment warning at cnn_sender.sv(401): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142495 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(411) " "Verilog HDL assignment warning at cnn_sender.sv(411): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142529 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(414) " "Verilog HDL assignment warning at cnn_sender.sv(414): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142529 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(431) " "Verilog HDL assignment warning at cnn_sender.sv(431): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142529 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(432) " "Verilog HDL assignment warning at cnn_sender.sv(432): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142529 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(436) " "Verilog HDL assignment warning at cnn_sender.sv(436): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142531 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnn_sender.sv(468) " "Verilog HDL assignment warning at cnn_sender.sv(468): truncated value with size 32 to match size of target (10)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142540 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnn_sender.sv(469) " "Verilog HDL assignment warning at cnn_sender.sv(469): truncated value with size 32 to match size of target (10)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142540 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(474) " "Verilog HDL assignment warning at cnn_sender.sv(474): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142543 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(480) " "Verilog HDL assignment warning at cnn_sender.sv(480): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142579 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnn_sender.sv(484) " "Verilog HDL assignment warning at cnn_sender.sv(484): truncated value with size 32 to match size of target (6)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142580 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(517) " "Verilog HDL assignment warning at cnn_sender.sv(517): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142584 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(528) " "Verilog HDL assignment warning at cnn_sender.sv(528): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901142587 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146436 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146438 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146438 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146438 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901146438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_array mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u " "Elaborating entity \"mac_array\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\"" {  } { { "../controller.sv" "mac_array_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901146976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u " "Elaborating entity \"mac\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\"" {  } { { "../mac_array.sv" "mac_gen\[0\].mac_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901147125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_receiver mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_receiver:cnn_receiver_u " "Elaborating entity \"cnn_receiver\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_receiver:cnn_receiver_u\"" {  } { { "../controller.sv" "cnn_receiver_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901147217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cnn_receiver.sv(137) " "Verilog HDL assignment warning at cnn_receiver.sv(137): truncated value with size 32 to match size of target (1)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147237 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(213) " "Verilog HDL assignment warning at cnn_receiver.sv(213): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147429 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(214) " "Verilog HDL assignment warning at cnn_receiver.sv(214): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147429 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(229) " "Verilog HDL assignment warning at cnn_receiver.sv(229): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147434 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(233) " "Verilog HDL assignment warning at cnn_receiver.sv(233): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147434 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(248) " "Verilog HDL assignment warning at cnn_receiver.sv(248): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147434 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(249) " "Verilog HDL assignment warning at cnn_receiver.sv(249): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147434 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(253) " "Verilog HDL assignment warning at cnn_receiver.sv(253): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147435 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_receiver.sv(269) " "Verilog HDL assignment warning at cnn_receiver.sv(269): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147435 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(307) " "Verilog HDL assignment warning at cnn_receiver.sv(307): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147461 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(327) " "Verilog HDL assignment warning at cnn_receiver.sv(327): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147539 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(336) " "Verilog HDL assignment warning at cnn_receiver.sv(336): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147539 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(340) " "Verilog HDL assignment warning at cnn_receiver.sv(340): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147539 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(355) " "Verilog HDL assignment warning at cnn_receiver.sv(355): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147539 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(356) " "Verilog HDL assignment warning at cnn_receiver.sv(356): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147539 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(360) " "Verilog HDL assignment warning at cnn_receiver.sv(360): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147540 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(405) " "Verilog HDL assignment warning at cnn_receiver.sv(405): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147686 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(408) " "Verilog HDL assignment warning at cnn_receiver.sv(408): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147686 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(436) " "Verilog HDL assignment warning at cnn_receiver.sv(436): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147690 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(453) " "Verilog HDL assignment warning at cnn_receiver.sv(453): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147693 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(456) " "Verilog HDL assignment warning at cnn_receiver.sv(456): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147694 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(461) " "Verilog HDL assignment warning at cnn_receiver.sv(461): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147694 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(474) " "Verilog HDL assignment warning at cnn_receiver.sv(474): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147697 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(492) " "Verilog HDL assignment warning at cnn_receiver.sv(492): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147712 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(500) " "Verilog HDL assignment warning at cnn_receiver.sv(500): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147713 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(563) " "Verilog HDL assignment warning at cnn_receiver.sv(563): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147911 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(564) " "Verilog HDL assignment warning at cnn_receiver.sv(564): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147912 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(565) " "Verilog HDL assignment warning at cnn_receiver.sv(565): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147912 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(566) " "Verilog HDL assignment warning at cnn_receiver.sv(566): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147912 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(567) " "Verilog HDL assignment warning at cnn_receiver.sv(567): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901147912 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154331 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_line_buffer_groups mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u " "Elaborating entity \"ff_line_buffer_groups\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\"" {  } { { "../top.sv" "ff_line_buffer_groups_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901154954 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154995 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154996 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154996 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154996 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578901154996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer_group mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u " "Elaborating entity \"line_buffer_group\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\"" {  } { { "../ff_line_buffer_groups.sv" "line_buf_group_generation\[0\].line_buffer_group_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\"" {  } { { "../line_buffer_group.sv" "line_buf_I" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_I mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u " "Elaborating entity \"fmap_I\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\"" {  } { { "../top.sv" "fmap_I_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1 " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\"" {  } { { "../fmap_I.sv" "mem_blk_1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_II mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u " "Elaborating entity \"fmap_II\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\"" {  } { { "../top.sv" "fmap_II_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\"" {  } { { "../fmap_II.sv" "fmap_II_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_III mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u " "Elaborating entity \"fmap_III\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\"" {  } { { "../top.sv" "fmap_III_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\"" {  } { { "../fmap_III.sv" "fmap_III_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u " "Elaborating entity \"bi_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\"" {  } { { "../top.sv" "bi_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155503 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 bi_mem0.sv(9) " "Net \"mem.data_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155509 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 bi_mem0.sv(9) " "Net \"mem.waddr_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155509 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 bi_mem0.sv(9) " "Net \"mem.we_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155509 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u " "Elaborating entity \"wt_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\"" {  } { { "../top.sv" "wt_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155531 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem0.sv(11) " "Net \"mem.data_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155546 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem0.sv(11) " "Net \"mem.waddr_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155547 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem0.sv(11) " "Net \"mem.we_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155547 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem1 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u " "Elaborating entity \"wt_mem1\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\"" {  } { { "../top.sv" "wt_mem1_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155566 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem1.sv(11) " "Net \"mem.data_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155580 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem1.sv(11) " "Net \"mem.waddr_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155580 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem1.sv(11) " "Net \"mem.we_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155580 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem2 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u " "Elaborating entity \"wt_mem2\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\"" {  } { { "../top.sv" "wt_mem2_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155597 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem2.sv(11) " "Net \"mem.data_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155614 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem2.sv(11) " "Net \"mem.waddr_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155614 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem2.sv(11) " "Net \"mem.we_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155614 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem3 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u " "Elaborating entity \"wt_mem3\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\"" {  } { { "../top.sv" "wt_mem3_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155640 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem3.sv(11) " "Net \"mem.data_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155656 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem3.sv(11) " "Net \"mem.waddr_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155656 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem3.sv(11) " "Net \"mem.we_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155656 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem4 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u " "Elaborating entity \"wt_mem4\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\"" {  } { { "../top.sv" "wt_mem4_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155677 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem4.sv(11) " "Net \"mem.data_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155694 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem4.sv(11) " "Net \"mem.waddr_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155694 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem4.sv(11) " "Net \"mem.we_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155695 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem5 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u " "Elaborating entity \"wt_mem5\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\"" {  } { { "../top.sv" "wt_mem5_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155721 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem5.sv(11) " "Net \"mem.data_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155742 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem5.sv(11) " "Net \"mem.waddr_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155742 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem5.sv(11) " "Net \"mem.we_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155743 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem6 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u " "Elaborating entity \"wt_mem6\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\"" {  } { { "../top.sv" "wt_mem6_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155770 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem6.sv(11) " "Net \"mem.data_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155789 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem6.sv(11) " "Net \"mem.waddr_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155789 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem6.sv(11) " "Net \"mem.we_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155790 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem7 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u " "Elaborating entity \"wt_mem7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\"" {  } { { "../top.sv" "wt_mem7_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155816 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem7.sv(11) " "Net \"mem.data_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155836 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem7.sv(11) " "Net \"mem.waddr_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155836 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem7.sv(11) " "Net \"mem.we_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901155836 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00 " "Elaborating entity \"wt_fc1_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\"" {  } { { "../top.sv" "u_00" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901155864 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901156485 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901156485 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901156486 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem1 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01 " "Elaborating entity \"wt_fc1_mem1\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\"" {  } { { "../top.sv" "u_01" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901156518 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157119 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157119 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157120 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem2 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02 " "Elaborating entity \"wt_fc1_mem2\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\"" {  } { { "../top.sv" "u_02" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901157147 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157861 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157862 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901157863 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem3 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03 " "Elaborating entity \"wt_fc1_mem3\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\"" {  } { { "../top.sv" "u_03" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901157891 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901158494 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901158494 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901158495 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem4 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04 " "Elaborating entity \"wt_fc1_mem4\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\"" {  } { { "../top.sv" "u_04" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901158524 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159209 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159209 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159210 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem5 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05 " "Elaborating entity \"wt_fc1_mem5\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\"" {  } { { "../top.sv" "u_05" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901159239 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159910 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159910 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901159912 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem6 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06 " "Elaborating entity \"wt_fc1_mem6\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\"" {  } { { "../top.sv" "u_06" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901159957 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901160705 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901160706 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901160707 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem7 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07 " "Elaborating entity \"wt_fc1_mem7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\"" {  } { { "../top.sv" "u_07" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901160738 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901161371 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901161371 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578901161372 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_N_counter mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u1 " "Elaborating entity \"mod_N_counter\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u1\"" {  } { { "../cam2cnn.sv" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901161403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mod_N_counter.sv(22) " "Verilog HDL assignment warning at mod_N_counter.sv(22): truncated value with size 32 to match size of target (7)" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901161404 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_N_counter mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u2 " "Elaborating entity \"mod_N_counter\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u2\"" {  } { { "../cam2cnn.sv" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901161408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mod_N_counter.sv(22) " "Verilog HDL assignment warning at mod_N_counter.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901161409 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_N_counter mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u3 " "Elaborating entity \"mod_N_counter\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u3\"" {  } { { "../cam2cnn.sv" "u3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901161414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mod_N_counter.sv(22) " "Verilog HDL assignment warning at mod_N_counter.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578901161415 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 mnist_classifier_top:APPLICATION_BLOCK\|segment7:u3 " "Elaborating entity \"segment7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|segment7:u3\"" {  } { { "../mnist_classifier_top.sv" "u3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901161420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee24 " "Found entity 1: altsyncram_ee24" {  } { { "db/altsyncram_ee24.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_ee24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901170892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901170892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901171618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901171618 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901172491 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578901172760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.13.01:39:38 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl " "2020.01.13.01:39:38 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901178338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901181224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901181414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901182699 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901182907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901183108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901183327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901183330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901183331 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578901184024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld065e2eda/alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184839 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901184978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901184978 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 340 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 370 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 400 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 430 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 460 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 490 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 520 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 550 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 580 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 610 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 640 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 670 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 700 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 730 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 760 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 790 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 820 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 850 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 880 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 910 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 940 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 970 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901188161 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578901188161 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578901188161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578901213595 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213597 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578901213598 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213599 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213600 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213604 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213608 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213609 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213611 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213614 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213615 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213617 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213619 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213620 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213622 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213624 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213625 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213628 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213630 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213632 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213634 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213636 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213638 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213641 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213642 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213643 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213645 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213647 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213648 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213650 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213651 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213652 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213655 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213656 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213657 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213659 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213660 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213661 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213663 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213664 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213665 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213668 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213670 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213671 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213673 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213674 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213675 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213677 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213678 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578901213679 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "209 " "Found 209 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../bi_mem0.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578901213680 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1578901213680 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2 1 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_bc41148e.hdl.mif " "Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_bc41148e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578901250191 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578901262934 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578901262934 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "147 " "Inferred 147 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901262984 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578901262984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901263069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 196 " "Parameter \"NUMWORDS_A\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 196 " "Parameter \"NUMWORDS_B\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263069 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901263069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tch1 " "Found entity 1: altsyncram_tch1" {  } { { "db/altsyncram_tch1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_tch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901263122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901263122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901263161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30 " "Parameter \"NUMWORDS_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 30 " "Parameter \"NUMWORDS_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901263161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7h1 " "Found entity 1: altsyncram_l7h1" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_l7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901263215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901263215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901263265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901263265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vup1 " "Found entity 1: altsyncram_vup1" {  } { { "db/altsyncram_vup1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_vup1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901263356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901263356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901263941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901263941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901263941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8p1 " "Found entity 1: altsyncram_m8p1" {  } { { "db/altsyncram_m8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_m8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901264037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901264037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901264232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901264232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvp1 " "Found entity 1: altsyncram_bvp1" {  } { { "db/altsyncram_bvp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_bvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901264333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901264333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901264921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901264921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901264921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7p1 " "Found entity 1: altsyncram_c7p1" {  } { { "db/altsyncram_c7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_c7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901264998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901264998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901265249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265249 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901265249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvp1 " "Found entity 1: altsyncram_cvp1" {  } { { "db/altsyncram_cvp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_cvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901265327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901265327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901265912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901265912 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901265912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7p1 " "Found entity 1: altsyncram_f7p1" {  } { { "db/altsyncram_f7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_f7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901266010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901266010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901266231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901266231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901266231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vp1 " "Found entity 1: altsyncram_7vp1" {  } { { "db/altsyncram_7vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_7vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901266325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901266325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901267015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267015 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901267015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8p1 " "Found entity 1: altsyncram_n8p1" {  } { { "db/altsyncram_n8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_n8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901267097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901267097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901267319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901267319 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901267319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vp1 " "Found entity 1: altsyncram_8vp1" {  } { { "db/altsyncram_8vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_8vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901267428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901267428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901268115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901268115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7p1 " "Found entity 1: altsyncram_g7p1" {  } { { "db/altsyncram_g7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_g7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901268213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901268213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901268420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901268420 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901268420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vp1 " "Found entity 1: altsyncram_3vp1" {  } { { "db/altsyncram_3vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_3vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901268538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901268538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901269139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901269139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8p1 " "Found entity 1: altsyncram_o8p1" {  } { { "db/altsyncram_o8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_o8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901269238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901269238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901269500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901269500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901269500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vp1 " "Found entity 1: altsyncram_4vp1" {  } { { "db/altsyncram_4vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_4vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901269579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901269579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901270172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901270172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8p1 " "Found entity 1: altsyncram_p8p1" {  } { { "db/altsyncram_p8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_p8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901270248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901270248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901270501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901270501 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901270501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vp1 " "Found entity 1: altsyncram_0vp1" {  } { { "db/altsyncram_0vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_0vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901270604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901270604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901271187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901271188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8p1 " "Found entity 1: altsyncram_q8p1" {  } { { "db/altsyncram_q8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_q8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901271288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901271288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8\"" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901271691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901271691 ""}  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901271691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901271735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901271735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272431 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901272431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901272587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901272587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272620 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901272620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901272705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901272705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578901272731 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578901272731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578901272832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901272832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901272842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578901280695 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578901281978 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1578901281978 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578901281978 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1578901281978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 62 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 32 2 0 } } { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 660 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 62 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 66 2 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 255 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 25 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 267 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 241 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578901282576 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578901282577 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578901282586 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578901282586 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901314928 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901314928 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578901314928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578901314931 "|DE2_115_D8M_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578901314931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901319346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "162 " "162 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578901363828 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901364058 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901364058 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901364059 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901364323 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1578901364323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901367383 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 244 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 244 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1578901372972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578901375424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578901375424 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1578901378707 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578901382892 "|DE2_115_D8M_RTL|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578901382892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78305 " "Implemented 78305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_OPINS" "149 " "Implemented 149 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74529 " "Implemented 74529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_RAMS" "3249 " "Implemented 3249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578901382894 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578901382894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578901382894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 436 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 436 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1681 " "Peak virtual memory: 1681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578901383270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 01:43:03 2020 " "Processing ended: Mon Jan 13 01:43:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578901383270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:26 " "Elapsed time: 00:04:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578901383270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:07 " "Total CPU time (on all processors): 00:05:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578901383270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578901383270 ""}
