{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743425753503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743425753504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 19:55:53 2025 " "Processing started: Mon Mar 31 19:55:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743425753504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425753504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper_wave_generator -c wrapper_wave_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper_wave_generator -c wrapper_wave_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425753504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743425754419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743425754419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_wave " "Found entity 1: triangle_wave" {  } { { "../00_src/Wave/Triangle/00_src/triangle_wave.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/triangle/00_src/triangle_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_lut " "Found entity 1: triangle_lut" {  } { { "../00_src/Wave/Triangle/00_src/triangle_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_wave " "Found entity 1: square_wave" {  } { { "../00_src/Wave/Square/00_src/square_wave.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/square/00_src/square_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_lut " "Found entity 1: square_lut" {  } { { "../00_src/Wave/Square/00_src/square_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave " "Found entity 1: sine_wave" {  } { { "../00_src/Wave/Sine/00_src/sine_wave.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/sine/00_src/sine_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_lut " "Found entity 1: sine_lut" {  } { { "../00_src/Wave/Sine/00_src/sine_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_wave " "Found entity 1: sawtooth_wave" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/sawtooth/00_src/sawtooth_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth_lut " "Found entity 1: sawtooth_lut" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_wave " "Found entity 1: ecg_wave" {  } { { "../00_src/Wave/Ecg/00_src/ecg_wave.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/ecg/00_src/ecg_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecg_lut " "Found entity 1: ecg_lut" {  } { { "../00_src/Wave/Ecg/00_src/ecg_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave/phase_accumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave/phase_accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "../00_src/Wave/phase_accumulator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/phase_accumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A boothmul.sv(2) " "Verilog HDL Declaration information at boothmul.sv(2): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "../00_src/PrefixMultiplication/00_src/boothmul.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/PrefixMultiplication/00_src/boothmul.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743425767752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q boothmul.sv(5) " "Verilog HDL Declaration information at boothmul.sv(5): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../00_src/PrefixMultiplication/00_src/boothmul.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/PrefixMultiplication/00_src/boothmul.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743425767752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/boothmul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/boothmul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boothmul " "Found entity 1: boothmul" {  } { { "../00_src/PrefixMultiplication/00_src/boothmul.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/PrefixMultiplication/00_src/boothmul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/booth_substep.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/prefixmultiplication/00_src/booth_substep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_substep " "Found entity 1: booth_substep" {  } { { "../00_src/PrefixMultiplication/00_src/booth_substep.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/PrefixMultiplication/00_src/booth_substep.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/noise_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/noise_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "../00_src/Noise/00_src/noise_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/noise_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../00_src/Noise/00_src/lfsr.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/lfsr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/noise/00_src/clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../00_src/Noise/00_src/clk_div.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/toggle_on_edge_rise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/toggle_on_edge_rise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toggle_on_edge_rise " "Found entity 1: toggle_on_edge_rise" {  } { { "../00_src/btn_detect/00_src/toggle_on_edge_rise.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/btn_detect/00_src/toggle_on_edge_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_rise_set_en " "Found entity 1: edge_rise_set_en" {  } { { "../00_src/btn_detect/00_src/edge_rise_set_en.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/btn_detect/00_src/edge_rise_set_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/wave_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/wave_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "../00_src/wave_gen.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/mux_6to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/mux_6to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6to1 " "Found entity 1: mux_6to1" {  } { { "../00_src/mux_6to1.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/mux_6to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/mux_5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/mux_5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5to1 " "Found entity 1: mux_5to1" {  } { { "../00_src/mux_5to1.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/mux_5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/slytherin/lab1fpga_waveformgenerator/00_src/amp/00_src/amp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /slytherin/lab1fpga_waveformgenerator/00_src/amp/00_src/amp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Amp " "Found entity 1: Amp" {  } { { "../00_src/Amp/00_src/Amp.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Amp/00_src/Amp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sine_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_mem " "Found entity 1: sine_mem" {  } { { "sine_mem.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/sine_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sine_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sine_gen " "Found entity 1: sine_gen" {  } { { "sine_gen.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/sine_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_demo_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_demo_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_demo_core " "Found entity 1: simple_demo_core" {  } { { "simple_demo_core.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/simple_demo_core.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_data_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signed_data_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signed_data_extend " "Found entity 1: signed_data_extend" {  } { { "signed_data_extend.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/signed_data_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_en_when_edge_rise.sv 1 1 " "Found 1 design units, including 1 entities, in source file set_en_when_edge_rise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_en_when_edge_rise " "Found entity 1: set_en_when_edge_rise" {  } { { "set_en_when_edge_rise.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/set_en_when_edge_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setup_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file setup_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setup_codec " "Found entity 1: setup_codec" {  } { { "setup_codec.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/setup_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file scale_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scale_clock " "Found entity 1: scale_clock" {  } { { "scale_clock.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/scale_clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso_shift_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file piso_shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso_shift_reg " "Found entity 1: piso_shift_reg" {  } { { "piso_shift_reg.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/piso_shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767795 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "piso_shift_reg.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/piso_shift_reg.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SENDING sending p2s_buffer_rjm_codec.sv(18) " "Verilog HDL Declaration information at p2s_buffer_rjm_codec.sv(18): object \"SENDING\" differs only in case from object \"sending\" in the same scope" {  } { { "p2s_buffer_rjm_codec.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/p2s_buffer_rjm_codec.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743425767797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s_buffer_rjm_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file p2s_buffer_rjm_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2s_buffer_rjm_codec " "Found entity 1: p2s_buffer_rjm_codec" {  } { { "p2s_buffer_rjm_codec.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/p2s_buffer_rjm_codec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack_en ACK_EN i2c_codec_ctrl.sv(23) " "Verilog HDL Declaration information at i2c_codec_ctrl.sv(23): object \"ack_en\" differs only in case from object \"ACK_EN\" in the same scope" {  } { { "i2c_codec_ctrl.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/i2c_codec_ctrl.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743425767800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk_en CLK_EN i2c_codec_ctrl.sv(22) " "Verilog HDL Declaration information at i2c_codec_ctrl.sv(22): object \"clk_en\" differs only in case from object \"CLK_EN\" in the same scope" {  } { { "i2c_codec_ctrl.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/i2c_codec_ctrl.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1743425767800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_codec_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec_ctrl " "Found entity 1: i2c_codec_ctrl" {  } { { "i2c_codec_ctrl.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/i2c_codec_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genwave_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file genwave_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Genwave_Pkg (SystemVerilog) " "Found design unit 1: Genwave_Pkg (SystemVerilog)" {  } { { "Genwave_Pkg.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/Genwave_Pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forever_set_en_when_edge_rise.sv 1 1 " "Found 1 design units, including 1 entities, in source file forever_set_en_when_edge_rise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forever_set_en_when_edge_rise " "Found entity 1: forever_set_en_when_edge_rise" {  } { { "forever_set_en_when_edge_rise.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/forever_set_en_when_edge_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_config_by_i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file codec_config_by_i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 codec_config_by_i2c " "Found entity 1: codec_config_by_i2c" {  } { { "codec_config_by_i2c.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/codec_config_by_i2c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_wave_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper_wave_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_wave_generator " "Found entity 1: wrapper_wave_generator" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen12mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file gen12mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen12Mhz " "Found entity 1: gen12Mhz" {  } { { "gen12Mhz.v" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen12mhz/gen12mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file gen12mhz/gen12mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen12Mhz_0002 " "Found entity 1: gen12Mhz_0002" {  } { { "gen12Mhz/gen12Mhz_0002.v" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz/gen12Mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743425767816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425767816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "square_out wave_gen.sv(64) " "Verilog HDL Implicit Net warning at wave_gen.sv(64): created implicit net for \"square_out\"" {  } { { "../00_src/wave_gen.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_dac_dat wrapper_wave_generator.sv(91) " "Verilog HDL Implicit Net warning at wrapper_wave_generator.sv(91): created implicit net for \"load_dac_dat\"" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_clk wrapper_wave_generator.sv(110) " "Verilog HDL Implicit Net warning at wrapper_wave_generator.sv(110): created implicit net for \"sample_clk\"" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767816 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sine_gen sine_gen.sv(10) " "Verilog HDL Parameter Declaration warning at sine_gen.sv(10): Parameter Declaration in module \"sine_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sine_gen.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/sine_gen.sv" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1743425767819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper_wave_generator " "Elaborating entity \"wrapper_wave_generator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743425767925 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] wrapper_wave_generator.sv(21) " "Output port \"LEDR\[8..0\]\" at wrapper_wave_generator.sv(21) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767928 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 wrapper_wave_generator.sv(24) " "Output port \"HEX0\" at wrapper_wave_generator.sv(24) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767928 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 wrapper_wave_generator.sv(25) " "Output port \"HEX1\" at wrapper_wave_generator.sv(25) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767928 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 wrapper_wave_generator.sv(26) " "Output port \"HEX2\" at wrapper_wave_generator.sv(26) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767928 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 wrapper_wave_generator.sv(27) " "Output port \"HEX3\" at wrapper_wave_generator.sv(27) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767929 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 wrapper_wave_generator.sv(28) " "Output port \"HEX4\" at wrapper_wave_generator.sv(28) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767929 "|wrapper_wave_generator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 wrapper_wave_generator.sv(29) " "Output port \"HEX5\" at wrapper_wave_generator.sv(29) has no driver" {  } { { "wrapper_wave_generator.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743425767929 "|wrapper_wave_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen wave_gen:wave_gen_to_wm8731 " "Elaborating entity \"wave_gen\" for hierarchy \"wave_gen:wave_gen_to_wm8731\"" {  } { { "wrapper_wave_generator.sv" "wave_gen_to_wm8731" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_rise_set_en wave_gen:wave_gen_to_wm8731\|edge_rise_set_en:Debounce_btn0 " "Elaborating entity \"edge_rise_set_en\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|edge_rise_set_en:Debounce_btn0\"" {  } { { "../00_src/wave_gen.sv" "Debounce_btn0" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5to1 wave_gen:wave_gen_to_wm8731\|mux_5to1:wave_phase_step " "Elaborating entity \"mux_5to1\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|mux_5to1:wave_phase_step\"" {  } { { "../00_src/wave_gen.sv" "wave_phase_step" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv " "Elaborating entity \"sine_wave\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv\"" {  } { { "../00_src/wave_gen.sv" "sine_wv" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv\|phase_accumulator:sine_phase_acc " "Elaborating entity \"phase_accumulator\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv\|phase_accumulator:sine_phase_acc\"" {  } { { "../00_src/Wave/Sine/00_src/sine_wave.sv" "sine_phase_acc" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_wave.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_lut wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv\|sine_lut:sine_lut " "Elaborating entity \"sine_lut\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|sine_wave:sine_wv\|sine_lut:sine_lut\"" {  } { { "../00_src/Wave/Sine/00_src/sine_wave.sv" "sine_lut" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_wave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767976 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 1024 sine_lut.sv(10) " "Verilog HDL warning at sine_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "../00_src/Wave/Sine/00_src/sine_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_lut.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743425767977 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_table.data_a 0 sine_lut.sv(7) " "Net \"sine_table.data_a\" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sine/00_src/sine_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767977 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_table.waddr_a 0 sine_lut.sv(7) " "Net \"sine_table.waddr_a\" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sine/00_src/sine_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767978 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_table.we_a 0 sine_lut.sv(7) " "Net \"sine_table.we_a\" at sine_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sine/00_src/sine_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sine/00_src/sine_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767978 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sine_wave:sine_wv|sine_lut:sine_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_wave wave_gen:wave_gen_to_wm8731\|square_wave:square_wv " "Elaborating entity \"square_wave\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|square_wave:square_wv\"" {  } { { "../00_src/wave_gen.sv" "square_wv" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_lut wave_gen:wave_gen_to_wm8731\|square_wave:square_wv\|square_lut:square_lut " "Elaborating entity \"square_lut\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|square_wave:square_wv\|square_lut:square_lut\"" {  } { { "../00_src/Wave/Square/00_src/square_wave.sv" "square_lut" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_wave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767984 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 1024 square_lut.sv(10) " "Verilog HDL warning at square_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "../00_src/Wave/Square/00_src/square_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_lut.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743425767985 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_table.data_a 0 square_lut.sv(7) " "Net \"square_table.data_a\" at square_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Square/00_src/square_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767985 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_table.waddr_a 0 square_lut.sv(7) " "Net \"square_table.waddr_a\" at square_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Square/00_src/square_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767985 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "square_table.we_a 0 square_lut.sv(7) " "Net \"square_table.we_a\" at square_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Square/00_src/square_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Square/00_src/square_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767985 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|square_wave:square_wv|square_lut:square_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_wave wave_gen:wave_gen_to_wm8731\|triangle_wave:triangle_wv " "Elaborating entity \"triangle_wave\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|triangle_wave:triangle_wv\"" {  } { { "../00_src/wave_gen.sv" "triangle_wv" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_lut wave_gen:wave_gen_to_wm8731\|triangle_wave:triangle_wv\|triangle_lut:triangle_lut " "Elaborating entity \"triangle_lut\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|triangle_wave:triangle_wv\|triangle_lut:triangle_lut\"" {  } { { "../00_src/Wave/Triangle/00_src/triangle_wave.sv" "triangle_lut" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_wave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767990 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 1024 triangle_lut.sv(10) " "Verilog HDL warning at triangle_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "../00_src/Wave/Triangle/00_src/triangle_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743425767991 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_table.data_a 0 triangle_lut.sv(7) " "Net \"triangle_table.data_a\" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Triangle/00_src/triangle_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767991 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_table.waddr_a 0 triangle_lut.sv(7) " "Net \"triangle_table.waddr_a\" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Triangle/00_src/triangle_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767991 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_table.we_a 0 triangle_lut.sv(7) " "Net \"triangle_table.we_a\" at triangle_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Triangle/00_src/triangle_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Triangle/00_src/triangle_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767991 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|triangle_wave:triangle_wv|triangle_lut:triangle_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_wave wave_gen:wave_gen_to_wm8731\|sawtooth_wave:sawtooth_wv " "Elaborating entity \"sawtooth_wave\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|sawtooth_wave:sawtooth_wv\"" {  } { { "../00_src/wave_gen.sv" "sawtooth_wv" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_lut wave_gen:wave_gen_to_wm8731\|sawtooth_wave:sawtooth_wv\|sawtooth_lut:sawtooth_lut " "Elaborating entity \"sawtooth_lut\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|sawtooth_wave:sawtooth_wv\|sawtooth_lut:sawtooth_lut\"" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv" "sawtooth_lut" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_wave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425767996 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 1024 sawtooth_lut.sv(10) " "Verilog HDL warning at sawtooth_lut.sv(10): number of words (1024) in memory file does not match the number of elements in the address range \[0:1024\]" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1743425767998 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sawtooth_table.data_a 0 sawtooth_lut.sv(7) " "Net \"sawtooth_table.data_a\" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767998 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sawtooth_table.waddr_a 0 sawtooth_lut.sv(7) " "Net \"sawtooth_table.waddr_a\" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767998 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sawtooth_table.we_a 0 sawtooth_lut.sv(7) " "Net \"sawtooth_table.we_a\" at sawtooth_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Sawtooth/00_src/sawtooth_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425767998 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|sawtooth_wave:sawtooth_wv|sawtooth_lut:sawtooth_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecg_wave wave_gen:wave_gen_to_wm8731\|ecg_wave:ecg_wv " "Elaborating entity \"ecg_wave\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|ecg_wave:ecg_wv\"" {  } { { "../00_src/wave_gen.sv" "ecg_wv" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecg_lut wave_gen:wave_gen_to_wm8731\|ecg_wave:ecg_wv\|ecg_lut:ecg_lut " "Elaborating entity \"ecg_lut\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|ecg_wave:ecg_wv\|ecg_lut:ecg_lut\"" {  } { { "../00_src/Wave/Ecg/00_src/ecg_wave.sv" "ecg_lut" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_wave.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768003 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_table.data_a 0 ecg_lut.sv(7) " "Net \"ecg_table.data_a\" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Ecg/00_src/ecg_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768004 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_table.waddr_a 0 ecg_lut.sv(7) " "Net \"ecg_table.waddr_a\" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Ecg/00_src/ecg_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768004 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ecg_table.we_a 0 ecg_lut.sv(7) " "Net \"ecg_table.we_a\" at ecg_lut.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/Wave/Ecg/00_src/ecg_lut.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Wave/Ecg/00_src/ecg_lut.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768005 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|ecg_wave:ecg_wv|ecg_lut:ecg_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen " "Elaborating entity \"noise_generator\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\"" {  } { { "../00_src/wave_gen.sv" "noise_gen" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst " "Elaborating entity \"clk_div\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\"" {  } { { "../00_src/Noise/00_src/noise_generator.sv" "clk_div_inst" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/noise_generator.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div.sv(17) " "Verilog HDL assignment warning at clk_div.sv(17): truncated value with size 32 to match size of target (3)" {  } { { "../00_src/Noise/00_src/clk_div.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/clk_div.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768009 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div.sv(18) " "Verilog HDL assignment warning at clk_div.sv(18): truncated value with size 32 to match size of target (3)" {  } { { "../00_src/Noise/00_src/clk_div.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/clk_div.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768009 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clk_div.sv(16) " "Verilog HDL Case Statement information at clk_div.sv(16): all case item expressions in this case statement are onehot" {  } { { "../00_src/Noise/00_src/clk_div.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/clk_div.sv" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743425768009 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|clk_div:clk_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5to1 wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|mux_5to1:mux_clk " "Elaborating entity \"mux_5to1\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|clk_div:clk_div_inst\|mux_5to1:mux_clk\"" {  } { { "../00_src/Noise/00_src/clk_div.sv" "mux_clk" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/clk_div.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|lfsr:lfsr_inst " "Elaborating entity \"lfsr\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|noise_generator:noise_gen\|lfsr:lfsr_inst\"" {  } { { "../00_src/Noise/00_src/noise_generator.sv" "lfsr_inst" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/noise_generator.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lfsr.sv(20) " "Verilog HDL assignment warning at lfsr.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "../00_src/Noise/00_src/lfsr.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/lfsr.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768015 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lfsr.sv(21) " "Verilog HDL assignment warning at lfsr.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "../00_src/Noise/00_src/lfsr.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/lfsr.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768015 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lfsr.sv(19) " "Verilog HDL Case Statement information at lfsr.sv(19): all case item expressions in this case statement are onehot" {  } { { "../00_src/Noise/00_src/lfsr.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Noise/00_src/lfsr.sv" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743425768015 "|wrapper_wave_generator|wave_gen:wave_gen_to_wm8731|noise_generator:noise_gen|lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6to1 wave_gen:wave_gen_to_wm8731\|mux_6to1:mux_amp " "Elaborating entity \"mux_6to1\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|mux_6to1:mux_amp\"" {  } { { "../00_src/wave_gen.sv" "mux_amp" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amp wave_gen:wave_gen_to_wm8731\|Amp:amp_wave " "Elaborating entity \"Amp\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\"" {  } { { "../00_src/wave_gen.sv" "amp_wave" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/wave_gen.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5to1 wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|mux_5to1:mux_amp " "Elaborating entity \"mux_5to1\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|mux_5to1:mux_amp\"" {  } { { "../00_src/Amp/00_src/Amp.sv" "mux_amp" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Amp/00_src/Amp.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothmul wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|boothmul:mul_amp " "Elaborating entity \"boothmul\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|boothmul:mul_amp\"" {  } { { "../00_src/Amp/00_src/Amp.sv" "mul_amp" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/Amp/00_src/Amp.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_substep wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|boothmul:mul_amp\|booth_substep:booth_steps\[0\].step " "Elaborating entity \"booth_substep\" for hierarchy \"wave_gen:wave_gen_to_wm8731\|Amp:amp_wave\|boothmul:mul_amp\|booth_substep:booth_steps\[0\].step\"" {  } { { "../00_src/PrefixMultiplication/00_src/boothmul.sv" "booth_steps\[0\].step" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/00_src/PrefixMultiplication/00_src/boothmul.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_en_when_edge_rise set_en_when_edge_rise:SW_TO_CONFIG " "Elaborating entity \"set_en_when_edge_rise\" for hierarchy \"set_en_when_edge_rise:SW_TO_CONFIG\"" {  } { { "wrapper_wave_generator.sv" "SW_TO_CONFIG" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen12Mhz gen12Mhz:PLL_12MHZ " "Elaborating entity \"gen12Mhz\" for hierarchy \"gen12Mhz:PLL_12MHZ\"" {  } { { "wrapper_wave_generator.sv" "PLL_12MHZ" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen12Mhz_0002 gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst " "Elaborating entity \"gen12Mhz_0002\" for hierarchy \"gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\"" {  } { { "gen12Mhz.v" "gen12mhz_inst" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "gen12Mhz/gen12Mhz_0002.v" "altera_pll_i" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz/gen12Mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768109 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1743425768114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "gen12Mhz/gen12Mhz_0002.v" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz/gen12Mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"gen12Mhz:PLL_12MHZ\|gen12Mhz_0002:gen12mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743425768115 ""}  } { { "gen12Mhz/gen12Mhz_0002.v" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/gen12Mhz/gen12Mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743425768115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setup_codec setup_codec:CODEC_SETUP " "Elaborating entity \"setup_codec\" for hierarchy \"setup_codec:CODEC_SETUP\"" {  } { { "wrapper_wave_generator.sv" "CODEC_SETUP" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec_ctrl setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL " "Elaborating entity \"i2c_codec_ctrl\" for hierarchy \"setup_codec:CODEC_SETUP\|i2c_codec_ctrl:I2C_PROTOCOL\"" {  } { { "setup_codec.sv" "I2C_PROTOCOL" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/setup_codec.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768119 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_codec_ctrl.sv(78) " "Verilog HDL Case Statement information at i2c_codec_ctrl.sv(78): all case item expressions in this case statement are onehot" {  } { { "i2c_codec_ctrl.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/i2c_codec_ctrl.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743425768122 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_codec_ctrl.sv(154) " "Verilog HDL Case Statement information at i2c_codec_ctrl.sv(154): all case item expressions in this case statement are onehot" {  } { { "i2c_codec_ctrl.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/i2c_codec_ctrl.sv" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1743425768122 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|i2c_codec_ctrl:I2C_PROTOCOL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_config_by_i2c setup_codec:CODEC_SETUP\|codec_config_by_i2c:CONFIG_DATA " "Elaborating entity \"codec_config_by_i2c\" for hierarchy \"setup_codec:CODEC_SETUP\|codec_config_by_i2c:CONFIG_DATA\"" {  } { { "setup_codec.sv" "CONFIG_DATA" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/setup_codec.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codec_config_by_i2c.sv(53) " "Verilog HDL assignment warning at codec_config_by_i2c.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "codec_config_by_i2c.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/codec_config_by_i2c.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768124 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setup.data_a 0 codec_config_by_i2c.sv(30) " "Net \"reg_setup.data_a\" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "codec_config_by_i2c.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/codec_config_by_i2c.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768124 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setup.waddr_a 0 codec_config_by_i2c.sv(30) " "Net \"reg_setup.waddr_a\" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "codec_config_by_i2c.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/codec_config_by_i2c.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768124 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_setup.we_a 0 codec_config_by_i2c.sv(30) " "Net \"reg_setup.we_a\" at codec_config_by_i2c.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "codec_config_by_i2c.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/codec_config_by_i2c.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743425768124 "|wrapper_wave_generator|simple_demo_core:DEMO|setup_codec:CODEC_SETUP|codec_config_by_i2c:CONFIG_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forever_set_en_when_edge_rise forever_set_en_when_edge_rise:DONE_CF " "Elaborating entity \"forever_set_en_when_edge_rise\" for hierarchy \"forever_set_en_when_edge_rise:DONE_CF\"" {  } { { "wrapper_wave_generator.sv" "DONE_CF" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s_buffer_rjm_codec p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER " "Elaborating entity \"p2s_buffer_rjm_codec\" for hierarchy \"p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\"" {  } { { "wrapper_wave_generator.sv" "FPGA_CODEC_BUFFER" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 p2s_buffer_rjm_codec.sv(28) " "Verilog HDL assignment warning at p2s_buffer_rjm_codec.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "p2s_buffer_rjm_codec.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/p2s_buffer_rjm_codec.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768129 "|wrapper_wave_generator|simple_demo_core:DEMO|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 p2s_buffer_rjm_codec.sv(69) " "Verilog HDL assignment warning at p2s_buffer_rjm_codec.sv(69): truncated value with size 32 to match size of target (8)" {  } { { "p2s_buffer_rjm_codec.sv" "" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/p2s_buffer_rjm_codec.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743425768129 "|wrapper_wave_generator|simple_demo_core:DEMO|p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso_shift_reg p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|piso_shift_reg:PISO_REG " "Elaborating entity \"piso_shift_reg\" for hierarchy \"p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|piso_shift_reg:PISO_REG\"" {  } { { "p2s_buffer_rjm_codec.sv" "PISO_REG" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/p2s_buffer_rjm_codec.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|piso_shift_reg:PISO_REG\|d_ff:GEN_PISO_REG\[0\].PISO_FF " "Elaborating entity \"d_ff\" for hierarchy \"p2s_buffer_rjm_codec:FPGA_CODEC_BUFFER\|piso_shift_reg:PISO_REG\|d_ff:GEN_PISO_REG\[0\].PISO_FF\"" {  } { { "piso_shift_reg.sv" "GEN_PISO_REG\[0\].PISO_FF" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/piso_shift_reg.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768132 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "KEY wave_gen_to_wm8731 " "Port \"KEY\" does not exist in macrofunction \"wave_gen_to_wm8731\"" {  } { { "wrapper_wave_generator.sv" "wave_gen_to_wm8731" { Text "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/wrapper_wave_generator.sv" 64 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743425768270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743425768293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/output_files/wrapper_wave_generator.map.smsg " "Generated suppressed messages file D:/slytherin/Lab1fpga_WaveformGenerator/03_kit/output_files/wrapper_wave_generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425768377 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743425768500 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 31 19:56:08 2025 " "Processing ended: Mon Mar 31 19:56:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743425768500 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743425768500 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743425768500 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425768500 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743425769194 ""}
