--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run1/mcs_top.ncd
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run1/mcs_top.pcf
-xml
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run1/mcs_top.twx
-v 3 -s 2 -n 3 -fastpaths -ucf dp_dram.ucf -o
/home/kugel/daten/work/verwalt/heidelberg/lectures/2014/copro/exercises/3/fpga_mcs/smartxplorer_results/run1/mcs_top.twr

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X31Y111.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.897ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      14.727ns (Levels of Logic = 3)
  Clock Path Skew:      3.252ns (4.965 - 1.713)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      7.866   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    PLL_ADV_X0Y2.RST     net (fanout=2)        0.917   hdmiReset
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X28Y93.A1      net (fanout=2)        1.137   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X28Y93.AMUX    Tilo                  0.298   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X31Y111.SR     net (fanout=1)        2.223   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X31Y111.CLK    Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     14.727ns (2.584ns logic, 12.143ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.308ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      11.138ns (Levels of Logic = 1)
  Clock Path Skew:      3.252ns (4.965 - 1.713)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      7.866   clkRst/rstDelay<24>
    SLICE_X28Y93.AMUX    Tilo                  0.298   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X31Y111.SR     net (fanout=1)        2.223   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X31Y111.CLK    Trck                  0.321   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     11.138ns (1.049ns logic, 10.089ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X31Y111.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      4.559ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      6.498ns (Levels of Logic = 1)
  Clock Path Skew:      1.517ns (2.186 - 0.669)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      4.690   clkRst/rstDelay<24>
    SLICE_X28Y93.AMUX    Tilo                  0.183   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X31Y111.SR     net (fanout=1)        1.248   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X31Y111.CLK    Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (0.560ns logic, 5.938ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      6.237ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.176ns (Levels of Logic = 3)
  Clock Path Skew:      1.517ns (2.186 - 0.669)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      4.690   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.142   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    PLL_ADV_X0Y2.RST     net (fanout=2)        0.427   hdmiReset
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X28Y93.A1      net (fanout=2)        0.568   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X28Y93.AMUX    Tilo                  0.183   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o1
    SLICE_X31Y111.SR     net (fanout=1)        1.248   withHdmiTx.Inst_hdmiOutIF/RESET_pll_locked_OR_91_o
    SLICE_X31Y111.CLK    Tremck      (-Th)    -0.179   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.176ns (1.243ns logic, 6.933ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X28Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.723ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      9.571ns (Levels of Logic = 1)
  Clock Path Skew:      3.270ns (4.983 - 1.713)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      7.866   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    SLICE_X28Y93.SR      net (fanout=2)        0.757   hdmiReset
    SLICE_X28Y93.CLK     Trck                  0.283   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      9.571ns (0.948ns logic, 8.623ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X28Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.562ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      5.519ns (Levels of Logic = 1)
  Clock Path Skew:      1.535ns (2.204 - 0.669)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      4.690   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.142   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    SLICE_X28Y93.SR      net (fanout=2)        0.334   hdmiReset
    SLICE_X28Y93.CLK     Tremck      (-Th)    -0.155   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.495ns logic, 5.024ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X28Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.734ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      9.582ns (Levels of Logic = 1)
  Clock Path Skew:      3.270ns (4.983 - 1.713)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.430   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      7.866   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.235   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    SLICE_X28Y93.SR      net (fanout=2)        0.757   hdmiReset
    SLICE_X28Y93.CLK     Trck                  0.294   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (0.959ns logic, 8.623ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X28Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.583ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      5.540ns (Levels of Logic = 1)
  Clock Path Skew:      1.535ns (2.204 - 0.669)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y38.BQ      Tcko                  0.198   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X28Y93.A2      net (fanout=139)      4.690   clkRst/rstDelay<24>
    SLICE_X28Y93.A       Tilo                  0.142   withHdmiTx.Inst_dram_reader/rst_r1
                                                       hdmiReset1
    SLICE_X28Y93.SR      net (fanout=2)        0.334   hdmiReset
    SLICE_X28Y93.CLK     Tremck      (-Th)    -0.176   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.540ns (0.516ns logic, 5.024ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.157ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_cmd_byte_addr_17 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      5.882ns (Levels of Logic = 0)
  Clock Path Skew:      -0.976ns (5.982 - 6.958)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_cmd_byte_addr_17 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y64.AQ       Tcko                  0.430   c3_p4_cmd_byte_addr<20>
                                                       c3_p4_cmd_byte_addr_17
    MCB_X0Y1.P4CMDRA3    net (fanout=1)        5.036   c3_p4_cmd_byte_addr<17>
    MCB_X0Y1.P4CMDCLK    Tmcbdck_CMDRA         0.416   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (0.846ns logic, 5.036ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.559ns (Levels of Logic = 0)
  Clock Path Skew:      1.280ns (8.199 - 6.919)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.BQ       Tcko                  0.430   c3_p4_wr_data<22>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA8   net (fanout=6)        6.433   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.559ns (1.126ns logic, 6.433ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c3_p4_wr_data_8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          10.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 0)
  Clock Path Skew:      1.280ns (8.199 - 6.919)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: c3_p4_wr_data_8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.BQ       Tcko                  0.430   c3_p4_wr_data<22>
                                                       c3_p4_wr_data_8
    MCB_X0Y1.P4WRDATA13  net (fanout=6)        6.317   c3_p4_wr_data<8>
    MCB_X0Y1.P4CLK       Tmcbdck_WRDATA        0.696   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.126ns logic, 6.317ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_16 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.661ns (Levels of Logic = 0)
  Clock Path Skew:      1.233ns (3.615 - 2.382)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_16 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.AQ       Tcko                  0.200   c3_p4_cmd_byte_addr<13>
                                                       c3_p4_cmd_byte_addr_16
    MCB_X0Y1.P4CMDRA2    net (fanout=1)        1.432   c3_p4_cmd_byte_addr<16>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.661ns (0.229ns logic, 1.432ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_byte_addr_14 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.670ns (Levels of Logic = 0)
  Clock Path Skew:      1.233ns (3.615 - 2.382)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_byte_addr_14 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y64.CQ       Tcko                  0.200   c3_p4_cmd_byte_addr<13>
                                                       c3_p4_cmd_byte_addr_14
    MCB_X0Y1.P4CMDRA0    net (fanout=1)        1.441   c3_p4_cmd_byte_addr<14>
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (0.229ns logic, 1.441ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDEN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c3_p4_cmd_en (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 0)
  Clock Path Skew:      1.241ns (3.615 - 2.374)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    Clk_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: c3_p4_cmd_en to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y74.DMUX     Tshcko                0.266   MBPIPE_I/GEN_ELEMENTS[4].LAST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/sig0000012b
                                                       c3_p4_cmd_en
    MCB_X0Y1.P4CMDEN     net (fanout=1)        1.418   c3_p4_cmd_en
    MCB_X0Y1.P4CMDCLK    Tmcbckd_CMDEN(-Th)    -0.088   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.354ns logic, 1.418ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184831730 paths analyzed, 22671 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.661ns.
--------------------------------------------------------------------------------

Paths for end point CXGEN_I/FADD_I/blk000000b3 (SLICE_X10Y11.D4), 62185 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_1 (FF)
  Destination:          CXGEN_I/FADD_I/blk000000b3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.548ns (Levels of Logic = 17)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_1 to CXGEN_I/FADD_I/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.BQ        Tcko                  0.430   CXGEN_I/fadd_a<1>
                                                       CXGEN_I/fadd_a_1
    SLICE_X6Y7.A4        net (fanout=7)        1.131   CXGEN_I/fadd_a<1>
    SLICE_X6Y7.COUT      Topcya                0.482   CXGEN_I/FADD_I/sig00000142
                                                       CXGEN_I/FADD_I/blk000001a1
                                                       CXGEN_I/FADD_I/blk00000048
    SLICE_X6Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig00000142
    SLICE_X6Y8.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013e
                                                       CXGEN_I/FADD_I/blk00000044
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013e
    SLICE_X6Y9.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X10Y11.D4      net (fanout=2)        0.544   CXGEN_I/FADD_I/sig00000186
    SLICE_X10Y11.CLK     Tas                   0.319   CXGEN_I/FADD_I/sig00000059
                                                       CXGEN_I/FADD_I/sig00000186_rt
                                                       CXGEN_I/FADD_I/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                     10.548ns (4.440ns logic, 6.108ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_1 (FF)
  Destination:          CXGEN_I/FADD_I/blk000000b3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.540ns (Levels of Logic = 17)
  Clock Path Skew:      -0.014ns (0.292 - 0.306)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_1 to CXGEN_I/FADD_I/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.BQ        Tcko                  0.430   CXGEN_I/fadd_a<1>
                                                       CXGEN_I/fadd_a_1
    SLICE_X6Y7.A4        net (fanout=7)        1.131   CXGEN_I/fadd_a<1>
    SLICE_X6Y7.COUT      Topcya                0.474   CXGEN_I/FADD_I/sig00000142
                                                       CXGEN_I/FADD_I/blk00000192
                                                       CXGEN_I/FADD_I/blk00000048
    SLICE_X6Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig00000142
    SLICE_X6Y8.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013e
                                                       CXGEN_I/FADD_I/blk00000044
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013e
    SLICE_X6Y9.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X10Y11.D4      net (fanout=2)        0.544   CXGEN_I/FADD_I/sig00000186
    SLICE_X10Y11.CLK     Tas                   0.319   CXGEN_I/FADD_I/sig00000059
                                                       CXGEN_I/FADD_I/sig00000186_rt
                                                       CXGEN_I/FADD_I/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                     10.540ns (4.432ns logic, 6.108ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_18 (FF)
  Destination:          CXGEN_I/FADD_I/blk000000b3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.479ns (Levels of Logic = 15)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_18 to CXGEN_I/FADD_I/blk000000b3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.BQ        Tcko                  0.430   CXGEN_I/fadd_a<18>
                                                       CXGEN_I/fadd_a_18
    SLICE_X6Y9.B3        net (fanout=5)        1.332   CXGEN_I/fadd_a<18>
    SLICE_X6Y9.COUT      Topcyb                0.483   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000184
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X10Y11.D4      net (fanout=2)        0.544   CXGEN_I/FADD_I/sig00000186
    SLICE_X10Y11.CLK     Tas                   0.319   CXGEN_I/FADD_I/sig00000059
                                                       CXGEN_I/FADD_I/sig00000186_rt
                                                       CXGEN_I/FADD_I/blk000000b3
    -------------------------------------------------  ---------------------------
    Total                                     10.479ns (4.255ns logic, 6.224ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point CXGEN_I/FADD_I/blk000002e7 (SLICE_X9Y11.AX), 62185 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_1 (FF)
  Destination:          CXGEN_I/FADD_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.297ns (Levels of Logic = 16)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_1 to CXGEN_I/FADD_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.BQ        Tcko                  0.430   CXGEN_I/fadd_a<1>
                                                       CXGEN_I/fadd_a_1
    SLICE_X6Y7.A4        net (fanout=7)        1.131   CXGEN_I/fadd_a<1>
    SLICE_X6Y7.COUT      Topcya                0.482   CXGEN_I/FADD_I/sig00000142
                                                       CXGEN_I/FADD_I/blk000001a1
                                                       CXGEN_I/FADD_I/blk00000048
    SLICE_X6Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig00000142
    SLICE_X6Y8.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013e
                                                       CXGEN_I/FADD_I/blk00000044
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013e
    SLICE_X6Y9.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X9Y11.AX       net (fanout=2)        0.498   CXGEN_I/FADD_I/sig00000186
    SLICE_X9Y11.CLK      Tdick                 0.114   CXGEN_I/FADD_I/sig000002c6
                                                       CXGEN_I/FADD_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.297ns (4.235ns logic, 6.062ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_1 (FF)
  Destination:          CXGEN_I/FADD_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.289ns (Levels of Logic = 16)
  Clock Path Skew:      -0.015ns (0.291 - 0.306)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_1 to CXGEN_I/FADD_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y5.BQ        Tcko                  0.430   CXGEN_I/fadd_a<1>
                                                       CXGEN_I/fadd_a_1
    SLICE_X6Y7.A4        net (fanout=7)        1.131   CXGEN_I/fadd_a<1>
    SLICE_X6Y7.COUT      Topcya                0.474   CXGEN_I/FADD_I/sig00000142
                                                       CXGEN_I/FADD_I/blk00000192
                                                       CXGEN_I/FADD_I/blk00000048
    SLICE_X6Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig00000142
    SLICE_X6Y8.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013e
                                                       CXGEN_I/FADD_I/blk00000044
    SLICE_X6Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013e
    SLICE_X6Y9.COUT      Tbyp                  0.093   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X9Y11.AX       net (fanout=2)        0.498   CXGEN_I/FADD_I/sig00000186
    SLICE_X9Y11.CLK      Tdick                 0.114   CXGEN_I/FADD_I/sig000002c6
                                                       CXGEN_I/FADD_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.289ns (4.227ns logic, 6.062ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CXGEN_I/fadd_a_18 (FF)
  Destination:          CXGEN_I/FADD_I/blk000002e7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.228ns (Levels of Logic = 14)
  Clock Path Skew:      -0.013ns (0.291 - 0.304)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CXGEN_I/fadd_a_18 to CXGEN_I/FADD_I/blk000002e7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.BQ        Tcko                  0.430   CXGEN_I/fadd_a<18>
                                                       CXGEN_I/fadd_a_18
    SLICE_X6Y9.B3        net (fanout=5)        1.332   CXGEN_I/fadd_a<18>
    SLICE_X6Y9.COUT      Topcyb                0.483   CXGEN_I/FADD_I/sig0000013a
                                                       CXGEN_I/FADD_I/blk00000184
                                                       CXGEN_I/FADD_I/blk00000040
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig0000013a
    SLICE_X6Y10.DMUX     Tcind                 0.305   CXGEN_I/FADD_I/sig00000108
                                                       CXGEN_I/FADD_I/blk0000003c
    SLICE_X3Y6.B6        net (fanout=54)       1.028   CXGEN_I/FADD_I/sig00000108
    SLICE_X3Y6.B         Tilo                  0.259   CXGEN_I/FADD_I/sig000000a5
                                                       CXGEN_I/FADD_I/blk0000014e
    SLICE_X6Y5.A2        net (fanout=9)        1.124   CXGEN_I/FADD_I/sig000000a1
    SLICE_X6Y5.BMUX      Topab                 0.590   CXGEN_I/FADD_I/sig00000003
                                                       CXGEN_I/FADD_I/blk000001a5
                                                       CXGEN_I/FADD_I/blk0000006e
    SLICE_X4Y7.C6        net (fanout=1)        0.586   CXGEN_I/FADD_I/sig00000154
    SLICE_X4Y7.C         Tilo                  0.235   CXGEN_I/FADD_I/sig00000246
                                                       CXGEN_I/FADD_I/blk000002e2
    SLICE_X6Y3.C6        net (fanout=1)        0.598   CXGEN_I/FADD_I/sig00000262
    SLICE_X6Y3.CMUX      Tilo                  0.430   CXGEN_I/FADD_I/sig00000107
                                                       CXGEN_I/FADD_I/blk000001ff
                                                       CXGEN_I/FADD_I/blk00000067
    SLICE_X8Y4.B3        net (fanout=1)        0.909   CXGEN_I/FADD_I/sig0000014f
    SLICE_X8Y4.COUT      Topcyb                0.448   CXGEN_I/FADD_I/sig00000072
                                                       CXGEN_I/FADD_I/sig0000014f_rt
                                                       CXGEN_I/FADD_I/blk00000088
    SLICE_X8Y5.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a0
    SLICE_X8Y5.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006e
                                                       CXGEN_I/FADD_I/blk00000080
    SLICE_X8Y6.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000198
    SLICE_X8Y6.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000006a
                                                       CXGEN_I/FADD_I/blk00000078
    SLICE_X8Y7.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig00000190
    SLICE_X8Y7.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000066
                                                       CXGEN_I/FADD_I/blk000000b2
    SLICE_X8Y8.CIN       net (fanout=1)        0.082   CXGEN_I/FADD_I/sig000001af
    SLICE_X8Y8.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig00000062
                                                       CXGEN_I/FADD_I/blk000000aa
    SLICE_X8Y9.CIN       net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001ab
    SLICE_X8Y9.COUT      Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005e
                                                       CXGEN_I/FADD_I/blk000000a2
    SLICE_X8Y10.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a7
    SLICE_X8Y10.COUT     Tbyp                  0.091   CXGEN_I/FADD_I/sig0000005a
                                                       CXGEN_I/FADD_I/blk0000009a
    SLICE_X8Y11.CIN      net (fanout=1)        0.003   CXGEN_I/FADD_I/sig000001a3
    SLICE_X8Y11.AMUX     Tcina                 0.210   CXGEN_I/FADD_I/sig0000008a
                                                       CXGEN_I/FADD_I/blk00000098
    SLICE_X9Y11.AX       net (fanout=2)        0.498   CXGEN_I/FADD_I/sig00000186
    SLICE_X9Y11.CLK      Tdick                 0.114   CXGEN_I/FADD_I/sig000002c6
                                                       CXGEN_I/FADD_I/blk000002e7
    -------------------------------------------------  ---------------------------
    Total                                     10.228ns (4.050ns logic, 6.178ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (SLICE_X2Y38.CIN), 1977942 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_3 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.352ns (Levels of Logic = 10)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_3 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.CQ      Tcko                  0.476   regs_13<1>
                                                       regs_13_3
    SLICE_X8Y32.A5       net (fanout=93)       2.635   regs_13<3>
    SLICE_X8Y32.COUT     Topcya                0.495   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002ad
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000257
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
    SLICE_X8Y33.COUT     Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004e5
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000024b
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004e5
    SLICE_X8Y34.COUT     Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004d9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000023f
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004d9
    SLICE_X8Y35.DMUX     Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004cd
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000233
    SLICE_X16Y36.B5      net (fanout=2)        0.740   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000045c
    SLICE_X16Y36.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000358
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000351
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
    SLICE_X16Y37.CMUX    Tcinc                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003c7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000345
    SLICE_X10Y39.A3      net (fanout=1)        0.917   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000419
    SLICE_X10Y39.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002c3
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b9
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
    SLICE_X10Y40.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001a1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b0
    SLICE_X2Y37.A4       net (fanout=1)        1.403   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000019e
    SLICE_X2Y37.COUT     Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X2Y38.CLK      Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.352ns (3.560ns logic, 5.792ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_3 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.352ns (Levels of Logic = 10)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_3 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.CQ      Tcko                  0.476   regs_13<1>
                                                       regs_13_3
    SLICE_X8Y32.A5       net (fanout=93)       2.635   regs_13<3>
    SLICE_X8Y32.COUT     Topcya                0.495   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002ad
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000257
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
    SLICE_X8Y33.DMUX     Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004e5
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000024b
    SLICE_X16Y34.B5      net (fanout=2)        0.740   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000048c
    SLICE_X16Y34.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003df
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000370
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000369
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003df
    SLICE_X16Y35.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003d7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000035d
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003d7
    SLICE_X16Y36.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000351
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
    SLICE_X16Y37.CMUX    Tcinc                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003c7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000345
    SLICE_X10Y39.A3      net (fanout=1)        0.917   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000419
    SLICE_X10Y39.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002c3
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b9
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
    SLICE_X10Y40.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001a1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b0
    SLICE_X2Y37.A4       net (fanout=1)        1.403   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000019e
    SLICE_X2Y37.COUT     Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X2Y38.CLK      Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.352ns (3.560ns logic, 5.792ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               regs_13_3 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.352ns (Levels of Logic = 10)
  Clock Path Skew:      -0.414ns (2.011 - 2.425)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: regs_13_3 to MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y41.CQ      Tcko                  0.476   regs_13<1>
                                                       regs_13_3
    SLICE_X8Y32.A5       net (fanout=93)       2.635   regs_13<3>
    SLICE_X8Y32.COUT     Topcya                0.495   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002ad
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000257
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004f1
    SLICE_X8Y33.COUT     Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004e5
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000024b
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004e5
    SLICE_X8Y34.DMUX     Tcind                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000004d9
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000023f
    SLICE_X16Y35.B5      net (fanout=2)        0.740   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000474
    SLICE_X16Y35.COUT    Topcyb                0.448   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003d7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000364
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000035d
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003d7
    SLICE_X16Y36.COUT    Tbyp                  0.091   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000351
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003cf
    SLICE_X16Y37.CMUX    Tcinc                 0.289   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000003c7
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000345
    SLICE_X10Y39.A3      net (fanout=1)        0.917   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000419
    SLICE_X10Y39.COUT    Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002c3
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b9
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000035d
    SLICE_X10Y40.AMUX    Tcina                 0.220   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000001a1
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000002b0
    SLICE_X2Y37.A4       net (fanout=1)        1.403   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000019e
    SLICE_X2Y37.COUT     Topcya                0.474   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000012f
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000035
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000088
    SLICE_X2Y38.CLK      Tcinck                0.213   MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000130
                                                       PhysOnlyBuf
                                                       MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.352ns (3.560ns logic, 5.792ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000015 (SLICE_X30Y99.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_8 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000015 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_8 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000015
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.AQ      Tcko                  0.198   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<11>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_8
    SLICE_X30Y99.AI      net (fanout=1)        0.018   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<8>
    SLICE_X30Y99.CLK     Tdh         (-Th)    -0.030   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_shift_6_out<11>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000015
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000035 (SLICE_X34Y106.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_24 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000035 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_24 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000035
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y106.AQ     Tcko                  0.198   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<27>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_24
    SLICE_X34Y106.AI     net (fanout=1)        0.018   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<24>
    SLICE_X34Y106.CLK    Tdh         (-Th)    -0.030   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_shift_6_out<27>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk00000035
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.228ns logic, 0.018ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk0000001b (SLICE_X30Y99.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_11 (FF)
  Destination:          MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk0000001b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_11 to MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk0000001b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y99.DQ      Tcko                  0.198   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<11>
                                                       MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out_11
    SLICE_X30Y99.DI      net (fanout=1)        0.018   MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_out<11>
    SLICE_X30Y99.CLK     Tdh         (-Th)    -0.033   MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/cx_shift_6_out<11>
                                                       MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_6_I/blk00000001/blk00000002/blk0000001b
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.231ns logic, 0.018ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X0Y7.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Logical resource: MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_1_I/blk00000029/CLK
  Location pin: DSP48_X1Y11.CLK
  Clock network: sysClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19459 paths analyzed, 1746 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.895ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (SLICE_X5Y124.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.AQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B1      net (fanout=22)       3.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                     18.777ns (1.661ns logic, 17.116ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.551ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.BQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B3      net (fanout=22)       2.009   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                     17.551ns (1.661ns logic, 15.890ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B5      net (fanout=22)       1.521   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2
    -------------------------------------------------  ---------------------------
    Total                                     17.063ns (1.661ns logic, 15.402ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (SLICE_X5Y124.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.AQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B1      net (fanout=22)       3.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    -------------------------------------------------  ---------------------------
    Total                                     18.759ns (1.643ns logic, 17.116ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.533ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.BQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B3      net (fanout=22)       2.009   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    -------------------------------------------------  ---------------------------
    Total                                     17.533ns (1.643ns logic, 15.890ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B5      net (fanout=22)       1.521   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1
    -------------------------------------------------  ---------------------------
    Total                                     17.045ns (1.643ns logic, 15.402ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (SLICE_X5Y124.CE), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.AQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B1      net (fanout=22)       3.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.382   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                     18.751ns (1.635ns logic, 17.116ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.BQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B3      net (fanout=22)       2.009   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.382   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                     17.525ns (1.635ns logic, 15.890ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.037ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.626 - 0.633)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B5      net (fanout=22)       1.521   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2
    SLICE_X5Y122.B       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_rdy_busy_n1
    SLICE_X27Y122.B6     net (fanout=12)       7.499   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N
    SLICE_X27Y122.B      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_80_o_wide_mux_370_OUT<5>5
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In11
    SLICE_X5Y122.A6      net (fanout=2)        5.609   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43-In1
    SLICE_X5Y122.A       Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1457_inv1
    SLICE_X5Y124.CE      net (fanout=2)        0.773   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1457_inv
    SLICE_X5Y124.CLK     Tceck                 0.382   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3
    -------------------------------------------------  ---------------------------
    Total                                     17.037ns (1.635ns logic, 15.402ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X4Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y112.CQ      Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X4Y112.C5      net (fanout=1)        0.061   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X4Y112.CLK     Tah         (-Th)    -0.121   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2 (SLICE_X16Y88.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y88.CQ      Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    SLICE_X16Y88.DX      net (fanout=1)        0.137   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1
    SLICE_X16Y88.CLK     Tckdi       (-Th)    -0.048   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (SLICE_X28Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y123.AQ     Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X28Y123.A6     net (fanout=4)        0.027   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    SLICE_X28Y123.CLK    Tah         (-Th)    -0.190   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_158_o1
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 19.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<3>/CLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0/CK
  Location pin: SLICE_X6Y110.CLK
  Clock network: clkDrp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 220925 paths analyzed, 7644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.672ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1 (RAMB16_X0Y20.ADDRA1), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.512ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.695 - 0.756)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y71.AMUX    Tshcko                0.518   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X24Y62.B5      net (fanout=1)        1.763   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X24Y62.COUT    Topcyb                0.448   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X24Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X24Y63.BQ      Tito_logic            0.713   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X24Y63.D2      net (fanout=32)       1.564   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X24Y63.DQ      Tad_logic             0.772   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
                                                       mcs_0/U0/ilmb_M_ABus<28>_rt
    RAMB16_X0Y20.ADDRA1  net (fanout=33)       3.331   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.512ns (2.851ns logic, 6.661ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.695 - 0.771)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y64.AMUX    Tshcko                0.518   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X24Y62.B1      net (fanout=1)        1.611   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<10>
    SLICE_X24Y62.COUT    Topcyb                0.448   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X24Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X24Y63.BQ      Tito_logic            0.713   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X24Y63.D2      net (fanout=32)       1.564   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X24Y63.DQ      Tad_logic             0.772   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
                                                       mcs_0/U0/ilmb_M_ABus<28>_rt
    RAMB16_X0Y20.ADDRA1  net (fanout=33)       3.331   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (2.851ns logic, 6.509ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.695 - 0.763)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y69.AMUX    Tshcko                0.518   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[2].Operand_Select_Bit_I/op1_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[14].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X24Y62.A6      net (fanout=1)        1.568   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<14>
    SLICE_X24Y62.COUT    Topcya                0.472   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<3>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X24Y63.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X24Y63.BQ      Tito_logic            0.713   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X24Y63.D2      net (fanout=32)       1.564   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X24Y63.DQ      Tad_logic             0.772   mcs_0/U0/ilmb_M_ABus<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[28].PC_Bit_I/NewPC_Mux
                                                       mcs_0/U0/ilmb_M_ABus<28>_rt
    RAMB16_X0Y20.ADDRA1  net (fanout=33)       3.331   mcs_0/U0/ilmb_M_ABus<28>
    RAMB16_X0Y20.CLKA    Trcck_ADDRA           0.400   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[11].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.341ns (2.875ns logic, 6.466ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1 (RAMB16_X2Y38.DIB0), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.513ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.617 - 0.672)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4 to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y66.CQ      Tcko                  0.525   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_4
    SLICE_X22Y62.C5      net (fanout=37)       2.554   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
    SLICE_X22Y62.C       Tilo                  0.255   mcs_0/U0/iomodule_0/write_data<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP
    SLICE_X13Y66.B1      net (fanout=4)        1.616   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<30>
    SLICE_X13Y66.BMUX    Tilo                  0.337   IO_Write_Data<27>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6/LUT5
    RAMB16_X2Y38.DIB0    net (fanout=3)        3.926   mcs_0/U0/dlmb_M_DBus<14>
    RAMB16_X2Y38.CLKB    Trdck_DIB             0.300   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      9.513ns (1.417ns logic, 8.096ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.925ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.709 - 0.771)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.AMUX    Tshcko                0.518   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/doublet_i
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i
    SLICE_X19Y57.A2      net (fanout=10)       1.491   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/byte_i
    SLICE_X19Y57.A       Tilo                  0.259   mcs_0/U0/iomodule_0/write_data<31>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.FPGA_LUT6_Target_WriteSel.WRITE_MSB_SEL_I/LUT6
    SLICE_X13Y66.B2      net (fanout=8)        2.094   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/sel_Write_Mux_MSB<1>
    SLICE_X13Y66.BMUX    Tilo                  0.337   IO_Write_Data<27>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6/LUT5
    RAMB16_X2Y38.DIB0    net (fanout=3)        3.926   mcs_0/U0/dlmb_M_DBus<14>
    RAMB16_X2Y38.CLKB    Trdck_DIB             0.300   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.925ns (1.414ns logic, 7.511ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.781ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.617 - 0.672)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0 to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y66.BMUX    Tshcko                0.576   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_0
    SLICE_X22Y62.C1      net (fanout=35)       1.771   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<0>
    SLICE_X22Y62.C       Tilo                  0.255   mcs_0/U0/iomodule_0/write_data<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1/SP
    SLICE_X13Y66.B1      net (fanout=4)        1.616   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<30>
    SLICE_X13Y66.BMUX    Tilo                  0.337   IO_Write_Data<27>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I/FPGA_LUT6_Target.GEN4_LOOP[6].BYTESTEER_LUT6/LUT5
    RAMB16_X2Y38.DIB0    net (fanout=3)        3.926   mcs_0/U0/dlmb_M_DBus<14>
    RAMB16_X2Y38.CLKB    Trdck_DIB             0.300   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.781ns (1.468ns logic, 7.313ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF (SLICE_X17Y63.C6), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/dlmb_cntlr/lmb_as (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.732 - 0.770)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/dlmb_cntlr/lmb_as to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y66.AQ      Tcko                  0.430   mcs_0/U0/dlmb_cntlr/lmb_as
                                                       mcs_0/U0/dlmb_cntlr/lmb_as
    SLICE_X31Y66.C3      net (fanout=3)        0.888   mcs_0/U0/dlmb_cntlr/lmb_as
    SLICE_X31Y66.C       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb_cntlr/Sl_Ready_i1
    SLICE_X9Y62.C1       net (fanout=33)       3.257   mcs_0/U0/dlmb_Sl_Ready<0>
    SLICE_X9Y62.C        Tilo                  0.259   mcs_0/Trace_New_Reg_Value<1>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<1>
    SLICE_X25Y63.C6      net (fanout=3)        1.574   mcs_0/U0/dlmb_LMB_ReadDBus<1>
    SLICE_X25Y63.C       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux
    SLICE_X25Y63.D5      net (fanout=1)        0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res
    SLICE_X25Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X17Y63.D5      net (fanout=6)        1.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<17>
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11
    SLICE_X17Y63.C6      net (fanout=1)        0.143   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1
    SLICE_X17Y63.CLK     Tas                   0.373   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I12
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.098ns logic, 7.418ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/dlmb_cntlr/Sl_Rdy (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.375ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.732 - 0.749)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/dlmb_cntlr/Sl_Rdy to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.AQ      Tcko                  0.430   mcs_0/U0/dlmb_cntlr/Sl_Rdy
                                                       mcs_0/U0/dlmb_cntlr/Sl_Rdy
    SLICE_X31Y66.C1      net (fanout=3)        0.747   mcs_0/U0/dlmb_cntlr/Sl_Rdy
    SLICE_X31Y66.C       Tilo                  0.259   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/dlmb_cntlr/Sl_Ready_i1
    SLICE_X9Y62.C1       net (fanout=33)       3.257   mcs_0/U0/dlmb_Sl_Ready<0>
    SLICE_X9Y62.C        Tilo                  0.259   mcs_0/Trace_New_Reg_Value<1>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<1>
    SLICE_X25Y63.C6      net (fanout=3)        1.574   mcs_0/U0/dlmb_LMB_ReadDBus<1>
    SLICE_X25Y63.C       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux
    SLICE_X25Y63.D5      net (fanout=1)        0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res
    SLICE_X25Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X17Y63.D5      net (fanout=6)        1.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<17>
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11
    SLICE_X17Y63.C6      net (fanout=1)        0.143   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1
    SLICE_X17Y63.CLK     Tas                   0.373   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I12
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      9.375ns (2.098ns logic, 7.277ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[17].RAMB16_S1_1 (RAM)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 5)
  Clock Path Skew:      0.025ns (0.640 - 0.615)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[17].RAMB16_S1_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y20.DOB0    Trcko_DOB             2.100   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[17].RAMB16_S1_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[17].RAMB16_S1_1
    SLICE_X27Y57.B6      net (fanout=1)        2.387   mcs_0/U0/dlmb_port_BRAM_Din<17>
    SLICE_X27Y57.B       Tilo                  0.259   mcs_0/U0/dlmb_LMB_ReadDBus<17>
                                                       mcs_0/U0/dlmb/DBus_Oring.Res<17>
    SLICE_X25Y63.C5      net (fanout=2)        1.147   mcs_0/U0/dlmb_LMB_ReadDBus<17>
    SLICE_X25Y63.C       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux
    SLICE_X25Y63.D5      net (fanout=1)        0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/data_Shift_Res
    SLICE_X25Y63.D       Tilo                  0.259   mcs_0/Trace_New_Reg_Value<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[17].Result_Mux_Bit_I/Result_MUXF5
    SLICE_X17Y63.D5      net (fanout=6)        1.322   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<17>
    SLICE_X17Y63.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I11
    SLICE_X17Y63.C6      net (fanout=1)        0.143   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I1
    SLICE_X17Y63.CLK     Tas                   0.373   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<17>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Mmux_op2_I12
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (3.509ns logic, 5.233ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X56Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.039 - 0.041)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.AQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X56Y75.CE      net (fanout=1)        0.213   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X56Y75.CLK     Tckce       (-Th)     0.104   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.No_Dynamic_BaudRate.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.130ns logic, 0.213ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P3CMDCA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IO_Address_7 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IO_Address_7 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y77.CQ       Tcko                  0.198   IO_Byte_Address<7>
                                                       mcs_0/U0/iomodule_0/IO_Address_7
    MCB_X0Y1.P3CMDCA6    net (fanout=2)        0.131   IO_Byte_Address<7>
    MCB_X0Y1.P3CMDCLK    Tmcbckd_CMDCA(-Th)    -0.029   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.227ns logic, 0.131ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X14Y67.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y66.BQ      Tcko                  0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3
    SLICE_X14Y67.D4      net (fanout=35)       0.249   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>
    SLICE_X14Y67.CLK     Tah         (-Th)     0.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.106ns logic, 0.249ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X2Y38.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[14].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X2Y38.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[22].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.168ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      7.037ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.AQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/dataToggle
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.D4     net (fanout=7)        6.649   withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.042   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (0.388ns logic, 6.649ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      7.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2 to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y124.AMUX   Tshcko                0.576   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<3>
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_2
    OLOGIC_X4Y118.D3     net (fanout=1)        6.488   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe<2>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.030   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (0.546ns logic, 6.488ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/dataToggle (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      6.872ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.221ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/dataToggle to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.AQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/dataToggle
                                                       withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.D3     net (fanout=7)        6.472   withHdmiTx.Inst_hdmiOutIF/dataToggle
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.030   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (0.400ns logic, 6.472ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (SLICE_X32Y123.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (2.572 - 2.145)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8 to withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y125.AQ     Tcko                  0.405   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_8
    SLICE_X32Y123.AX     net (fanout=1)        0.465   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<8>
    SLICE_X32Y123.CLK    Tckdi       (-Th)     0.093   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB0
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.312ns logic, 0.465ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (SLICE_X26Y123.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.004 - 0.953)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y121.BQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<8>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6
    SLICE_X26Y123.AX     net (fanout=1)        0.234   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<6>
    SLICE_X26Y123.CLK    Tckdi       (-Th)    -0.041   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.239ns logic, 0.234ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2 (SLICE_X27Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.006 - 0.955)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.CQ     Tcko                  0.234   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<4>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3
    SLICE_X27Y124.BX     net (fanout=1)        0.208   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<3>
    SLICE_X27Y124.CLK    Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.293ns logic, 0.208ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2/CK
  Location pin: SLICE_X26Y123.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13956 paths analyzed, 942 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.725ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P5EN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      10.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P5EMPTY     Tmcbcko_EMPTY         2.270   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y89.A5       net (fanout=4)        4.000   c3_p5_rd_empty
    SLICE_X1Y89.A        Tilo                  0.259   c3_p5_rd_en
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/readEn1
    MCB_X0Y1.P5EN        net (fanout=1)        3.529   c3_p5_rd_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                     10.590ns (3.061ns logic, 7.529ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/hsync_out (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      7.135ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.693 - 0.742)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/hsync_out to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y94.AQ      Tcko                  0.430   withHdmiTx.Inst_dram_reader/hsync_out
                                                       withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X1Y89.A2       net (fanout=5)        2.385   withHdmiTx.Inst_dram_reader/hsync_out
    SLICE_X1Y89.A        Tilo                  0.259   c3_p5_rd_en
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/readEn1
    MCB_X0Y1.P5EN        net (fanout=1)        3.529   c3_p5_rd_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (1.221ns logic, 5.914ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          15.384ns
  Data Path Delay:      6.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.693 - 0.734)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y90.CQ      Tcko                  0.525   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X1Y89.A4       net (fanout=6)        1.657   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X1Y89.A        Tilo                  0.259   c3_p5_rd_en
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/readEn1
    MCB_X0Y1.P5EN        net (fanout=1)        3.529   c3_p5_rd_en
    MCB_X0Y1.P5CLK       Tmcbdck_EN            0.532   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.502ns (1.316ns logic, 5.186ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (SLICE_X59Y120.B5), 326 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.879ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.595 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.DQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3
    SLICE_X58Y119.C1     net (fanout=5)        3.564   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
    SLICE_X58Y119.C      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1111
    SLICE_X56Y118.B5     net (fanout=4)        0.673   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>111
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.C1     net (fanout=3)        0.816   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Tilo                  0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_G
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.C3     net (fanout=4)        0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X59Y120.C      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>111
    SLICE_X59Y120.B5     net (fanout=1)        0.440   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>11
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (2.472ns logic, 7.407ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.595 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.BQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB
    SLICE_X59Y119.C2     net (fanout=5)        2.809   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB
    SLICE_X59Y119.C      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<6>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>121
    SLICE_X56Y118.B1     net (fanout=2)        1.229   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<3>
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.C1     net (fanout=3)        0.816   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Tilo                  0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_G
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.C3     net (fanout=4)        0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X59Y120.C      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>111
    SLICE_X59Y120.B5     net (fanout=1)        0.440   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>11
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (2.496ns logic, 7.208ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.595 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.DQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3
    SLICE_X58Y119.C1     net (fanout=5)        3.564   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
    SLICE_X58Y119.C      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1111
    SLICE_X56Y118.B5     net (fanout=4)        0.673   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>111
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.D3     net (fanout=3)        0.620   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Topdc                 0.402   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_F
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.C3     net (fanout=4)        0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X59Y120.C      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>111
    SLICE_X59Y120.B5     net (fanout=1)        0.440   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X59Y120.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Msub_GND_925_o_GND_925_o_sub_26_OUT<3:0>_xor<3>11
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (2.471ns logic, 7.211ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2 (SLICE_X57Y118.D6), 271 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.407ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.597 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.DQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3
    SLICE_X58Y119.C1     net (fanout=5)        3.564   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
    SLICE_X58Y119.C      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1111
    SLICE_X56Y118.B5     net (fanout=4)        0.673   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>111
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.C1     net (fanout=3)        0.816   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Tilo                  0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_G
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X57Y118.D6     net (fanout=4)        0.630   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X57Y118.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<2>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_xor<0>31
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    -------------------------------------------------  ---------------------------
    Total                                      9.407ns (2.213ns logic, 7.194ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.232ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.597 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.BQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB
    SLICE_X59Y119.C2     net (fanout=5)        2.809   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>11_FRB
    SLICE_X59Y119.C      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<6>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>121
    SLICE_X56Y118.B1     net (fanout=2)        1.229   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<3>
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.C1     net (fanout=3)        0.816   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Tilo                  0.403   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_G
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X57Y118.D6     net (fanout=4)        0.630   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X57Y118.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<2>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_xor<0>31
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    -------------------------------------------------  ---------------------------
    Total                                      9.232ns (2.237ns logic, 6.995ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.210ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.597 - 0.621)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y100.DQ     Tcko                  0.430   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d_3
    SLICE_X58Y119.C1     net (fanout=5)        3.564   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1d<3>
    SLICE_X58Y119.C      Tilo                  0.235   withHdmiTx.Inst_hdmiOutIF/greeEncoder/d_q<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>1111
    SLICE_X56Y118.B5     net (fanout=4)        0.673   withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>111
    SLICE_X56Y118.B      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<4>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_q_m<1>131
    SLICE_X59Y117.D4     net (fanout=7)        0.547   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m<4>
    SLICE_X59Y117.D      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>1
    SLICE_X59Y118.A1     net (fanout=8)        0.964   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd6_lut<0>
    SLICE_X59Y118.A      Tilo                  0.259   withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg<7>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd71
    SLICE_X58Y120.D3     net (fanout=3)        0.620   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7
    SLICE_X58Y120.CMUX   Topdc                 0.402   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2_F
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>2
    SLICE_X57Y118.D6     net (fanout=4)        0.630   withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_cy<0>1
    SLICE_X57Y118.CLK    Tas                   0.373   withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m<2>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/ADDERTREE_INTERNAL_Madd7_xor<0>31
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_2
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (2.212ns logic, 6.998ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9 (SLICE_X33Y125.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_reg (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_reg to withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y125.AQ     Tcko                  0.200   withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_q_BRB0
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_reg
    SLICE_X33Y125.B6     net (fanout=1)        0.018   withHdmiTx.Inst_hdmiOutIF/blueEncoder/c1_reg
    SLICE_X33Y125.CLK    Tah         (-Th)    -0.215   withHdmiTx.Inst_hdmiOutIF/blueEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mmux_concat[1]_decision3_mux_60_OUT101
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.415ns logic, 0.018ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8 (SLICE_X53Y120.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y120.CQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d_3
    SLICE_X53Y120.A4     net (fanout=5)        0.115   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
    SLICE_X53Y120.CLK    Tah         (-Th)    -0.155   withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d<3>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m<8>1
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/q_m_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.353ns logic, 0.115ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X14Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 to withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y90.CQ      Tcko                  0.234   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X14Y90.CX      net (fanout=6)        0.135   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    SLICE_X14Y90.CLK     Tckdi       (-Th)    -0.100   withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14
                                                       withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.334ns logic, 0.135ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: hdmiActiveTxIn_BRB2/CLK
  Logical resource: Mshreg_hdmiActiveTxIn_BRB0/CLK
  Location pin: SLICE_X30Y125.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      7.157ns|     10.661ns|            0|            2|           52|    185086176|
| TS_clkRst_CLK_100s            |     10.000ns|     10.661ns|      9.318ns|            2|            0|    184831730|        14062|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      7.168ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|     10.725ns|          N/A|            0|            0|        13956|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     18.895ns|          N/A|            0|            0|        19459|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.672ns|          N/A|            0|            0|       220925|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   18.895|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 1072  (Setup/Max: 1072, Hold: 0)

Constraints cover 185086232 paths, 0 nets, and 78542 connections

Design statistics:
   Minimum period:  18.895ns{1}   (Maximum frequency:  52.924MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  9 13:20:45 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 761 MB



