Report time       : Sun Dec 20 11:31:47 EST 2020.
Solution          : unroll_loop1_2.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           4878|           4878|           4878|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
