// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        gat_net_skip_proj_weight_fixed,
        skip_proj_weight_V_0_address0,
        skip_proj_weight_V_0_ce0,
        skip_proj_weight_V_0_we0,
        skip_proj_weight_V_0_d0,
        skip_proj_weight_V_1_address0,
        skip_proj_weight_V_1_ce0,
        skip_proj_weight_V_1_we0,
        skip_proj_weight_V_1_d0,
        skip_proj_weight_V_2_address0,
        skip_proj_weight_V_2_ce0,
        skip_proj_weight_V_2_we0,
        skip_proj_weight_V_2_d0,
        skip_proj_weight_V_3_address0,
        skip_proj_weight_V_3_ce0,
        skip_proj_weight_V_3_we0,
        skip_proj_weight_V_3_d0,
        skip_proj_weight_V_4_address0,
        skip_proj_weight_V_4_ce0,
        skip_proj_weight_V_4_we0,
        skip_proj_weight_V_4_d0,
        skip_proj_weight_V_5_address0,
        skip_proj_weight_V_5_ce0,
        skip_proj_weight_V_5_we0,
        skip_proj_weight_V_5_d0,
        skip_proj_weight_V_6_address0,
        skip_proj_weight_V_6_ce0,
        skip_proj_weight_V_6_we0,
        skip_proj_weight_V_6_d0,
        skip_proj_weight_V_7_address0,
        skip_proj_weight_V_7_ce0,
        skip_proj_weight_V_7_we0,
        skip_proj_weight_V_7_d0,
        skip_proj_weight_V_8_address0,
        skip_proj_weight_V_8_ce0,
        skip_proj_weight_V_8_we0,
        skip_proj_weight_V_8_d0,
        skip_proj_weight_V_9_address0,
        skip_proj_weight_V_9_ce0,
        skip_proj_weight_V_9_we0,
        skip_proj_weight_V_9_d0,
        skip_proj_weight_V_10_address0,
        skip_proj_weight_V_10_ce0,
        skip_proj_weight_V_10_we0,
        skip_proj_weight_V_10_d0,
        skip_proj_weight_V_11_address0,
        skip_proj_weight_V_11_ce0,
        skip_proj_weight_V_11_we0,
        skip_proj_weight_V_11_d0,
        skip_proj_weight_V_12_address0,
        skip_proj_weight_V_12_ce0,
        skip_proj_weight_V_12_we0,
        skip_proj_weight_V_12_d0,
        skip_proj_weight_V_13_address0,
        skip_proj_weight_V_13_ce0,
        skip_proj_weight_V_13_we0,
        skip_proj_weight_V_13_d0,
        skip_proj_weight_V_14_address0,
        skip_proj_weight_V_14_ce0,
        skip_proj_weight_V_14_we0,
        skip_proj_weight_V_14_d0,
        skip_proj_weight_V_15_address0,
        skip_proj_weight_V_15_ce0,
        skip_proj_weight_V_15_we0,
        skip_proj_weight_V_15_d0,
        skip_proj_weight_V_16_address0,
        skip_proj_weight_V_16_ce0,
        skip_proj_weight_V_16_we0,
        skip_proj_weight_V_16_d0,
        skip_proj_weight_V_17_address0,
        skip_proj_weight_V_17_ce0,
        skip_proj_weight_V_17_we0,
        skip_proj_weight_V_17_d0,
        skip_proj_weight_V_18_address0,
        skip_proj_weight_V_18_ce0,
        skip_proj_weight_V_18_we0,
        skip_proj_weight_V_18_d0,
        skip_proj_weight_V_19_address0,
        skip_proj_weight_V_19_ce0,
        skip_proj_weight_V_19_we0,
        skip_proj_weight_V_19_d0,
        skip_proj_weight_V_20_address0,
        skip_proj_weight_V_20_ce0,
        skip_proj_weight_V_20_we0,
        skip_proj_weight_V_20_d0,
        skip_proj_weight_V_21_address0,
        skip_proj_weight_V_21_ce0,
        skip_proj_weight_V_21_we0,
        skip_proj_weight_V_21_d0,
        skip_proj_weight_V_22_address0,
        skip_proj_weight_V_22_ce0,
        skip_proj_weight_V_22_we0,
        skip_proj_weight_V_22_d0,
        skip_proj_weight_V_23_address0,
        skip_proj_weight_V_23_ce0,
        skip_proj_weight_V_23_we0,
        skip_proj_weight_V_23_d0,
        skip_proj_weight_V_24_address0,
        skip_proj_weight_V_24_ce0,
        skip_proj_weight_V_24_we0,
        skip_proj_weight_V_24_d0,
        skip_proj_weight_V_25_address0,
        skip_proj_weight_V_25_ce0,
        skip_proj_weight_V_25_we0,
        skip_proj_weight_V_25_d0,
        skip_proj_weight_V_26_address0,
        skip_proj_weight_V_26_ce0,
        skip_proj_weight_V_26_we0,
        skip_proj_weight_V_26_d0,
        skip_proj_weight_V_27_address0,
        skip_proj_weight_V_27_ce0,
        skip_proj_weight_V_27_we0,
        skip_proj_weight_V_27_d0,
        skip_proj_weight_V_28_address0,
        skip_proj_weight_V_28_ce0,
        skip_proj_weight_V_28_we0,
        skip_proj_weight_V_28_d0,
        skip_proj_weight_V_29_address0,
        skip_proj_weight_V_29_ce0,
        skip_proj_weight_V_29_we0,
        skip_proj_weight_V_29_d0,
        skip_proj_weight_V_30_address0,
        skip_proj_weight_V_30_ce0,
        skip_proj_weight_V_30_we0,
        skip_proj_weight_V_30_d0,
        skip_proj_weight_V_31_address0,
        skip_proj_weight_V_31_ce0,
        skip_proj_weight_V_31_we0,
        skip_proj_weight_V_31_d0,
        skip_proj_weight_V_32_address0,
        skip_proj_weight_V_32_ce0,
        skip_proj_weight_V_32_we0,
        skip_proj_weight_V_32_d0,
        skip_proj_weight_V_33_address0,
        skip_proj_weight_V_33_ce0,
        skip_proj_weight_V_33_we0,
        skip_proj_weight_V_33_d0,
        skip_proj_weight_V_34_address0,
        skip_proj_weight_V_34_ce0,
        skip_proj_weight_V_34_we0,
        skip_proj_weight_V_34_d0,
        skip_proj_weight_V_35_address0,
        skip_proj_weight_V_35_ce0,
        skip_proj_weight_V_35_we0,
        skip_proj_weight_V_35_d0,
        skip_proj_weight_V_36_address0,
        skip_proj_weight_V_36_ce0,
        skip_proj_weight_V_36_we0,
        skip_proj_weight_V_36_d0,
        skip_proj_weight_V_37_address0,
        skip_proj_weight_V_37_ce0,
        skip_proj_weight_V_37_we0,
        skip_proj_weight_V_37_d0,
        skip_proj_weight_V_38_address0,
        skip_proj_weight_V_38_ce0,
        skip_proj_weight_V_38_we0,
        skip_proj_weight_V_38_d0,
        skip_proj_weight_V_39_address0,
        skip_proj_weight_V_39_ce0,
        skip_proj_weight_V_39_we0,
        skip_proj_weight_V_39_d0,
        skip_proj_weight_V_40_address0,
        skip_proj_weight_V_40_ce0,
        skip_proj_weight_V_40_we0,
        skip_proj_weight_V_40_d0,
        skip_proj_weight_V_41_address0,
        skip_proj_weight_V_41_ce0,
        skip_proj_weight_V_41_we0,
        skip_proj_weight_V_41_d0,
        skip_proj_weight_V_42_address0,
        skip_proj_weight_V_42_ce0,
        skip_proj_weight_V_42_we0,
        skip_proj_weight_V_42_d0,
        skip_proj_weight_V_43_address0,
        skip_proj_weight_V_43_ce0,
        skip_proj_weight_V_43_we0,
        skip_proj_weight_V_43_d0,
        skip_proj_weight_V_44_address0,
        skip_proj_weight_V_44_ce0,
        skip_proj_weight_V_44_we0,
        skip_proj_weight_V_44_d0,
        skip_proj_weight_V_45_address0,
        skip_proj_weight_V_45_ce0,
        skip_proj_weight_V_45_we0,
        skip_proj_weight_V_45_d0,
        skip_proj_weight_V_46_address0,
        skip_proj_weight_V_46_ce0,
        skip_proj_weight_V_46_we0,
        skip_proj_weight_V_46_d0,
        skip_proj_weight_V_47_address0,
        skip_proj_weight_V_47_ce0,
        skip_proj_weight_V_47_we0,
        skip_proj_weight_V_47_d0,
        skip_proj_weight_V_48_address0,
        skip_proj_weight_V_48_ce0,
        skip_proj_weight_V_48_we0,
        skip_proj_weight_V_48_d0,
        skip_proj_weight_V_49_address0,
        skip_proj_weight_V_49_ce0,
        skip_proj_weight_V_49_we0,
        skip_proj_weight_V_49_d0,
        skip_proj_weight_V_50_address0,
        skip_proj_weight_V_50_ce0,
        skip_proj_weight_V_50_we0,
        skip_proj_weight_V_50_d0,
        skip_proj_weight_V_51_address0,
        skip_proj_weight_V_51_ce0,
        skip_proj_weight_V_51_we0,
        skip_proj_weight_V_51_d0,
        skip_proj_weight_V_52_address0,
        skip_proj_weight_V_52_ce0,
        skip_proj_weight_V_52_we0,
        skip_proj_weight_V_52_d0,
        skip_proj_weight_V_53_address0,
        skip_proj_weight_V_53_ce0,
        skip_proj_weight_V_53_we0,
        skip_proj_weight_V_53_d0,
        skip_proj_weight_V_54_address0,
        skip_proj_weight_V_54_ce0,
        skip_proj_weight_V_54_we0,
        skip_proj_weight_V_54_d0,
        skip_proj_weight_V_55_address0,
        skip_proj_weight_V_55_ce0,
        skip_proj_weight_V_55_we0,
        skip_proj_weight_V_55_d0,
        skip_proj_weight_V_56_address0,
        skip_proj_weight_V_56_ce0,
        skip_proj_weight_V_56_we0,
        skip_proj_weight_V_56_d0,
        skip_proj_weight_V_57_address0,
        skip_proj_weight_V_57_ce0,
        skip_proj_weight_V_57_we0,
        skip_proj_weight_V_57_d0,
        skip_proj_weight_V_58_address0,
        skip_proj_weight_V_58_ce0,
        skip_proj_weight_V_58_we0,
        skip_proj_weight_V_58_d0,
        skip_proj_weight_V_59_address0,
        skip_proj_weight_V_59_ce0,
        skip_proj_weight_V_59_we0,
        skip_proj_weight_V_59_d0,
        skip_proj_weight_V_60_address0,
        skip_proj_weight_V_60_ce0,
        skip_proj_weight_V_60_we0,
        skip_proj_weight_V_60_d0,
        skip_proj_weight_V_61_address0,
        skip_proj_weight_V_61_ce0,
        skip_proj_weight_V_61_we0,
        skip_proj_weight_V_61_d0,
        skip_proj_weight_V_62_address0,
        skip_proj_weight_V_62_ce0,
        skip_proj_weight_V_62_we0,
        skip_proj_weight_V_62_d0,
        skip_proj_weight_V_63_address0,
        skip_proj_weight_V_63_ce0,
        skip_proj_weight_V_63_we0,
        skip_proj_weight_V_63_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [63:0] m_axi_mem_AWADDR;
output  [0:0] m_axi_mem_AWID;
output  [31:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [0:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [31:0] m_axi_mem_WDATA;
output  [3:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [0:0] m_axi_mem_WID;
output  [0:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [63:0] m_axi_mem_ARADDR;
output  [0:0] m_axi_mem_ARID;
output  [31:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [0:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [31:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [0:0] m_axi_mem_RID;
input  [0:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [0:0] m_axi_mem_BID;
input  [0:0] m_axi_mem_BUSER;
input  [63:0] gat_net_skip_proj_weight_fixed;
output  [8:0] skip_proj_weight_V_0_address0;
output   skip_proj_weight_V_0_ce0;
output   skip_proj_weight_V_0_we0;
output  [27:0] skip_proj_weight_V_0_d0;
output  [8:0] skip_proj_weight_V_1_address0;
output   skip_proj_weight_V_1_ce0;
output   skip_proj_weight_V_1_we0;
output  [27:0] skip_proj_weight_V_1_d0;
output  [8:0] skip_proj_weight_V_2_address0;
output   skip_proj_weight_V_2_ce0;
output   skip_proj_weight_V_2_we0;
output  [27:0] skip_proj_weight_V_2_d0;
output  [8:0] skip_proj_weight_V_3_address0;
output   skip_proj_weight_V_3_ce0;
output   skip_proj_weight_V_3_we0;
output  [27:0] skip_proj_weight_V_3_d0;
output  [8:0] skip_proj_weight_V_4_address0;
output   skip_proj_weight_V_4_ce0;
output   skip_proj_weight_V_4_we0;
output  [27:0] skip_proj_weight_V_4_d0;
output  [8:0] skip_proj_weight_V_5_address0;
output   skip_proj_weight_V_5_ce0;
output   skip_proj_weight_V_5_we0;
output  [27:0] skip_proj_weight_V_5_d0;
output  [8:0] skip_proj_weight_V_6_address0;
output   skip_proj_weight_V_6_ce0;
output   skip_proj_weight_V_6_we0;
output  [27:0] skip_proj_weight_V_6_d0;
output  [8:0] skip_proj_weight_V_7_address0;
output   skip_proj_weight_V_7_ce0;
output   skip_proj_weight_V_7_we0;
output  [27:0] skip_proj_weight_V_7_d0;
output  [8:0] skip_proj_weight_V_8_address0;
output   skip_proj_weight_V_8_ce0;
output   skip_proj_weight_V_8_we0;
output  [27:0] skip_proj_weight_V_8_d0;
output  [8:0] skip_proj_weight_V_9_address0;
output   skip_proj_weight_V_9_ce0;
output   skip_proj_weight_V_9_we0;
output  [27:0] skip_proj_weight_V_9_d0;
output  [8:0] skip_proj_weight_V_10_address0;
output   skip_proj_weight_V_10_ce0;
output   skip_proj_weight_V_10_we0;
output  [27:0] skip_proj_weight_V_10_d0;
output  [8:0] skip_proj_weight_V_11_address0;
output   skip_proj_weight_V_11_ce0;
output   skip_proj_weight_V_11_we0;
output  [27:0] skip_proj_weight_V_11_d0;
output  [8:0] skip_proj_weight_V_12_address0;
output   skip_proj_weight_V_12_ce0;
output   skip_proj_weight_V_12_we0;
output  [27:0] skip_proj_weight_V_12_d0;
output  [8:0] skip_proj_weight_V_13_address0;
output   skip_proj_weight_V_13_ce0;
output   skip_proj_weight_V_13_we0;
output  [27:0] skip_proj_weight_V_13_d0;
output  [8:0] skip_proj_weight_V_14_address0;
output   skip_proj_weight_V_14_ce0;
output   skip_proj_weight_V_14_we0;
output  [27:0] skip_proj_weight_V_14_d0;
output  [8:0] skip_proj_weight_V_15_address0;
output   skip_proj_weight_V_15_ce0;
output   skip_proj_weight_V_15_we0;
output  [27:0] skip_proj_weight_V_15_d0;
output  [8:0] skip_proj_weight_V_16_address0;
output   skip_proj_weight_V_16_ce0;
output   skip_proj_weight_V_16_we0;
output  [27:0] skip_proj_weight_V_16_d0;
output  [8:0] skip_proj_weight_V_17_address0;
output   skip_proj_weight_V_17_ce0;
output   skip_proj_weight_V_17_we0;
output  [27:0] skip_proj_weight_V_17_d0;
output  [8:0] skip_proj_weight_V_18_address0;
output   skip_proj_weight_V_18_ce0;
output   skip_proj_weight_V_18_we0;
output  [27:0] skip_proj_weight_V_18_d0;
output  [8:0] skip_proj_weight_V_19_address0;
output   skip_proj_weight_V_19_ce0;
output   skip_proj_weight_V_19_we0;
output  [27:0] skip_proj_weight_V_19_d0;
output  [8:0] skip_proj_weight_V_20_address0;
output   skip_proj_weight_V_20_ce0;
output   skip_proj_weight_V_20_we0;
output  [27:0] skip_proj_weight_V_20_d0;
output  [8:0] skip_proj_weight_V_21_address0;
output   skip_proj_weight_V_21_ce0;
output   skip_proj_weight_V_21_we0;
output  [27:0] skip_proj_weight_V_21_d0;
output  [8:0] skip_proj_weight_V_22_address0;
output   skip_proj_weight_V_22_ce0;
output   skip_proj_weight_V_22_we0;
output  [27:0] skip_proj_weight_V_22_d0;
output  [8:0] skip_proj_weight_V_23_address0;
output   skip_proj_weight_V_23_ce0;
output   skip_proj_weight_V_23_we0;
output  [27:0] skip_proj_weight_V_23_d0;
output  [8:0] skip_proj_weight_V_24_address0;
output   skip_proj_weight_V_24_ce0;
output   skip_proj_weight_V_24_we0;
output  [27:0] skip_proj_weight_V_24_d0;
output  [8:0] skip_proj_weight_V_25_address0;
output   skip_proj_weight_V_25_ce0;
output   skip_proj_weight_V_25_we0;
output  [27:0] skip_proj_weight_V_25_d0;
output  [8:0] skip_proj_weight_V_26_address0;
output   skip_proj_weight_V_26_ce0;
output   skip_proj_weight_V_26_we0;
output  [27:0] skip_proj_weight_V_26_d0;
output  [8:0] skip_proj_weight_V_27_address0;
output   skip_proj_weight_V_27_ce0;
output   skip_proj_weight_V_27_we0;
output  [27:0] skip_proj_weight_V_27_d0;
output  [8:0] skip_proj_weight_V_28_address0;
output   skip_proj_weight_V_28_ce0;
output   skip_proj_weight_V_28_we0;
output  [27:0] skip_proj_weight_V_28_d0;
output  [8:0] skip_proj_weight_V_29_address0;
output   skip_proj_weight_V_29_ce0;
output   skip_proj_weight_V_29_we0;
output  [27:0] skip_proj_weight_V_29_d0;
output  [8:0] skip_proj_weight_V_30_address0;
output   skip_proj_weight_V_30_ce0;
output   skip_proj_weight_V_30_we0;
output  [27:0] skip_proj_weight_V_30_d0;
output  [8:0] skip_proj_weight_V_31_address0;
output   skip_proj_weight_V_31_ce0;
output   skip_proj_weight_V_31_we0;
output  [27:0] skip_proj_weight_V_31_d0;
output  [8:0] skip_proj_weight_V_32_address0;
output   skip_proj_weight_V_32_ce0;
output   skip_proj_weight_V_32_we0;
output  [27:0] skip_proj_weight_V_32_d0;
output  [8:0] skip_proj_weight_V_33_address0;
output   skip_proj_weight_V_33_ce0;
output   skip_proj_weight_V_33_we0;
output  [27:0] skip_proj_weight_V_33_d0;
output  [8:0] skip_proj_weight_V_34_address0;
output   skip_proj_weight_V_34_ce0;
output   skip_proj_weight_V_34_we0;
output  [27:0] skip_proj_weight_V_34_d0;
output  [8:0] skip_proj_weight_V_35_address0;
output   skip_proj_weight_V_35_ce0;
output   skip_proj_weight_V_35_we0;
output  [27:0] skip_proj_weight_V_35_d0;
output  [8:0] skip_proj_weight_V_36_address0;
output   skip_proj_weight_V_36_ce0;
output   skip_proj_weight_V_36_we0;
output  [27:0] skip_proj_weight_V_36_d0;
output  [8:0] skip_proj_weight_V_37_address0;
output   skip_proj_weight_V_37_ce0;
output   skip_proj_weight_V_37_we0;
output  [27:0] skip_proj_weight_V_37_d0;
output  [8:0] skip_proj_weight_V_38_address0;
output   skip_proj_weight_V_38_ce0;
output   skip_proj_weight_V_38_we0;
output  [27:0] skip_proj_weight_V_38_d0;
output  [8:0] skip_proj_weight_V_39_address0;
output   skip_proj_weight_V_39_ce0;
output   skip_proj_weight_V_39_we0;
output  [27:0] skip_proj_weight_V_39_d0;
output  [8:0] skip_proj_weight_V_40_address0;
output   skip_proj_weight_V_40_ce0;
output   skip_proj_weight_V_40_we0;
output  [27:0] skip_proj_weight_V_40_d0;
output  [8:0] skip_proj_weight_V_41_address0;
output   skip_proj_weight_V_41_ce0;
output   skip_proj_weight_V_41_we0;
output  [27:0] skip_proj_weight_V_41_d0;
output  [8:0] skip_proj_weight_V_42_address0;
output   skip_proj_weight_V_42_ce0;
output   skip_proj_weight_V_42_we0;
output  [27:0] skip_proj_weight_V_42_d0;
output  [8:0] skip_proj_weight_V_43_address0;
output   skip_proj_weight_V_43_ce0;
output   skip_proj_weight_V_43_we0;
output  [27:0] skip_proj_weight_V_43_d0;
output  [8:0] skip_proj_weight_V_44_address0;
output   skip_proj_weight_V_44_ce0;
output   skip_proj_weight_V_44_we0;
output  [27:0] skip_proj_weight_V_44_d0;
output  [8:0] skip_proj_weight_V_45_address0;
output   skip_proj_weight_V_45_ce0;
output   skip_proj_weight_V_45_we0;
output  [27:0] skip_proj_weight_V_45_d0;
output  [8:0] skip_proj_weight_V_46_address0;
output   skip_proj_weight_V_46_ce0;
output   skip_proj_weight_V_46_we0;
output  [27:0] skip_proj_weight_V_46_d0;
output  [8:0] skip_proj_weight_V_47_address0;
output   skip_proj_weight_V_47_ce0;
output   skip_proj_weight_V_47_we0;
output  [27:0] skip_proj_weight_V_47_d0;
output  [8:0] skip_proj_weight_V_48_address0;
output   skip_proj_weight_V_48_ce0;
output   skip_proj_weight_V_48_we0;
output  [27:0] skip_proj_weight_V_48_d0;
output  [8:0] skip_proj_weight_V_49_address0;
output   skip_proj_weight_V_49_ce0;
output   skip_proj_weight_V_49_we0;
output  [27:0] skip_proj_weight_V_49_d0;
output  [8:0] skip_proj_weight_V_50_address0;
output   skip_proj_weight_V_50_ce0;
output   skip_proj_weight_V_50_we0;
output  [27:0] skip_proj_weight_V_50_d0;
output  [8:0] skip_proj_weight_V_51_address0;
output   skip_proj_weight_V_51_ce0;
output   skip_proj_weight_V_51_we0;
output  [27:0] skip_proj_weight_V_51_d0;
output  [8:0] skip_proj_weight_V_52_address0;
output   skip_proj_weight_V_52_ce0;
output   skip_proj_weight_V_52_we0;
output  [27:0] skip_proj_weight_V_52_d0;
output  [8:0] skip_proj_weight_V_53_address0;
output   skip_proj_weight_V_53_ce0;
output   skip_proj_weight_V_53_we0;
output  [27:0] skip_proj_weight_V_53_d0;
output  [8:0] skip_proj_weight_V_54_address0;
output   skip_proj_weight_V_54_ce0;
output   skip_proj_weight_V_54_we0;
output  [27:0] skip_proj_weight_V_54_d0;
output  [8:0] skip_proj_weight_V_55_address0;
output   skip_proj_weight_V_55_ce0;
output   skip_proj_weight_V_55_we0;
output  [27:0] skip_proj_weight_V_55_d0;
output  [8:0] skip_proj_weight_V_56_address0;
output   skip_proj_weight_V_56_ce0;
output   skip_proj_weight_V_56_we0;
output  [27:0] skip_proj_weight_V_56_d0;
output  [8:0] skip_proj_weight_V_57_address0;
output   skip_proj_weight_V_57_ce0;
output   skip_proj_weight_V_57_we0;
output  [27:0] skip_proj_weight_V_57_d0;
output  [8:0] skip_proj_weight_V_58_address0;
output   skip_proj_weight_V_58_ce0;
output   skip_proj_weight_V_58_we0;
output  [27:0] skip_proj_weight_V_58_d0;
output  [8:0] skip_proj_weight_V_59_address0;
output   skip_proj_weight_V_59_ce0;
output   skip_proj_weight_V_59_we0;
output  [27:0] skip_proj_weight_V_59_d0;
output  [8:0] skip_proj_weight_V_60_address0;
output   skip_proj_weight_V_60_ce0;
output   skip_proj_weight_V_60_we0;
output  [27:0] skip_proj_weight_V_60_d0;
output  [8:0] skip_proj_weight_V_61_address0;
output   skip_proj_weight_V_61_ce0;
output   skip_proj_weight_V_61_we0;
output  [27:0] skip_proj_weight_V_61_d0;
output  [8:0] skip_proj_weight_V_62_address0;
output   skip_proj_weight_V_62_ce0;
output   skip_proj_weight_V_62_we0;
output  [27:0] skip_proj_weight_V_62_d0;
output  [8:0] skip_proj_weight_V_63_address0;
output   skip_proj_weight_V_63_ce0;
output   skip_proj_weight_V_63_we0;
output  [27:0] skip_proj_weight_V_63_d0;

reg ap_idle;
reg m_axi_mem_ARVALID;
reg m_axi_mem_RREADY;
reg skip_proj_weight_V_0_ce0;
reg skip_proj_weight_V_0_we0;
reg skip_proj_weight_V_1_ce0;
reg skip_proj_weight_V_1_we0;
reg skip_proj_weight_V_2_ce0;
reg skip_proj_weight_V_2_we0;
reg skip_proj_weight_V_3_ce0;
reg skip_proj_weight_V_3_we0;
reg skip_proj_weight_V_4_ce0;
reg skip_proj_weight_V_4_we0;
reg skip_proj_weight_V_5_ce0;
reg skip_proj_weight_V_5_we0;
reg skip_proj_weight_V_6_ce0;
reg skip_proj_weight_V_6_we0;
reg skip_proj_weight_V_7_ce0;
reg skip_proj_weight_V_7_we0;
reg skip_proj_weight_V_8_ce0;
reg skip_proj_weight_V_8_we0;
reg skip_proj_weight_V_9_ce0;
reg skip_proj_weight_V_9_we0;
reg skip_proj_weight_V_10_ce0;
reg skip_proj_weight_V_10_we0;
reg skip_proj_weight_V_11_ce0;
reg skip_proj_weight_V_11_we0;
reg skip_proj_weight_V_12_ce0;
reg skip_proj_weight_V_12_we0;
reg skip_proj_weight_V_13_ce0;
reg skip_proj_weight_V_13_we0;
reg skip_proj_weight_V_14_ce0;
reg skip_proj_weight_V_14_we0;
reg skip_proj_weight_V_15_ce0;
reg skip_proj_weight_V_15_we0;
reg skip_proj_weight_V_16_ce0;
reg skip_proj_weight_V_16_we0;
reg skip_proj_weight_V_17_ce0;
reg skip_proj_weight_V_17_we0;
reg skip_proj_weight_V_18_ce0;
reg skip_proj_weight_V_18_we0;
reg skip_proj_weight_V_19_ce0;
reg skip_proj_weight_V_19_we0;
reg skip_proj_weight_V_20_ce0;
reg skip_proj_weight_V_20_we0;
reg skip_proj_weight_V_21_ce0;
reg skip_proj_weight_V_21_we0;
reg skip_proj_weight_V_22_ce0;
reg skip_proj_weight_V_22_we0;
reg skip_proj_weight_V_23_ce0;
reg skip_proj_weight_V_23_we0;
reg skip_proj_weight_V_24_ce0;
reg skip_proj_weight_V_24_we0;
reg skip_proj_weight_V_25_ce0;
reg skip_proj_weight_V_25_we0;
reg skip_proj_weight_V_26_ce0;
reg skip_proj_weight_V_26_we0;
reg skip_proj_weight_V_27_ce0;
reg skip_proj_weight_V_27_we0;
reg skip_proj_weight_V_28_ce0;
reg skip_proj_weight_V_28_we0;
reg skip_proj_weight_V_29_ce0;
reg skip_proj_weight_V_29_we0;
reg skip_proj_weight_V_30_ce0;
reg skip_proj_weight_V_30_we0;
reg skip_proj_weight_V_31_ce0;
reg skip_proj_weight_V_31_we0;
reg skip_proj_weight_V_32_ce0;
reg skip_proj_weight_V_32_we0;
reg skip_proj_weight_V_33_ce0;
reg skip_proj_weight_V_33_we0;
reg skip_proj_weight_V_34_ce0;
reg skip_proj_weight_V_34_we0;
reg skip_proj_weight_V_35_ce0;
reg skip_proj_weight_V_35_we0;
reg skip_proj_weight_V_36_ce0;
reg skip_proj_weight_V_36_we0;
reg skip_proj_weight_V_37_ce0;
reg skip_proj_weight_V_37_we0;
reg skip_proj_weight_V_38_ce0;
reg skip_proj_weight_V_38_we0;
reg skip_proj_weight_V_39_ce0;
reg skip_proj_weight_V_39_we0;
reg skip_proj_weight_V_40_ce0;
reg skip_proj_weight_V_40_we0;
reg skip_proj_weight_V_41_ce0;
reg skip_proj_weight_V_41_we0;
reg skip_proj_weight_V_42_ce0;
reg skip_proj_weight_V_42_we0;
reg skip_proj_weight_V_43_ce0;
reg skip_proj_weight_V_43_we0;
reg skip_proj_weight_V_44_ce0;
reg skip_proj_weight_V_44_we0;
reg skip_proj_weight_V_45_ce0;
reg skip_proj_weight_V_45_we0;
reg skip_proj_weight_V_46_ce0;
reg skip_proj_weight_V_46_we0;
reg skip_proj_weight_V_47_ce0;
reg skip_proj_weight_V_47_we0;
reg skip_proj_weight_V_48_ce0;
reg skip_proj_weight_V_48_we0;
reg skip_proj_weight_V_49_ce0;
reg skip_proj_weight_V_49_we0;
reg skip_proj_weight_V_50_ce0;
reg skip_proj_weight_V_50_we0;
reg skip_proj_weight_V_51_ce0;
reg skip_proj_weight_V_51_we0;
reg skip_proj_weight_V_52_ce0;
reg skip_proj_weight_V_52_we0;
reg skip_proj_weight_V_53_ce0;
reg skip_proj_weight_V_53_we0;
reg skip_proj_weight_V_54_ce0;
reg skip_proj_weight_V_54_we0;
reg skip_proj_weight_V_55_ce0;
reg skip_proj_weight_V_55_we0;
reg skip_proj_weight_V_56_ce0;
reg skip_proj_weight_V_56_we0;
reg skip_proj_weight_V_57_ce0;
reg skip_proj_weight_V_57_we0;
reg skip_proj_weight_V_58_ce0;
reg skip_proj_weight_V_58_we0;
reg skip_proj_weight_V_59_ce0;
reg skip_proj_weight_V_59_we0;
reg skip_proj_weight_V_60_ce0;
reg skip_proj_weight_V_60_we0;
reg skip_proj_weight_V_61_ce0;
reg skip_proj_weight_V_61_we0;
reg skip_proj_weight_V_62_ce0;
reg skip_proj_weight_V_62_we0;
reg skip_proj_weight_V_63_ce0;
reg skip_proj_weight_V_63_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
reg   [0:0] icmp_ln285_reg_1571;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter16_reg;
reg   [0:0] icmp_ln287_reg_1581;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter16_reg;
reg   [0:0] empty_82_reg_1612;
reg    ap_predicate_op94_readreq_state18;
reg    ap_block_state18_io;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter23_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter23_reg;
reg    ap_predicate_op102_read_state25;
reg    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln285_fu_1289_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mem_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    mem_blk_n_R;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter3_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter4_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter5_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter6_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter7_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter8_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter9_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter10_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter11_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter12_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter13_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter14_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter15_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter17_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter18_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter19_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter20_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter21_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter22_reg;
reg   [0:0] icmp_ln285_reg_1571_pp0_iter24_reg;
wire   [0:0] icmp_ln286_fu_1304_p2;
reg   [0:0] icmp_ln286_reg_1575;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter1_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter2_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter3_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter4_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter5_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter6_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter7_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter8_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter9_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter10_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter11_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter12_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter13_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter14_reg;
reg   [0:0] icmp_ln286_reg_1575_pp0_iter15_reg;
wire   [0:0] icmp_ln287_fu_1318_p2;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter1_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter2_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter3_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter4_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter5_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter6_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter7_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter8_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter9_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter10_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter11_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter12_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter13_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter14_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter15_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter17_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter18_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter19_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter20_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter21_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter22_reg;
reg   [0:0] icmp_ln287_reg_1581_pp0_iter24_reg;
wire   [5:0] trunc_ln290_fu_1324_p1;
reg   [5:0] trunc_ln290_reg_1585;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter1_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter2_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter3_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter4_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter5_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter6_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter7_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter8_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter9_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter10_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter11_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter12_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter13_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter14_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter15_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter16_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter17_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter18_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter19_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter20_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter21_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter22_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter23_reg;
reg   [5:0] trunc_ln290_reg_1585_pp0_iter24_reg;
wire   [5:0] empty_fu_1353_p1;
reg   [5:0] empty_reg_1589;
wire   [6:0] select_ln285_1_fu_1363_p3;
reg   [6:0] select_ln285_1_reg_1595;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter16_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter17_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter18_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter19_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter20_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter21_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter22_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter23_reg;
reg   [6:0] select_ln285_1_reg_1595_pp0_iter24_reg;
wire   [5:0] empty_80_fu_1370_p1;
reg   [5:0] empty_80_reg_1600;
reg   [63:0] mem_addr_reg_1606;
wire   [0:0] empty_82_fu_1463_p2;
wire   [27:0] trunc_ln288_fu_1469_p1;
reg   [27:0] trunc_ln288_reg_1616;
reg    ap_condition_exit_pp0_iter16_stage0;
reg   [27:0] ap_phi_mux_storemerge_phi_fu_1200_p4;
reg   [27:0] ap_phi_reg_pp0_iter25_storemerge_reg_1196;
wire   [27:0] ap_phi_reg_pp0_iter0_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter1_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter2_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter3_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter4_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter5_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter6_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter7_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter8_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter9_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter10_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter11_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter12_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter13_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter14_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter15_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter16_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter17_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter18_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter19_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter20_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter21_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter22_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter23_storemerge_reg_1196;
reg   [27:0] ap_phi_reg_pp0_iter24_storemerge_reg_1196;
wire   [63:0] zext_ln285_fu_1473_p1;
wire  signed [63:0] sext_ln285_fu_1453_p1;
reg   [6:0] j_fu_334;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
wire   [6:0] add_ln286_fu_1334_p2;
reg   [6:0] i_fu_338;
reg   [12:0] indvar_flatten188_fu_342;
reg   [12:0] ap_sig_allocacmp_indvar_flatten188_load;
wire   [12:0] add_ln285_2_fu_1295_p2;
wire   [6:0] select_ln285_fu_1310_p3;
wire   [4:0] grp_fu_1328_p1;
wire   [6:0] add_ln285_fu_1357_p2;
wire   [8:0] tmp_s_fu_1379_p3;
wire   [9:0] zext_ln288_fu_1390_p1;
wire   [9:0] zext_ln290_fu_1386_p1;
wire   [8:0] p_mid_fu_1399_p3;
wire   [9:0] zext_ln288_1_fu_1410_p1;
wire   [9:0] zext_ln290_1_fu_1406_p1;
wire   [9:0] add_ln288_1_fu_1413_p2;
wire   [9:0] add_ln288_fu_1393_p2;
wire   [9:0] select_ln285_2_fu_1419_p3;
wire   [11:0] sext_ln288_1_mid2_v_v_v_v_v_fu_1426_p3;
wire   [63:0] zext_ln285_1_fu_1434_p1;
wire   [63:0] add_ln285_1_fu_1438_p2;
wire   [61:0] sext_ln288_1_mid2_v_fu_1443_p4;
wire   [12:0] grp_fu_1328_p2;
reg    grp_fu_1328_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_906;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_urem_13ns_5ns_13_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
urem_13ns_5ns_13_17_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_indvar_flatten188_load),
    .din1(grp_fu_1328_p1),
    .ce(grp_fu_1328_ce),
    .dout(grp_fu_1328_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter16_stage0)) begin
            ap_enable_reg_pp0_iter17 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_906)) begin
        if (((icmp_ln287_fu_1318_p2 == 1'd0) & (icmp_ln285_fu_1289_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_1196 <= 28'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_reg_1196 <= ap_phi_reg_pp0_iter0_storemerge_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            i_fu_338 <= 7'd0;
        end else if (((icmp_ln285_reg_1571_pp0_iter14_reg == 1'd0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
            i_fu_338 <= select_ln285_1_fu_1363_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln285_fu_1289_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten188_fu_342 <= add_ln285_2_fu_1295_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten188_fu_342 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln285_fu_1289_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_334 <= add_ln286_fu_1334_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_334 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln285_reg_1571_pp0_iter10_reg <= icmp_ln285_reg_1571_pp0_iter9_reg;
        icmp_ln285_reg_1571_pp0_iter11_reg <= icmp_ln285_reg_1571_pp0_iter10_reg;
        icmp_ln285_reg_1571_pp0_iter12_reg <= icmp_ln285_reg_1571_pp0_iter11_reg;
        icmp_ln285_reg_1571_pp0_iter13_reg <= icmp_ln285_reg_1571_pp0_iter12_reg;
        icmp_ln285_reg_1571_pp0_iter14_reg <= icmp_ln285_reg_1571_pp0_iter13_reg;
        icmp_ln285_reg_1571_pp0_iter15_reg <= icmp_ln285_reg_1571_pp0_iter14_reg;
        icmp_ln285_reg_1571_pp0_iter16_reg <= icmp_ln285_reg_1571_pp0_iter15_reg;
        icmp_ln285_reg_1571_pp0_iter17_reg <= icmp_ln285_reg_1571_pp0_iter16_reg;
        icmp_ln285_reg_1571_pp0_iter18_reg <= icmp_ln285_reg_1571_pp0_iter17_reg;
        icmp_ln285_reg_1571_pp0_iter19_reg <= icmp_ln285_reg_1571_pp0_iter18_reg;
        icmp_ln285_reg_1571_pp0_iter20_reg <= icmp_ln285_reg_1571_pp0_iter19_reg;
        icmp_ln285_reg_1571_pp0_iter21_reg <= icmp_ln285_reg_1571_pp0_iter20_reg;
        icmp_ln285_reg_1571_pp0_iter22_reg <= icmp_ln285_reg_1571_pp0_iter21_reg;
        icmp_ln285_reg_1571_pp0_iter23_reg <= icmp_ln285_reg_1571_pp0_iter22_reg;
        icmp_ln285_reg_1571_pp0_iter24_reg <= icmp_ln285_reg_1571_pp0_iter23_reg;
        icmp_ln285_reg_1571_pp0_iter2_reg <= icmp_ln285_reg_1571_pp0_iter1_reg;
        icmp_ln285_reg_1571_pp0_iter3_reg <= icmp_ln285_reg_1571_pp0_iter2_reg;
        icmp_ln285_reg_1571_pp0_iter4_reg <= icmp_ln285_reg_1571_pp0_iter3_reg;
        icmp_ln285_reg_1571_pp0_iter5_reg <= icmp_ln285_reg_1571_pp0_iter4_reg;
        icmp_ln285_reg_1571_pp0_iter6_reg <= icmp_ln285_reg_1571_pp0_iter5_reg;
        icmp_ln285_reg_1571_pp0_iter7_reg <= icmp_ln285_reg_1571_pp0_iter6_reg;
        icmp_ln285_reg_1571_pp0_iter8_reg <= icmp_ln285_reg_1571_pp0_iter7_reg;
        icmp_ln285_reg_1571_pp0_iter9_reg <= icmp_ln285_reg_1571_pp0_iter8_reg;
        icmp_ln286_reg_1575_pp0_iter10_reg <= icmp_ln286_reg_1575_pp0_iter9_reg;
        icmp_ln286_reg_1575_pp0_iter11_reg <= icmp_ln286_reg_1575_pp0_iter10_reg;
        icmp_ln286_reg_1575_pp0_iter12_reg <= icmp_ln286_reg_1575_pp0_iter11_reg;
        icmp_ln286_reg_1575_pp0_iter13_reg <= icmp_ln286_reg_1575_pp0_iter12_reg;
        icmp_ln286_reg_1575_pp0_iter14_reg <= icmp_ln286_reg_1575_pp0_iter13_reg;
        icmp_ln286_reg_1575_pp0_iter15_reg <= icmp_ln286_reg_1575_pp0_iter14_reg;
        icmp_ln286_reg_1575_pp0_iter2_reg <= icmp_ln286_reg_1575_pp0_iter1_reg;
        icmp_ln286_reg_1575_pp0_iter3_reg <= icmp_ln286_reg_1575_pp0_iter2_reg;
        icmp_ln286_reg_1575_pp0_iter4_reg <= icmp_ln286_reg_1575_pp0_iter3_reg;
        icmp_ln286_reg_1575_pp0_iter5_reg <= icmp_ln286_reg_1575_pp0_iter4_reg;
        icmp_ln286_reg_1575_pp0_iter6_reg <= icmp_ln286_reg_1575_pp0_iter5_reg;
        icmp_ln286_reg_1575_pp0_iter7_reg <= icmp_ln286_reg_1575_pp0_iter6_reg;
        icmp_ln286_reg_1575_pp0_iter8_reg <= icmp_ln286_reg_1575_pp0_iter7_reg;
        icmp_ln286_reg_1575_pp0_iter9_reg <= icmp_ln286_reg_1575_pp0_iter8_reg;
        icmp_ln287_reg_1581_pp0_iter10_reg <= icmp_ln287_reg_1581_pp0_iter9_reg;
        icmp_ln287_reg_1581_pp0_iter11_reg <= icmp_ln287_reg_1581_pp0_iter10_reg;
        icmp_ln287_reg_1581_pp0_iter12_reg <= icmp_ln287_reg_1581_pp0_iter11_reg;
        icmp_ln287_reg_1581_pp0_iter13_reg <= icmp_ln287_reg_1581_pp0_iter12_reg;
        icmp_ln287_reg_1581_pp0_iter14_reg <= icmp_ln287_reg_1581_pp0_iter13_reg;
        icmp_ln287_reg_1581_pp0_iter15_reg <= icmp_ln287_reg_1581_pp0_iter14_reg;
        icmp_ln287_reg_1581_pp0_iter16_reg <= icmp_ln287_reg_1581_pp0_iter15_reg;
        icmp_ln287_reg_1581_pp0_iter17_reg <= icmp_ln287_reg_1581_pp0_iter16_reg;
        icmp_ln287_reg_1581_pp0_iter18_reg <= icmp_ln287_reg_1581_pp0_iter17_reg;
        icmp_ln287_reg_1581_pp0_iter19_reg <= icmp_ln287_reg_1581_pp0_iter18_reg;
        icmp_ln287_reg_1581_pp0_iter20_reg <= icmp_ln287_reg_1581_pp0_iter19_reg;
        icmp_ln287_reg_1581_pp0_iter21_reg <= icmp_ln287_reg_1581_pp0_iter20_reg;
        icmp_ln287_reg_1581_pp0_iter22_reg <= icmp_ln287_reg_1581_pp0_iter21_reg;
        icmp_ln287_reg_1581_pp0_iter23_reg <= icmp_ln287_reg_1581_pp0_iter22_reg;
        icmp_ln287_reg_1581_pp0_iter24_reg <= icmp_ln287_reg_1581_pp0_iter23_reg;
        icmp_ln287_reg_1581_pp0_iter2_reg <= icmp_ln287_reg_1581_pp0_iter1_reg;
        icmp_ln287_reg_1581_pp0_iter3_reg <= icmp_ln287_reg_1581_pp0_iter2_reg;
        icmp_ln287_reg_1581_pp0_iter4_reg <= icmp_ln287_reg_1581_pp0_iter3_reg;
        icmp_ln287_reg_1581_pp0_iter5_reg <= icmp_ln287_reg_1581_pp0_iter4_reg;
        icmp_ln287_reg_1581_pp0_iter6_reg <= icmp_ln287_reg_1581_pp0_iter5_reg;
        icmp_ln287_reg_1581_pp0_iter7_reg <= icmp_ln287_reg_1581_pp0_iter6_reg;
        icmp_ln287_reg_1581_pp0_iter8_reg <= icmp_ln287_reg_1581_pp0_iter7_reg;
        icmp_ln287_reg_1581_pp0_iter9_reg <= icmp_ln287_reg_1581_pp0_iter8_reg;
        select_ln285_1_reg_1595_pp0_iter16_reg <= select_ln285_1_reg_1595;
        select_ln285_1_reg_1595_pp0_iter17_reg <= select_ln285_1_reg_1595_pp0_iter16_reg;
        select_ln285_1_reg_1595_pp0_iter18_reg <= select_ln285_1_reg_1595_pp0_iter17_reg;
        select_ln285_1_reg_1595_pp0_iter19_reg <= select_ln285_1_reg_1595_pp0_iter18_reg;
        select_ln285_1_reg_1595_pp0_iter20_reg <= select_ln285_1_reg_1595_pp0_iter19_reg;
        select_ln285_1_reg_1595_pp0_iter21_reg <= select_ln285_1_reg_1595_pp0_iter20_reg;
        select_ln285_1_reg_1595_pp0_iter22_reg <= select_ln285_1_reg_1595_pp0_iter21_reg;
        select_ln285_1_reg_1595_pp0_iter23_reg <= select_ln285_1_reg_1595_pp0_iter22_reg;
        select_ln285_1_reg_1595_pp0_iter24_reg <= select_ln285_1_reg_1595_pp0_iter23_reg;
        trunc_ln290_reg_1585_pp0_iter10_reg <= trunc_ln290_reg_1585_pp0_iter9_reg;
        trunc_ln290_reg_1585_pp0_iter11_reg <= trunc_ln290_reg_1585_pp0_iter10_reg;
        trunc_ln290_reg_1585_pp0_iter12_reg <= trunc_ln290_reg_1585_pp0_iter11_reg;
        trunc_ln290_reg_1585_pp0_iter13_reg <= trunc_ln290_reg_1585_pp0_iter12_reg;
        trunc_ln290_reg_1585_pp0_iter14_reg <= trunc_ln290_reg_1585_pp0_iter13_reg;
        trunc_ln290_reg_1585_pp0_iter15_reg <= trunc_ln290_reg_1585_pp0_iter14_reg;
        trunc_ln290_reg_1585_pp0_iter16_reg <= trunc_ln290_reg_1585_pp0_iter15_reg;
        trunc_ln290_reg_1585_pp0_iter17_reg <= trunc_ln290_reg_1585_pp0_iter16_reg;
        trunc_ln290_reg_1585_pp0_iter18_reg <= trunc_ln290_reg_1585_pp0_iter17_reg;
        trunc_ln290_reg_1585_pp0_iter19_reg <= trunc_ln290_reg_1585_pp0_iter18_reg;
        trunc_ln290_reg_1585_pp0_iter20_reg <= trunc_ln290_reg_1585_pp0_iter19_reg;
        trunc_ln290_reg_1585_pp0_iter21_reg <= trunc_ln290_reg_1585_pp0_iter20_reg;
        trunc_ln290_reg_1585_pp0_iter22_reg <= trunc_ln290_reg_1585_pp0_iter21_reg;
        trunc_ln290_reg_1585_pp0_iter23_reg <= trunc_ln290_reg_1585_pp0_iter22_reg;
        trunc_ln290_reg_1585_pp0_iter24_reg <= trunc_ln290_reg_1585_pp0_iter23_reg;
        trunc_ln290_reg_1585_pp0_iter2_reg <= trunc_ln290_reg_1585_pp0_iter1_reg;
        trunc_ln290_reg_1585_pp0_iter3_reg <= trunc_ln290_reg_1585_pp0_iter2_reg;
        trunc_ln290_reg_1585_pp0_iter4_reg <= trunc_ln290_reg_1585_pp0_iter3_reg;
        trunc_ln290_reg_1585_pp0_iter5_reg <= trunc_ln290_reg_1585_pp0_iter4_reg;
        trunc_ln290_reg_1585_pp0_iter6_reg <= trunc_ln290_reg_1585_pp0_iter5_reg;
        trunc_ln290_reg_1585_pp0_iter7_reg <= trunc_ln290_reg_1585_pp0_iter6_reg;
        trunc_ln290_reg_1585_pp0_iter8_reg <= trunc_ln290_reg_1585_pp0_iter7_reg;
        trunc_ln290_reg_1585_pp0_iter9_reg <= trunc_ln290_reg_1585_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln285_reg_1571 <= icmp_ln285_fu_1289_p2;
        icmp_ln285_reg_1571_pp0_iter1_reg <= icmp_ln285_reg_1571;
        icmp_ln286_reg_1575_pp0_iter1_reg <= icmp_ln286_reg_1575;
        icmp_ln287_reg_1581_pp0_iter1_reg <= icmp_ln287_reg_1581;
        trunc_ln290_reg_1585_pp0_iter1_reg <= trunc_ln290_reg_1585;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_1196 <= ap_phi_reg_pp0_iter9_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge_reg_1196 <= ap_phi_reg_pp0_iter10_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge_reg_1196 <= ap_phi_reg_pp0_iter11_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge_reg_1196 <= ap_phi_reg_pp0_iter12_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge_reg_1196 <= ap_phi_reg_pp0_iter13_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge_reg_1196 <= ap_phi_reg_pp0_iter14_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_storemerge_reg_1196 <= ap_phi_reg_pp0_iter15_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_storemerge_reg_1196 <= ap_phi_reg_pp0_iter16_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_storemerge_reg_1196 <= ap_phi_reg_pp0_iter17_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_storemerge_reg_1196 <= ap_phi_reg_pp0_iter18_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_storemerge_reg_1196 <= ap_phi_reg_pp0_iter19_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_storemerge_reg_1196 <= ap_phi_reg_pp0_iter20_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_storemerge_reg_1196 <= ap_phi_reg_pp0_iter21_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_storemerge_reg_1196 <= ap_phi_reg_pp0_iter22_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_storemerge_reg_1196 <= ap_phi_reg_pp0_iter23_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_storemerge_reg_1196 <= ap_phi_reg_pp0_iter24_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_storemerge_reg_1196 <= ap_phi_reg_pp0_iter1_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_1196 <= ap_phi_reg_pp0_iter2_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_1196 <= ap_phi_reg_pp0_iter3_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_1196 <= ap_phi_reg_pp0_iter4_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_storemerge_reg_1196 <= ap_phi_reg_pp0_iter5_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_storemerge_reg_1196 <= ap_phi_reg_pp0_iter6_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_1196 <= ap_phi_reg_pp0_iter7_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_1196 <= ap_phi_reg_pp0_iter8_storemerge_reg_1196;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln286_reg_1575_pp0_iter14_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_80_reg_1600 <= empty_80_fu_1370_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln287_reg_1581_pp0_iter15_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_82_reg_1612 <= empty_82_fu_1463_p2;
        mem_addr_reg_1606 <= sext_ln285_fu_1453_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln286_reg_1575_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_reg_1589 <= empty_fu_1353_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_fu_1289_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln286_reg_1575 <= icmp_ln286_fu_1304_p2;
        icmp_ln287_reg_1581 <= icmp_ln287_fu_1318_p2;
        trunc_ln290_reg_1585 <= trunc_ln290_fu_1324_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_1571_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln285_1_reg_1595 <= select_ln285_1_fu_1363_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln287_reg_1581_pp0_iter23_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter23_reg == 1'd0))) begin
        trunc_ln288_reg_1616 <= trunc_ln288_fu_1469_p1;
    end
end

always @ (*) begin
    if (((icmp_ln285_fu_1289_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_1571_pp0_iter15_reg == 1'd1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter16_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter16_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln287_reg_1581_pp0_iter24_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter24_reg == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_1200_p4 = trunc_ln288_reg_1616;
    end else begin
        ap_phi_mux_storemerge_phi_fu_1200_p4 = ap_phi_reg_pp0_iter25_storemerge_reg_1196;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten188_load = 13'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten188_load = indvar_flatten188_fu_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_334;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1328_ce = 1'b1;
    end else begin
        grp_fu_1328_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op94_readreq_state18 == 1'b1))) begin
        m_axi_mem_ARVALID = 1'b1;
    end else begin
        m_axi_mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op102_read_state25 == 1'b1))) begin
        m_axi_mem_RREADY = 1'b1;
    end else begin
        m_axi_mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op94_readreq_state18 == 1'b1))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op102_read_state25 == 1'b1))) begin
        mem_blk_n_R = m_axi_mem_RVALID;
    end else begin
        mem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_0_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_0_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_10_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_10_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_11_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_11_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_12_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_12_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_13_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_13_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_14_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_14_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_15_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_15_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_16_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_16_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_17_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_17_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_18_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_18_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_19_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_19_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_1_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_1_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_20_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_20_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_21_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_21_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_22_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_22_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_23_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_23_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_24_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_24_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_25_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_25_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_26_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_26_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_27_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_27_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_28_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_28_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_29_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_29_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_2_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_2_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_30_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_30_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_31_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_31_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_32_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_32_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_33_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_33_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_34_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_34_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_35_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_35_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_36_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_36_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_37_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_37_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_38_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_38_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_39_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_39_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_3_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_3_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_40_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_40_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_41_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_41_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_42_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_42_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_43_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_43_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_44_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_44_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_45_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_45_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_46_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_46_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_47_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_47_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_48_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_48_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_49_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_49_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_4_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_4_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_50_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_50_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_51_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_51_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_52_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_52_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_53_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_53_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_54_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_54_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_55_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_55_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_56_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_56_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_57_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_57_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_58_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_58_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_59_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_59_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_5_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_5_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_60_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_60_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_61_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_61_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_62_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_62_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_63_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_63_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_6_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_6_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_7_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_7_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_8_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_8_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_9_ce0 = 1'b1;
    end else begin
        skip_proj_weight_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln290_reg_1585_pp0_iter24_reg == 6'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        skip_proj_weight_V_9_we0 = 1'b1;
    end else begin
        skip_proj_weight_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_1_fu_1438_p2 = (zext_ln285_1_fu_1434_p1 + gat_net_skip_proj_weight_fixed);

assign add_ln285_2_fu_1295_p2 = (ap_sig_allocacmp_indvar_flatten188_load + 13'd1);

assign add_ln285_fu_1357_p2 = (i_fu_338 + 7'd1);

assign add_ln286_fu_1334_p2 = (select_ln285_fu_1310_p3 + 7'd1);

assign add_ln288_1_fu_1413_p2 = (zext_ln288_1_fu_1410_p1 + zext_ln290_1_fu_1406_p1);

assign add_ln288_fu_1393_p2 = (zext_ln288_fu_1390_p1 + zext_ln290_fu_1386_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter24 == 1'b1) & (ap_predicate_op102_read_state25 == 1'b1) & (m_axi_mem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_block_state18_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter24 == 1'b1) & (ap_predicate_op102_read_state25 == 1'b1) & (m_axi_mem_RVALID == 1'b0)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_block_state18_io)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_io = ((ap_predicate_op94_readreq_state18 == 1'b1) & (m_axi_mem_ARREADY == 1'b0));
end

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24 = ((ap_predicate_op102_read_state25 == 1'b1) & (m_axi_mem_RVALID == 1'b0));
end

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_906 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_1196 = 'bx;

always @ (*) begin
    ap_predicate_op102_read_state25 = ((icmp_ln287_reg_1581_pp0_iter23_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter23_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_readreq_state18 = ((empty_82_reg_1612 == 1'd1) & (icmp_ln287_reg_1581_pp0_iter16_reg == 1'd1) & (icmp_ln285_reg_1571_pp0_iter16_reg == 1'd0));
end

assign empty_80_fu_1370_p1 = add_ln285_fu_1357_p2[5:0];

assign empty_82_fu_1463_p2 = ((grp_fu_1328_p2 == 13'd0) ? 1'b1 : 1'b0);

assign empty_fu_1353_p1 = i_fu_338[5:0];

assign grp_fu_1328_p1 = 13'd9;

assign icmp_ln285_fu_1289_p2 = ((ap_sig_allocacmp_indvar_flatten188_load == 13'd4096) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_1304_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln287_fu_1318_p2 = ((select_ln285_fu_1310_p3 < 7'd9) ? 1'b1 : 1'b0);

assign m_axi_mem_ARADDR = mem_addr_reg_1606;

assign m_axi_mem_ARBURST = 2'd0;

assign m_axi_mem_ARCACHE = 4'd0;

assign m_axi_mem_ARID = 1'd0;

assign m_axi_mem_ARLEN = 32'd9;

assign m_axi_mem_ARLOCK = 2'd0;

assign m_axi_mem_ARPROT = 3'd0;

assign m_axi_mem_ARQOS = 4'd0;

assign m_axi_mem_ARREGION = 4'd0;

assign m_axi_mem_ARSIZE = 3'd0;

assign m_axi_mem_ARUSER = 1'd0;

assign m_axi_mem_AWADDR = 64'd0;

assign m_axi_mem_AWBURST = 2'd0;

assign m_axi_mem_AWCACHE = 4'd0;

assign m_axi_mem_AWID = 1'd0;

assign m_axi_mem_AWLEN = 32'd0;

assign m_axi_mem_AWLOCK = 2'd0;

assign m_axi_mem_AWPROT = 3'd0;

assign m_axi_mem_AWQOS = 4'd0;

assign m_axi_mem_AWREGION = 4'd0;

assign m_axi_mem_AWSIZE = 3'd0;

assign m_axi_mem_AWUSER = 1'd0;

assign m_axi_mem_AWVALID = 1'b0;

assign m_axi_mem_BREADY = 1'b0;

assign m_axi_mem_WDATA = 32'd0;

assign m_axi_mem_WID = 1'd0;

assign m_axi_mem_WLAST = 1'b0;

assign m_axi_mem_WSTRB = 4'd0;

assign m_axi_mem_WUSER = 1'd0;

assign m_axi_mem_WVALID = 1'b0;

assign p_mid_fu_1399_p3 = {{empty_80_reg_1600}, {3'd0}};

assign select_ln285_1_fu_1363_p3 = ((icmp_ln286_reg_1575_pp0_iter14_reg[0:0] == 1'b1) ? add_ln285_fu_1357_p2 : i_fu_338);

assign select_ln285_2_fu_1419_p3 = ((icmp_ln286_reg_1575_pp0_iter15_reg[0:0] == 1'b1) ? add_ln288_1_fu_1413_p2 : add_ln288_fu_1393_p2);

assign select_ln285_fu_1310_p3 = ((icmp_ln286_fu_1304_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign sext_ln285_fu_1453_p1 = $signed(sext_ln288_1_mid2_v_fu_1443_p4);

assign sext_ln288_1_mid2_v_fu_1443_p4 = {{add_ln285_1_fu_1438_p2[63:2]}};

assign sext_ln288_1_mid2_v_v_v_v_v_fu_1426_p3 = {{select_ln285_2_fu_1419_p3}, {2'd0}};

assign skip_proj_weight_V_0_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_0_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_10_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_10_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_11_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_11_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_12_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_12_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_13_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_13_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_14_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_14_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_15_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_15_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_16_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_16_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_17_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_17_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_18_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_18_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_19_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_19_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_1_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_1_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_20_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_20_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_21_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_21_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_22_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_22_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_23_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_23_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_24_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_24_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_25_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_25_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_26_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_26_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_27_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_27_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_28_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_28_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_29_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_29_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_2_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_2_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_30_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_30_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_31_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_31_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_32_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_32_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_33_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_33_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_34_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_34_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_35_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_35_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_36_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_36_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_37_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_37_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_38_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_38_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_39_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_39_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_3_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_3_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_40_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_40_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_41_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_41_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_42_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_42_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_43_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_43_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_44_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_44_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_45_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_45_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_46_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_46_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_47_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_47_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_48_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_48_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_49_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_49_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_4_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_4_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_50_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_50_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_51_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_51_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_52_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_52_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_53_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_53_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_54_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_54_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_55_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_55_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_56_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_56_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_57_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_57_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_58_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_58_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_59_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_59_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_5_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_5_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_60_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_60_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_61_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_61_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_62_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_62_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_63_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_63_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_6_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_6_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_7_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_7_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_8_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_8_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign skip_proj_weight_V_9_address0 = zext_ln285_fu_1473_p1;

assign skip_proj_weight_V_9_d0 = ap_phi_mux_storemerge_phi_fu_1200_p4;

assign tmp_s_fu_1379_p3 = {{empty_reg_1589}, {3'd0}};

assign trunc_ln288_fu_1469_p1 = m_axi_mem_RDATA[27:0];

assign trunc_ln290_fu_1324_p1 = select_ln285_fu_1310_p3[5:0];

assign zext_ln285_1_fu_1434_p1 = sext_ln288_1_mid2_v_v_v_v_v_fu_1426_p3;

assign zext_ln285_fu_1473_p1 = select_ln285_1_reg_1595_pp0_iter24_reg;

assign zext_ln288_1_fu_1410_p1 = empty_80_reg_1600;

assign zext_ln288_fu_1390_p1 = empty_reg_1589;

assign zext_ln290_1_fu_1406_p1 = p_mid_fu_1399_p3;

assign zext_ln290_fu_1386_p1 = tmp_s_fu_1379_p3;

endmodule //GAT_compute_one_graph_load_weights_first_layer_Pipeline_VITIS_LOOP_285_7_VITIS_LOOP_286_8
