<?xml version="1.0" encoding="UTF-8"?>
<project name="tutorial">
  <platform vendor="xilinx.com" boardid="xd" name="xilinx_vck190_base_202210_1" featureRomTime="0">
    <version major="202210" minor="1"/>
    <description/>
    <board name="xilinx.com:vck190:3.0" vendor="xilinx.com" fpga="xcvc1902-vsva2197-2MP-e-S">
      <interfaces/>
      <images>
        <image name="vck190_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="versal:xcvc1902:vsva2197:-2MP:e:S" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="63">
        <kernel name="mm2s" language="c" vlnv="xilinx.com:hls:mm2s:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S" mode="write_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="mem" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="s" addressQualifier="4" id="1" port="S" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;32, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="s" origUse="variable"/>
          <arg name="size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="mm2s">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="s2mm" language="c" vlnv="xilinx.com:hls:s2mm:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain" countedAutoRestart="0" deadlockDetection="local" mailbox="none" swReset="false">
          <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S" mode="read_only" range="" dataWidth="32" portType="stream" base=""/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x24" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="mem" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="s" addressQualifier="4" id="1" port="S" size="0x0" offset="0x0" hostOffset="0x0" hostSize="0x8" type="stream&lt;qdma_axis&lt;32, 0, 0, 0>, 0>&amp;" memSize="0x4" origName="s" origUse="variable"/>
          <arg name="size" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="s2mm">
            <addrRemap base="0x00010000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
