// Seed: 419589192
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2
    , id_12,
    output uwire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri id_6,
    input uwire id_7
    , id_13,
    input uwire id_8,
    output tri id_9,
    input wire id_10
);
  always @(posedge 0, posedge 1) id_12 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wand id_9
    , id_14,
    output wire id_10,
    input wand id_11,
    input tri id_12
);
  wire id_15;
  module_0(
      id_8, id_11, id_4, id_5, id_9, id_5, id_7, id_4, id_1, id_5, id_9
  );
endmodule
