$date
	Tue Mar 25 16:27:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! Res [7:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 2 $ cont [1:0] $end
$var integer 32 % i [31:0] $end
$scope module U1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 2 ( cont [1:0] $end
$var reg 8 ) Res [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
b0 (
b1011 '
b11 &
b0 %
b0 $
b1011 #
b11 "
bx !
$end
#1
b1110 !
b1110 )
#10
b1 $
b1 (
b1 %
#11
b100001 !
b100001 )
#20
b10 $
b10 (
b10 %
#21
b11 !
b11 )
#30
b11 %
#40
b0 $
b0 (
b0 %
b1001 #
b1001 '
b1001 "
b1001 &
#41
b10010 !
b10010 )
#50
b1 $
b1 (
b1 %
#51
b1010001 !
b1010001 )
#60
b10 $
b10 (
b10 %
#61
b10000 !
b10000 )
#70
b11 %
#80
b0 $
b0 (
b0 %
b101 #
b101 '
b1100 "
b1100 &
#81
b10001 !
b10001 )
#90
b1 $
b1 (
b1 %
#91
b111100 !
b111100 )
#100
b10 $
b10 (
b10 %
#101
b100010 !
b100010 )
#110
b0 #
b0 '
b0 "
b0 &
b11 %
#111
bx !
bx )
