// 2:4 decoder
module decoder2_4 (i, d, enable);
	input logic [1:0] i;
	output logic [3:0] d;
	input logic enable;
	
	and d3 (d[3], i[0], i[1], enable);
	and d2 (d[2], ~i[0], i[1], enable);
	and d1 (d[1], i[0], ~i[1], enable);
	and d0 (d[0], ~i[0], ~i[1], enable);
	
endmodule