# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.gen/sources_1/ip/fir_bsf_0/sim/fir_bsf_0.vhd" \
"../../../../lab3.gen/sources_1/ip/fir_bpf_0/sim/fir_bpf_0.vhd" \
"../../../../lab3.gen/sources_1/ip/fir_hpf_0/sim/fir_hpf_0.vhd" \
"../../../../lab3.gen/sources_1/ip/fir_lpf_0_1/sim/fir_lpf_0.vhd" \
"../../../../lab3.srcs/sources_1/imports/axi_dds.vhd" \
"../../../../lab3.srcs/sources_1/imports/axi_fir_wrapper.vhd" \
"../../../../lab3.srcs/sources_1/imports/axis_fifo.vhd" \
"../../../../lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd" \
"../../../../lab3.srcs/sources_1/imports/axis_receiver.vhd" \
"../../../../lab3.srcs/sources_1/imports/axis_transmitter.vhd" \
"../../../../lab3.srcs/sources_1/imports/clock_divider.vhd" \
"../../../../lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd" \
"../../../../lab3.srcs/sources_1/imports/counter.vhd" \
"../../../../lab3.srcs/sources_1/imports/dds_controller.vhd" \
"../../../../lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd" \
"../../../../lab3.srcs/sources_1/imports/fifo.vhd" \
"../../../../lab3.srcs/sources_1/imports/i2s_clock_gen.vhd" \
"../../../../lab3.srcs/sources_1/imports/i2s_receiver.vhd" \
"../../../../lab3.srcs/sources_1/imports/i2s_transmitter.vhd" \
"../../../../lab3.srcs/sources_1/imports/shift_register.vhd" \
"../../../../lab3.srcs/sources_1/imports/sipo_shift_register.vhd" \
"../../../../lab3.srcs/sim_1/new/tb_fir_top_level.vhd" \

# Do not sort compile order
nosort
