Bit patterns:

inverter:
	In: 01
nand: nor: xor:
	In_A: 0011
	In_B: 0101
full_adder:
	In_A: 00001111
	In_B: 00110011
	In_C: 01010101
d_flip_flop:
	In_D: 0101
	In_CLK: 0011

* The D-flipflop circuit is correct, but the output is not correct for some reason.
* If you can tell what is wrong, please inform.
