Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design Top_0.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design Top_0.adb.
'BA_NAME' set to 'Top_0_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\FPGA\a3p1000_INA220\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
Wrote timing report to file: Top_0_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:03 )
Wrote timing report to file: Top_0_mindelay_timing_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: Top_0_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: Top_0_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file D:\FPGA\a3p1000_INA220\designer\impl1\Top_0.adb.

The Execute Script command succeeded ( 00:00:05 )
Design closed.

