--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/dudu/Xilinx ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 174332392 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.353ns.
--------------------------------------------------------------------------------
Slack:                  0.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.318ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.318ns (4.691ns logic, 14.627ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.212ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.212ns (4.670ns logic, 14.542ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.140ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.C2      net (fanout=3)        0.839   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.C       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW2
    SLICE_X14Y21.A1      net (fanout=1)        0.532   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N263
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.140ns (4.667ns logic, 14.473ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.121ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd3_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd3_1
    SLICE_X12Y22.A3      net (fanout=6)        1.258   my_testcase/M_state_q_FSM_FFd3_0
    SLICE_X12Y22.A       Tilo                  0.254   M_my_testcase_out[1]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11_SW1
    SLICE_X15Y22.A2      net (fanout=1)        1.077   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N197
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.121ns (4.601ns logic, 14.520ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.125ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X21Y20.D6      net (fanout=15)       0.478   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X21Y20.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o131
    SLICE_X20Y17.BX      net (fanout=5)        0.928   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
    SLICE_X20Y17.DMUX    Tbxd                  0.403   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.125ns (4.817ns logic, 14.308ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.120ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y21.A4      net (fanout=17)       0.529   M_my_testcase_out[0]
    SLICE_X13Y21.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/M_state_q_FSM_FFd12-In1
    SLICE_X12Y21.BX      net (fanout=1)        1.512   my_testcase/M_state_q_FSM_FFd12-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                     19.120ns (4.691ns logic, 14.429ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X15Y22.A3      net (fanout=10)       0.772   my_testcase/M_state_q__n0220<17>1
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (4.696ns logic, 14.394ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.D3      net (fanout=15)       1.546   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topdd                 0.463   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<5>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (4.618ns logic, 14.448ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.036ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X17Y23.A3      net (fanout=10)       1.005   my_testcase/M_state_q__n0220<17>1
    SLICE_X17Y23.A       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N103
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>121
    SLICE_X14Y21.A6      net (fanout=4)        0.766   my_testcase/my_alu/Mmux_out101
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.036ns (4.437ns logic, 14.599ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.034ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.C2      net (fanout=3)        0.839   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.C       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW2
    SLICE_X14Y21.A1      net (fanout=1)        0.532   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N263
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.034ns (4.646ns logic, 14.388ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.015ns (Levels of Logic = 16)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd3_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd3_1
    SLICE_X12Y22.A3      net (fanout=6)        1.258   my_testcase/M_state_q_FSM_FFd3_0
    SLICE_X12Y22.A       Tilo                  0.254   M_my_testcase_out[1]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11_SW1
    SLICE_X15Y22.A2      net (fanout=1)        1.077   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N197
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.015ns (4.580ns logic, 14.435ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.014ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y21.A4      net (fanout=17)       0.529   M_my_testcase_out[0]
    SLICE_X13Y21.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/M_state_q_FSM_FFd12-In1
    SLICE_X12Y21.BX      net (fanout=1)        1.512   my_testcase/M_state_q_FSM_FFd12-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                     19.014ns (4.670ns logic, 14.344ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.984ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X15Y22.A3      net (fanout=10)       0.772   my_testcase/M_state_q__n0220<17>1
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.984ns (4.675ns logic, 14.309ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.982ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.B3      net (fanout=3)        0.745   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.B       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW3
    SLICE_X14Y21.A3      net (fanout=1)        0.468   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N264
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.982ns (4.667ns logic, 14.315ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.971ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X21Y22.B2      net (fanout=2)        1.402   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X21Y22.B       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2
    SLICE_X21Y22.D6      net (fanout=4)        0.341   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>1
    SLICE_X21Y22.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o171
    SLICE_X19Y23.D2      net (fanout=10)       1.184   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
    SLICE_X19Y23.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N167
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2_SW2_SW2
    SLICE_X19Y20.A1      net (fanout=1)        1.142   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N167
    SLICE_X19Y20.A       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N129
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2_SW2
    SLICE_X21Y19.D3      net (fanout=8)        1.055   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N31
    SLICE_X21Y19.D       Tilo                  0.259   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[2]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2
    SLICE_X18Y19.D4      net (fanout=11)       0.878   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[2]
    SLICE_X18Y19.DMUX    Topdd                 0.446   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X17Y20.A2      net (fanout=3)        1.238   my_testcase/my_alu/GND_12_o_b[7]_add_15_OUT[4]
    SLICE_X17Y20.A       Tilo                  0.259   my_testcase/N309
                                                       my_testcase/my_alu/Mmux_out425_SW4
    SLICE_X19Y21.B1      net (fanout=5)        0.782   my_testcase/my_alu/N219
    SLICE_X19Y21.B       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_234_o
                                                       my_testcase/my_alu/Mmux_out426_SW0
    SLICE_X13Y22.A4      net (fanout=1)        0.813   my_testcase/my_alu/N300
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.971ns (4.389ns logic, 14.582ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.957ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X21Y22.B2      net (fanout=2)        1.402   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X21Y22.B       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2
    SLICE_X21Y22.D6      net (fanout=4)        0.341   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>1
    SLICE_X21Y22.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o171
    SLICE_X19Y23.D2      net (fanout=10)       1.184   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
    SLICE_X19Y23.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N167
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2_SW2_SW2
    SLICE_X19Y20.A1      net (fanout=1)        1.142   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N167
    SLICE_X19Y20.A       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N129
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2_SW2
    SLICE_X21Y19.D3      net (fanout=8)        1.055   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N31
    SLICE_X21Y19.D       Tilo                  0.259   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[2]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<2>2
    SLICE_X16Y20.C5      net (fanout=11)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[2]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.957ns (4.447ns logic, 14.510ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  1.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.952ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X19Y22.D5      net (fanout=5)        0.261   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X19Y22.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o161
    SLICE_X20Y21.A6      net (fanout=11)       0.794   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.952ns (4.695ns logic, 14.257ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  1.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.951ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X21Y22.B2      net (fanout=2)        1.402   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X21Y22.B       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2
    SLICE_X21Y22.D6      net (fanout=4)        0.341   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>1
    SLICE_X21Y22.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o171
    SLICE_X20Y21.A2      net (fanout=10)       0.723   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[7]_GND_12_o_MUX_212_o
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.951ns (4.460ns logic, 14.491ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.947ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.C2      net (fanout=3)        0.839   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.C       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW2
    SLICE_X14Y21.A1      net (fanout=1)        0.532   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N263
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X21Y20.D6      net (fanout=15)       0.478   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X21Y20.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o131
    SLICE_X20Y17.BX      net (fanout=5)        0.928   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
    SLICE_X20Y17.DMUX    Tbxd                  0.403   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.947ns (4.793ns logic, 14.154ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.942ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.C2      net (fanout=3)        0.839   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.C       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW2
    SLICE_X14Y21.A1      net (fanout=1)        0.532   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N263
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y21.A4      net (fanout=17)       0.529   M_my_testcase_out[0]
    SLICE_X13Y21.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/M_state_q_FSM_FFd12-In1
    SLICE_X12Y21.BX      net (fanout=1)        1.512   my_testcase/M_state_q_FSM_FFd12-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                     18.942ns (4.667ns logic, 14.275ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.941ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X14Y21.C2      net (fanout=3)        0.839   my_testcase/M_state_q__n0220<27>1
    SLICE_X14Y21.C       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11_SW2
    SLICE_X14Y21.A1      net (fanout=1)        0.532   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N263
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X20Y22.B5      net (fanout=10)       1.150   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X20Y22.B       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_195_o151
    SLICE_X19Y22.D1      net (fanout=4)        0.967   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[5]_GND_12_o_MUX_190_o
    SLICE_X19Y22.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o161
    SLICE_X20Y21.A6      net (fanout=11)       0.794   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.941ns (4.431ns logic, 14.510ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  1.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.936ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.CMUX    Topcc                 0.495   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X21Y19.B3      net (fanout=2)        0.800   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[4]
    SLICE_X21Y19.B       Tilo                  0.259   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[2]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_261_o141
    SLICE_X16Y20.A4      net (fanout=8)        1.290   my_testcase/my_alu/a[4]_GND_12_o_MUX_257_o
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.936ns (4.654ns logic, 14.282ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.928ns (Levels of Logic = 16)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd3_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd3_1
    SLICE_X12Y22.A3      net (fanout=6)        1.258   my_testcase/M_state_q_FSM_FFd3_0
    SLICE_X12Y22.A       Tilo                  0.254   M_my_testcase_out[1]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11_SW1
    SLICE_X15Y22.A2      net (fanout=1)        1.077   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N197
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X21Y20.D6      net (fanout=15)       0.478   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X21Y20.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o131
    SLICE_X20Y17.BX      net (fanout=5)        0.928   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
    SLICE_X20Y17.DMUX    Tbxd                  0.403   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.928ns (4.727ns logic, 14.201ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.930ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X17Y23.A3      net (fanout=10)       1.005   my_testcase/M_state_q__n0220<17>1
    SLICE_X17Y23.A       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N103
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>121
    SLICE_X14Y21.A6      net (fanout=4)        0.766   my_testcase/my_alu/Mmux_out101
    SLICE_X14Y21.A       Tilo                  0.235   my_testcase/my_alu/N249
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<5>11
    SLICE_X14Y22.A2      net (fanout=10)       0.814   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[5]
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y18.CX      net (fanout=15)       0.939   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y18.CMUX    Tcxc                  0.182   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o141
    SLICE_X20Y17.CX      net (fanout=3)        0.701   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[4]_GND_12_o_MUX_237_o
    SLICE_X20Y17.DMUX    Tcxd                  0.333   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.930ns (4.416ns logic, 14.514ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.923ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd3_1 to my_testcase/M_state_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd3_1
    SLICE_X12Y22.A3      net (fanout=6)        1.258   my_testcase/M_state_q_FSM_FFd3_0
    SLICE_X12Y22.A       Tilo                  0.254   M_my_testcase_out[1]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11_SW1
    SLICE_X15Y22.A2      net (fanout=1)        1.077   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N197
    SLICE_X15Y22.A       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<7>11
    SLICE_X15Y22.B6      net (fanout=4)        0.166   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[7]
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y21.A4      net (fanout=17)       0.529   M_my_testcase_out[0]
    SLICE_X13Y21.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/M_state_q_FSM_FFd12-In1
    SLICE_X12Y21.BX      net (fanout=1)        1.512   my_testcase/M_state_q_FSM_FFd12-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                     18.923ns (4.601ns logic, 14.322ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  1.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.927ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X21Y20.D6      net (fanout=15)       0.478   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X21Y20.D       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_241_o131
    SLICE_X20Y17.BX      net (fanout=5)        0.928   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[3]_GND_12_o_MUX_238_o
    SLICE_X20Y17.DMUX    Tbxd                  0.403   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y21.A4      net (fanout=17)       0.529   M_my_testcase_out[0]
    SLICE_X13Y21.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/M_state_q_FSM_FFd12-In1
    SLICE_X12Y21.BX      net (fanout=1)        1.512   my_testcase/M_state_q_FSM_FFd12-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                     18.927ns (4.817ns logic, 14.110ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd7_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.902ns (Levels of Logic = 15)
  Clock Path Skew:      -0.022ns (0.283 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X16Y21.C3      net (fanout=5)        0.848   my_testcase/Mmux_out423
    SLICE_X16Y21.C       Tilo                  0.255   my_testcase/M_state_q_FSM_FFd6_0
                                                       my_testcase/M_my_alu_out[7]_GND_17_o_equal_28_o<7>1
    SLICE_X16Y23.B1      net (fanout=1)        0.954   my_testcase/M_my_alu_out[7]_GND_17_o_equal_28_o
    SLICE_X16Y23.B       Tilo                  0.254   M_state_q_FSM_FFd7
                                                       my_testcase/M_state_q_FSM_FFd7-In1
    SLICE_X15Y23.AX      net (fanout=1)        0.466   my_testcase/M_state_q_FSM_FFd7-In
    SLICE_X15Y23.CLK     Tdick                 0.114   my_testcase/M_state_q_FSM_FFd7_0
                                                       my_testcase/M_state_q_FSM_FFd7_1
    -------------------------------------------------  ---------------------------
    Total                                     18.902ns (4.711ns logic, 14.191ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.903ns (Levels of Logic = 15)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y23.D3      net (fanout=17)       0.634   M_my_testcase_out[0]
    SLICE_X13Y23.D       Tilo                  0.259   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd9-In1
    SLICE_X13Y22.AX      net (fanout=1)        1.161   my_testcase/M_state_q_FSM_FFd9-In
    SLICE_X13Y22.CLK     Tdick                 0.114   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/M_state_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                     18.903ns (4.720ns logic, 14.183ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.894ns (Levels of Logic = 15)
  Clock Path Skew:      -0.016ns (0.183 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B1      net (fanout=4)        1.437   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X12Y21.B       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<17>11
    SLICE_X12Y21.A5      net (fanout=10)       0.274   my_testcase/M_state_q__n0220<17>1
    SLICE_X12Y21.A       Tilo                  0.254   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q__n0220<27>1_1
    SLICE_X15Y22.B3      net (fanout=3)        0.897   my_testcase/M_state_q__n0220<27>1
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X13Y23.CX      net (fanout=2)        0.749   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X13Y23.CLK     Tdick                 0.114   M_state_q_FSM_FFd9
                                                       my_testcase/M_state_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                     18.894ns (4.720ns logic, 14.174ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Destination:          my_testcase/M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.903ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_testcase/M_state_q_FSM_FFd5_1 to my_testcase/M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.AQ      Tcko                  0.525   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X13Y21.B2      net (fanout=4)        1.446   my_testcase/M_state_q_FSM_FFd5_1
    SLICE_X13Y21.B       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd12_0
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11_SW0
    SLICE_X15Y22.B2      net (fanout=4)        0.996   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N101
    SLICE_X15Y22.B       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<6>11
    SLICE_X14Y23.C2      net (fanout=6)        0.900   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[6]
    SLICE_X14Y23.C       Tilo                  0.235   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>2_SW2
    SLICE_X14Y22.A3      net (fanout=2)        0.542   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N95
    SLICE_X14Y22.A       Tilo                  0.235   my_testcase/my_alu/N325
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Mmux_a[0]_GND_12_o_MUX_219_o141_SW1
    SLICE_X19Y22.C3      net (fanout=3)        0.635   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N259
    SLICE_X19Y22.C       Tilo                  0.259   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/a[6]_GND_12_o_MUX_213_o
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<4>11
    SLICE_X20Y22.C5      net (fanout=5)        0.875   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[4]
    SLICE_X20Y22.C       Tilo                  0.255   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N91
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A3      net (fanout=2)        0.550   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>1
    SLICE_X20Y21.A       Tilo                  0.254   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/N182
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<3>11
    SLICE_X20Y17.C1      net (fanout=15)       1.725   my_testcase/my_alu/a[7]_b[7]_div_4_OUT[3]
    SLICE_X20Y17.DMUX    Topcd                 0.536   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_lut<4>
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/Madd_GND_12_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X16Y20.C2      net (fanout=4)        1.853   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/GND_12_o_b[7]_add_13_OUT[5]
    SLICE_X16Y20.C       Tilo                  0.255   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>22
    SLICE_X16Y20.A1      net (fanout=5)        0.582   my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>21
    SLICE_X16Y20.A       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/alumultiply/a[7]_b[7]_div_4/o<1>23_SW3
    SLICE_X16Y20.B2      net (fanout=2)        1.034   my_testcase/my_alu/N184
    SLICE_X16Y20.B       Tilo                  0.254   my_testcase/o<0>1
                                                       my_testcase/my_alu/Mmux_out423
    SLICE_X15Y22.C5      net (fanout=1)        0.619   my_testcase/my_alu/Mmux_out422
    SLICE_X15Y22.C       Tilo                  0.259   my_testcase/M_my_alu_out[7]_GND_17_o_equal_8_o
                                                       my_testcase/my_alu/Mmux_out424
    SLICE_X13Y22.A5      net (fanout=5)        0.465   my_testcase/Mmux_out423
    SLICE_X13Y22.A       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd9_0
                                                       my_testcase/my_alu/Mmux_out428
    SLICE_X13Y29.C3      net (fanout=17)       1.037   M_my_testcase_out[0]
    SLICE_X13Y29.C       Tilo                  0.259   my_testcase/M_state_q_FSM_FFd5-In
                                                       my_testcase/M_state_q_FSM_FFd5-In1
    SLICE_X12Y21.AX      net (fanout=2)        1.202   my_testcase/M_state_q_FSM_FFd5-In
    SLICE_X12Y21.CLK     Tdick                 0.085   M_state_q_FSM_FFd20
                                                       my_testcase/M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     18.903ns (4.442ns logic, 14.461ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: my_testcase/button_cond/M_sync_out/CLK
  Logical resource: my_testcase/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[15]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[15]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[15]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/seg/ctr/M_ctr_q[15]/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: my_testcase/seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/button_cond/M_sync_out/CLK
  Logical resource: my_testcase/button_cond/sync/M_pipe_q_1/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/M_state_q_FSM_FFd17/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/M_state_q_FSM_FFd17/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd16/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/M_state_q_FSM_FFd17/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd17/CK
  Location pin: SLICE_X8Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd12/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd20/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd20/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd8_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd8/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_testcase/M_state_q_FSM_FFd6_0/CLK
  Logical resource: my_testcase/M_state_q_FSM_FFd6_1/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.353|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 174332392 paths, 0 nets, and 2177 connections

Design statistics:
   Minimum period:  19.353ns{1}   (Maximum frequency:  51.672MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 19:01:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



