<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p298" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_298{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_298{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_298{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_298{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t5_298{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t6_298{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#t7_298{left:69px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_298{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_298{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#ta_298{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_298{left:69px;bottom:736px;letter-spacing:0.12px;}
#tc_298{left:151px;bottom:736px;letter-spacing:0.16px;word-spacing:0.01px;}
#td_298{left:69px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_298{left:69px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_298{left:69px;bottom:669px;}
#tg_298{left:95px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_298{left:95px;bottom:655px;letter-spacing:-0.26px;word-spacing:-0.39px;}
#ti_298{left:69px;bottom:629px;}
#tj_298{left:95px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tk_298{left:618px;bottom:632px;letter-spacing:-0.09px;}
#tl_298{left:634px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tm_298{left:95px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_298{left:95px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_298{left:69px;bottom:572px;}
#tp_298{left:95px;bottom:576px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tq_298{left:95px;bottom:559px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_298{left:95px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_298{left:69px;bottom:516px;}
#tt_298{left:95px;bottom:519px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#tu_298{left:95px;bottom:503px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tv_298{left:95px;bottom:486px;letter-spacing:-0.19px;}
#tw_298{left:155px;bottom:486px;letter-spacing:-0.09px;}
#tx_298{left:171px;bottom:486px;letter-spacing:-0.13px;}
#ty_298{left:69px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_298{left:69px;bottom:437px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_298{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_298{left:69px;bottom:403px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t12_298{left:69px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t13_298{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_298{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_298{left:69px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_298{left:69px;bottom:312px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t17_298{left:69px;bottom:295px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t18_298{left:69px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t19_298{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_298{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_298{left:69px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_298{left:69px;bottom:203px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_298{left:69px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_298{left:69px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t1f_298{left:69px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1g_298{left:70px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#t1h_298{left:166px;bottom:932px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1i_298{left:229px;bottom:912px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1j_298{left:620px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1k_298{left:74px;bottom:889px;letter-spacing:-0.12px;}
#t1l_298{left:465px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_298{left:74px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_298{left:465px;bottom:866px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_298{left:74px;bottom:843px;letter-spacing:-0.11px;}
#t1p_298{left:74px;bottom:822px;letter-spacing:-0.11px;}
#t1q_298{left:74px;bottom:799px;letter-spacing:-0.11px;}

.s1_298{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_298{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_298{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_298{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_298{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_298{font-size:14px;font-family:Arial_3ed;color:#000;}
.s7_298{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_298{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_298{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts298" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg298Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg298" style="-webkit-user-select: none;"><object width="935" height="1210" data="298/298.svg" type="image/svg+xml" id="pdf298" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_298" class="t s1_298">9-16 </span><span id="t2_298" class="t s1_298">Vol. 3A </span>
<span id="t3_298" class="t s2_298">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_298" class="t s3_298">In Example 9-14, processor 0 started a string operation to write to a memory block of 512 bytes starting at address </span>
<span id="t5_298" class="t s3_298">_x. Processor 0 got interrupted after k iterations of store operations. The address _y has not yet been updated by </span>
<span id="t6_298" class="t s3_298">processor 0 when processor 0 got interrupted. The interrupt handler that took control on processor 0 writes to the </span>
<span id="t7_298" class="t s3_298">address _z. Processor 1 may see the store to _z from the interrupt handler, before seeing the remaining stores to </span>
<span id="t8_298" class="t s3_298">the 512-byte memory block that are executed when the string operation resumes. </span>
<span id="t9_298" class="t s3_298">Example 9-15 illustrates the ordering of string operations with earlier stores. No store from a string operation can </span>
<span id="ta_298" class="t s3_298">be visible before all prior stores are visible. </span>
<span id="tb_298" class="t s4_298">9.2.5 </span><span id="tc_298" class="t s4_298">Strengthening or Weakening the Memory-Ordering Model </span>
<span id="td_298" class="t s3_298">The Intel 64 and IA-32 architectures provide several mechanisms for strengthening or weakening the memory- </span>
<span id="te_298" class="t s3_298">ordering model to handle special programming situations. These mechanisms include: </span>
<span id="tf_298" class="t s5_298">• </span><span id="tg_298" class="t s3_298">The I/O instructions, locked instructions, the LOCK prefix, and serializing instructions force stronger ordering </span>
<span id="th_298" class="t s3_298">on the processor. </span>
<span id="ti_298" class="t s5_298">• </span><span id="tj_298" class="t s3_298">The SFENCE instruction (introduced to the IA-32 architecture in the Pentium </span><span id="tk_298" class="t s6_298">III </span><span id="tl_298" class="t s3_298">processor) and the LFENCE and </span>
<span id="tm_298" class="t s3_298">MFENCE instructions (introduced in the Pentium 4 processor) provide memory-ordering and serialization </span>
<span id="tn_298" class="t s3_298">capabilities for specific types of memory operations. </span>
<span id="to_298" class="t s5_298">• </span><span id="tp_298" class="t s3_298">The memory type range registers (MTRRs) can be used to strengthen or weaken memory ordering for specific </span>
<span id="tq_298" class="t s3_298">area of physical memory (see Section 12.11, “Memory Type Range Registers (MTRRs)”). MTRRs are available </span>
<span id="tr_298" class="t s3_298">only in the Pentium 4, Intel Xeon, and P6 family processors. </span>
<span id="ts_298" class="t s5_298">• </span><span id="tt_298" class="t s3_298">The page attribute table (PAT) can be used to strengthen memory ordering for a specific page or group of pages </span>
<span id="tu_298" class="t s3_298">(see Section 12.12, “Page Attribute Table (PAT)”). The PAT is available only in the Pentium 4, Intel Xeon, and </span>
<span id="tv_298" class="t s3_298">Pentium </span><span id="tw_298" class="t s6_298">III </span><span id="tx_298" class="t s3_298">processors. </span>
<span id="ty_298" class="t s3_298">These mechanisms can be used as follows: </span>
<span id="tz_298" class="t s3_298">Memory mapped devices and other I/O devices on the bus are often sensitive to the order of writes to their I/O </span>
<span id="t10_298" class="t s3_298">buffers. I/O instructions can be used to (the IN and OUT instructions) impose strong write ordering on such </span>
<span id="t11_298" class="t s3_298">accesses as follows. Prior to executing an I/O instruction, the processor waits for all previous instructions in the </span>
<span id="t12_298" class="t s3_298">program to complete and for all buffered writes to drain to memory. Only instruction fetch and page tables walks </span>
<span id="t13_298" class="t s3_298">can pass I/O instructions. Execution of subsequent instructions do not begin until the processor determines that </span>
<span id="t14_298" class="t s3_298">the I/O instruction has been completed. </span>
<span id="t15_298" class="t s3_298">Synchronization mechanisms in multiple-processor systems may depend upon a strong memory-ordering model. </span>
<span id="t16_298" class="t s3_298">Here, a program can use a locked instruction such as the XCHG instruction or the LOCK prefix to ensure that a read- </span>
<span id="t17_298" class="t s3_298">modify-write operation on memory is carried out atomically. Locked instructions typically operate like I/O instruc- </span>
<span id="t18_298" class="t s3_298">tions in that they wait for all previous memory accesses to complete and for all buffered writes to drain to memory </span>
<span id="t19_298" class="t s3_298">(see Section 9.1.2, “Bus Locking”). Unlike I/O operations, locked instructions do not wait for all previous instruc- </span>
<span id="t1a_298" class="t s3_298">tions to complete execution. </span>
<span id="t1b_298" class="t s3_298">Program synchronization can also be carried out with serializing instructions (see Section 9.3). These instructions </span>
<span id="t1c_298" class="t s3_298">are typically used at critical procedure or task boundaries to force completion of all previous instructions before a </span>
<span id="t1d_298" class="t s3_298">jump to a new section of code or a context switch occurs. Like the I/O instructions, the processor waits until all </span>
<span id="t1e_298" class="t s3_298">previous instructions have been completed and all buffered writes have been drained to memory before executing </span>
<span id="t1f_298" class="t s3_298">the serializing instruction. </span>
<span id="t1g_298" class="t s7_298">Example 9-15. </span><span id="t1h_298" class="t s7_298">String Operations Are not Reordered with Earlier Stores </span>
<span id="t1i_298" class="t s8_298">Processor 0 </span><span id="t1j_298" class="t s8_298">Processor 1 </span>
<span id="t1k_298" class="t s9_298">mov [_z], $1 </span><span id="t1l_298" class="t s9_298">mov r1, [ _y] </span>
<span id="t1m_298" class="t s9_298">rep:stosd [ _x] </span><span id="t1n_298" class="t s9_298">mov r2, [ _z] </span>
<span id="t1o_298" class="t s9_298">Initially on processor 0: EAX = 1, ECX=128, ES:EDI =_x </span>
<span id="t1p_298" class="t s9_298">Initially [_y] = [_z] = 0, [_x] to 511[_x]= 0, _x &lt;= _y &lt; _x+512, _z is a separate memory location </span>
<span id="t1q_298" class="t s9_298">r1 = 1 and r2 = 0 is not allowed </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
