Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Apr 29 21:16:06 2023
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  10          
TIMING-18  Warning   Missing input or output delay                              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.471       -4.852                     20                  820        0.128        0.000                      0                  820        3.750        0.000                       0                   287  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.471       -4.852                     20                  820        0.128        0.000                      0                  820        3.750        0.000                       0                   287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           20  Failing Endpoints,  Worst Slack       -0.471ns,  Total Violation       -4.852ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.497ns  (logic 2.689ns (48.915%)  route 2.808ns (51.085%))
  Logic Levels:           9  (CARRY4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.600 r  ALU/internalResult1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.600    ALU/internalResult1_inferred__0/i__carry__1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.839 r  ALU/internalResult1_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.417    15.256    RF/internalResult_reg[15]_0[13]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.302    15.558 r  RF/internalResult[14]_i_1/O
                         net (fo=1, routed)           0.000    15.558    ALU/D[13]
    SLICE_X4Y77          FDRE                                         r  ALU/internalResult_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.493    14.834    ALU/boardclk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ALU/internalResult_reg[14]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.031    15.088    ALU/internalResult_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.558    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.472ns  (logic 2.671ns (48.809%)  route 2.801ns (51.191%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.820 r  ALU/internalResult1_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.410    15.230    RF/internalResult_reg[15]_0[8]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.303    15.533 r  RF/internalResult[9]_i_1/O
                         net (fo=1, routed)           0.000    15.533    ALU/D[8]
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.496    14.837    ALU/boardclk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[9]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031    15.091    ALU/internalResult_reg[9]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.458ns  (logic 2.767ns (50.699%)  route 2.691ns (49.301%))
  Logic Levels:           9  (CARRY4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.600 r  ALU/internalResult1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.600    ALU/internalResult1_inferred__0/i__carry__1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.913 r  ALU/internalResult1_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.300    15.213    RF/internalResult_reg[15]_0[14]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.306    15.519 r  RF/internalResult[15]_i_1/O
                         net (fo=1, routed)           0.000    15.519    ALU/D[14]
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.496    14.837    ALU/boardclk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[15]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.032    15.092    ALU/internalResult_reg[15]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -15.519    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.483ns  (logic 2.785ns (50.792%)  route 2.698ns (49.207%))
  Logic Levels:           9  (CARRY4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.600 r  ALU/internalResult1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.600    ALU/internalResult1_inferred__0/i__carry__1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.934 r  ALU/internalResult1_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.307    15.241    RF/internalResult_reg[15]_0[12]
    SLICE_X6Y79          LUT5 (Prop_lut5_I3_O)        0.303    15.544 r  RF/internalResult[13]_i_1/O
                         net (fo=1, routed)           0.000    15.544    ALU/D[12]
    SLICE_X6Y79          FDRE                                         r  ALU/internalResult_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.496    14.837    ALU/boardclk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  ALU/internalResult_reg[13]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X6Y79          FDRE (Setup_fdre_C_D)        0.081    15.141    ALU/internalResult_reg[13]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -15.544    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.356ns  (logic 2.669ns (49.832%)  route 2.687ns (50.168%))
  Logic Levels:           9  (CARRY4=4 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.600 r  ALU/internalResult1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.600    ALU/internalResult1_inferred__0/i__carry__1_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.822 r  ALU/internalResult1_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.296    15.118    RF/internalResult_reg[15]_0[11]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.299    15.417 r  RF/internalResult[12]_i_1/O
                         net (fo=1, routed)           0.000    15.417    ALU/D[11]
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.496    14.837    ALU/boardclk_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  ALU/internalResult_reg[12]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X7Y79          FDRE (Setup_fdre_C_D)        0.031    15.091    ALU/internalResult_reg[12]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.417    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 CL/ReadAddressB_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/internalResult_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.339ns  (logic 2.653ns (49.690%)  route 2.686ns (50.310%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns = ( 10.061 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540    10.061    CL/boardclk_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  CL/ReadAddressB_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.422    10.483 r  CL/ReadAddressB_reg[1]/Q
                         net (fo=32, routed)          0.994    11.477    RF/i__carry_i_12_0[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.297    11.774 f  RF/i__carry_i_55/O
                         net (fo=1, routed)           0.000    11.774    RF/i__carry_i_55_n_0
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I1_O)      0.247    12.021 f  RF/i__carry_i_24/O
                         net (fo=1, routed)           0.816    12.837    RF/i__carry_i_24_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I3_O)        0.298    13.135 r  RF/i__carry_i_12/O
                         net (fo=1, routed)           0.581    13.716    RF/i__carry_i_12_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I2_O)        0.124    13.840 r  RF/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.840    ALU/S[0]
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.372 r  ALU/internalResult1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.372    ALU/internalResult1_inferred__0/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.486 r  ALU/internalResult1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.486    ALU/internalResult1_inferred__0/i__carry__0_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.799 r  ALU/internalResult1_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.295    15.094    RF/internalResult_reg[15]_0[10]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.306    15.400 r  RF/internalResult[11]_i_1/O
                         net (fo=1, routed)           0.000    15.400    ALU/D[10]
    SLICE_X4Y77          FDRE                                         r  ALU/internalResult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.493    14.834    ALU/boardclk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ALU/internalResult_reg[11]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X4Y77          FDRE (Setup_fdre_C_D)        0.031    15.088    ALU/internalResult_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/programCounterJump_reg/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.250ns (26.077%)  route 3.543ns (73.923%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.605     5.126    IR/boardclk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  IR/currentInstruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  IR/currentInstruction_reg[11]/Q
                         net (fo=28, routed)          1.224     6.868    IR/Q[3]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.152     7.020 f  IR/programCounterCountUp_i_19/O
                         net (fo=1, routed)           0.441     7.460    IR/programCounterCountUp_i_19_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.332     7.792 r  IR/programCounterCountUp_i_14/O
                         net (fo=1, routed)           0.436     8.228    IR/programCounterCountUp_i_14_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  IR/programCounterCountUp_i_5/O
                         net (fo=3, routed)           0.821     9.174    IR/programCounterCountUp_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  IR/rfwa[2]_i_1/O
                         net (fo=4, routed)           0.622     9.919    CL/rfwa_reg[0]_0
    SLICE_X3Y74          FDRE                                         r  CL/programCounterJump_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.492     9.833    CL/boardclk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CL/programCounterJump_reg/C  (IS_INVERTED)
                         clock pessimism              0.258    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.426     9.630    CL/programCounterJump_reg
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/rfwa_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.250ns (26.077%)  route 3.543ns (73.923%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.605     5.126    IR/boardclk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  IR/currentInstruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  IR/currentInstruction_reg[11]/Q
                         net (fo=28, routed)          1.224     6.868    IR/Q[3]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.152     7.020 f  IR/programCounterCountUp_i_19/O
                         net (fo=1, routed)           0.441     7.460    IR/programCounterCountUp_i_19_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.332     7.792 r  IR/programCounterCountUp_i_14/O
                         net (fo=1, routed)           0.436     8.228    IR/programCounterCountUp_i_14_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  IR/programCounterCountUp_i_5/O
                         net (fo=3, routed)           0.821     9.174    IR/programCounterCountUp_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  IR/rfwa[2]_i_1/O
                         net (fo=4, routed)           0.622     9.919    CL/rfwa_reg[0]_0
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.492     9.833    CL/boardclk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.426     9.630    CL/rfwa_reg[0]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/rfwa_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.250ns (26.077%)  route 3.543ns (73.923%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.605     5.126    IR/boardclk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  IR/currentInstruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  IR/currentInstruction_reg[11]/Q
                         net (fo=28, routed)          1.224     6.868    IR/Q[3]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.152     7.020 f  IR/programCounterCountUp_i_19/O
                         net (fo=1, routed)           0.441     7.460    IR/programCounterCountUp_i_19_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.332     7.792 r  IR/programCounterCountUp_i_14/O
                         net (fo=1, routed)           0.436     8.228    IR/programCounterCountUp_i_14_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  IR/programCounterCountUp_i_5/O
                         net (fo=3, routed)           0.821     9.174    IR/programCounterCountUp_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  IR/rfwa[2]_i_1/O
                         net (fo=4, routed)           0.622     9.919    CL/rfwa_reg[0]_0
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.492     9.833    CL/boardclk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.426     9.630    CL/rfwa_reg[1]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -0.290    

Slack (VIOLATED) :        -0.290ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/rfwa_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.250ns (26.077%)  route 3.543ns (73.923%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 9.833 - 5.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.605     5.126    IR/boardclk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  IR/currentInstruction_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.518     5.644 r  IR/currentInstruction_reg[11]/Q
                         net (fo=28, routed)          1.224     6.868    IR/Q[3]
    SLICE_X1Y74          LUT2 (Prop_lut2_I0_O)        0.152     7.020 f  IR/programCounterCountUp_i_19/O
                         net (fo=1, routed)           0.441     7.460    IR/programCounterCountUp_i_19_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I3_O)        0.332     7.792 r  IR/programCounterCountUp_i_14/O
                         net (fo=1, routed)           0.436     8.228    IR/programCounterCountUp_i_14_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  IR/programCounterCountUp_i_5/O
                         net (fo=3, routed)           0.821     9.174    IR/programCounterCountUp_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.298 r  IR/rfwa[2]_i_1/O
                         net (fo=4, routed)           0.622     9.919    CL/rfwa_reg[0]_0
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.492     9.833    CL/boardclk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CL/rfwa_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.258    10.091    
                         clock uncertainty           -0.035    10.056    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.426     9.630    CL/rfwa_reg[2]
  -------------------------------------------------------------------
                         required time                          9.630    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_10_10/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.886%)  route 0.306ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[1]/Q
                         net (fo=40, routed)          0.306     1.905    RAM/ram_reg_0_255_10_10/A1
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.818     1.946    RAM/ram_reg_0_255_10_10/WCLK
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.777    RAM/ram_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_10_10/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.886%)  route 0.306ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[1]/Q
                         net (fo=40, routed)          0.306     1.905    RAM/ram_reg_0_255_10_10/A1
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.818     1.946    RAM/ram_reg_0_255_10_10/WCLK
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.777    RAM/ram_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_10_10/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.886%)  route 0.306ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[1]/Q
                         net (fo=40, routed)          0.306     1.905    RAM/ram_reg_0_255_10_10/A1
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.818     1.946    RAM/ram_reg_0_255_10_10/WCLK
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.777    RAM/ram_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_10_10/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.886%)  route 0.306ns (65.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[1]/Q
                         net (fo=40, routed)          0.306     1.905    RAM/ram_reg_0_255_10_10/A1
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.818     1.946    RAM/ram_reg_0_255_10_10/WCLK
    SLICE_X10Y73         RAMS64E                                      r  RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X10Y73         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.777    RAM/ram_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_14_14/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.908%)  route 0.320ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.320     1.919    RAM/ram_reg_0_255_14_14/A0
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.817     1.945    RAM/ram_reg_0_255_14_14/WCLK
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_A/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X10Y74         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.777    RAM/ram_reg_0_255_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_14_14/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.908%)  route 0.320ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.320     1.919    RAM/ram_reg_0_255_14_14/A0
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.817     1.945    RAM/ram_reg_0_255_14_14/WCLK
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X10Y74         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.777    RAM/ram_reg_0_255_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_14_14/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.908%)  route 0.320ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.320     1.919    RAM/ram_reg_0_255_14_14/A0
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.817     1.945    RAM/ram_reg_0_255_14_14/WCLK
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X10Y74         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.777    RAM/ram_reg_0_255_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_14_14/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.908%)  route 0.320ns (66.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.320     1.919    RAM/ram_reg_0_255_14_14/A0
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.817     1.945    RAM/ram_reg_0_255_14_14/WCLK
    SLICE_X10Y74         RAMS64E                                      r  RAM/ram_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.467    
    SLICE_X10Y74         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.777    RAM/ram_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ALU/internalResult_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.581     1.464    ALU/boardclk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  ALU/internalResult_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ALU/internalResult_reg[14]/Q
                         net (fo=1, routed)           0.103     1.708    ALU/internalResult_reg_n_0_[14]
    SLICE_X7Y78          FDRE                                         r  ALU/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.850     1.977    ALU/boardclk_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  ALU/result_reg[14]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.070     1.548    ALU/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_11_11/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.248%)  route 0.276ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.552     1.435    MR/boardclk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  MR/memoryAddressOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.164     1.599 r  MR/memoryAddressOut_reg[3]/Q
                         net (fo=40, routed)          0.276     1.876    RAM/ram_reg_0_255_11_11/A3
    SLICE_X10Y72         RAMS64E                                      r  RAM/ram_reg_0_255_11_11/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.820     1.948    RAM/ram_reg_0_255_11_11/WCLK
    SLICE_X10Y72         RAMS64E                                      r  RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.478     1.470    
    SLICE_X10Y72         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.710    RAM/ram_reg_0_255_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boardclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  boardclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y79    ALU/internalResult_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y76    ALU/internalResult_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y77    ALU/internalResult_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y79    ALU/internalResult_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y79    ALU/internalResult_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y77    ALU/internalResult_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y79    ALU/internalResult_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y75    ALU/internalResult_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y75    ALU/internalResult_reg[2]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y72   RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y72   RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y73   RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y72   RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y72   RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/File_reg[0][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.438ns  (logic 3.957ns (46.892%)  route 4.481ns (53.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.608     5.129    RF/boardclk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  RF/File_reg[0][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  RF/File_reg[0][7]_lopt_replica/Q
                         net (fo=1, routed)           4.481    10.066    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.567 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.567    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 3.961ns (48.805%)  route 4.155ns (51.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.608     5.129    RF/boardclk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  RF/File_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.585 r  RF/File_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           4.155     9.740    lopt
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.244 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.244    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 3.960ns (48.837%)  route 4.149ns (51.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.612     5.133    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  RF/File_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           4.149     9.738    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.242 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.242    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 3.970ns (49.050%)  route 4.124ns (50.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.612     5.133    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  RF/File_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           4.124     9.713    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.228 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.228    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.167ns  (logic 4.022ns (49.245%)  route 4.145ns (50.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540     5.061    RF/boardclk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  RF/File_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  RF/File_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           4.145     9.724    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.228 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.228    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 4.043ns (50.331%)  route 3.990ns (49.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540     5.061    RF/boardclk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  RF/File_reg[0][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  RF/File_reg[0][10]_lopt_replica/Q
                         net (fo=1, routed)           3.990     9.569    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.094 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.094    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 4.026ns (50.200%)  route 3.994ns (49.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.540     5.061    RF/boardclk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  RF/File_reg[0][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  RF/File_reg[0][9]_lopt_replica/Q
                         net (fo=1, routed)           3.994     9.573    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.081 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.081    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 3.962ns (50.424%)  route 3.896ns (49.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.612     5.133    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  RF/File_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           3.896     9.484    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.991 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.991    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.505ns  (logic 3.965ns (52.827%)  route 3.540ns (47.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.612     5.133    RF/boardclk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  RF/File_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  RF/File_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           3.540     9.129    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.638 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.638    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.965ns (52.857%)  route 3.536ns (47.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.612     5.133    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  RF/File_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           3.536     9.125    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.634 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.634    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/File_reg[0][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.372ns (67.954%)  route 0.647ns (32.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  RF/File_reg[0][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][1]_lopt_replica/Q
                         net (fo=1, routed)           0.647     2.254    lopt_7
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.485 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.485    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.349ns (60.221%)  route 0.891ns (39.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.551     1.434    RF/boardclk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  RF/File_reg[0][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RF/File_reg[0][13]_lopt_replica/Q
                         net (fo=1, routed)           0.891     2.467    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.675 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.675    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.360ns (56.537%)  route 1.046ns (43.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.551     1.434    RF/boardclk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  RF/File_reg[0][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  RF/File_reg[0][12]_lopt_replica/Q
                         net (fo=1, routed)           1.046     2.621    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.840 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.840    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.343ns (55.489%)  route 1.077ns (44.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  RF/File_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           1.077     2.685    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.887 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.887    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.363ns (55.488%)  route 1.094ns (44.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.556     1.439    RF/boardclk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  RF/File_reg[0][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  RF/File_reg[0][15]_lopt_replica/Q
                         net (fo=1, routed)           1.094     2.674    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.896 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.896    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.380ns (55.508%)  route 1.106ns (44.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    RF/boardclk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  RF/File_reg[0][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  RF/File_reg[0][14]_lopt_replica/Q
                         net (fo=1, routed)           1.106     2.708    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.924 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.924    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.351ns (54.579%)  route 1.124ns (45.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           1.124     2.732    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.942 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.942    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.351ns (54.093%)  route 1.146ns (45.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  RF/File_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           1.146     2.754    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.963 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.963    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.348ns (51.171%)  route 1.287ns (48.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  RF/File_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           1.287     2.894    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.101 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.101    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.347ns (49.288%)  route 1.386ns (50.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.581     1.464    RF/boardclk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  RF/File_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  RF/File_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           1.386     2.991    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.197 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.197    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





