;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD <0, @2
	MOV 12, <0
	ADD <0, @2
	SUB -7, <-120
	SUB 0, @12
	SPL 0, #9
	DJN -1, @-20
	MOV -1, <-26
	MOV @121, 106
	JMZ 0, #2
	SLT 702, 10
	SUB 321, 90
	ADD #1, <-0
	SUB 321, 90
	ADD #1, <-0
	ADD 10, 32
	CMP 20, 100
	SUB 210, 909
	SUB @12, @80
	SPL 12, <0
	CMP #1, <-0
	SUB #2, -1
	ADD 10, 32
	ADD @-127, 100
	ADD 321, 90
	ADD -7, <-120
	ADD <0, @2
	ADD <0, @2
	SUB @-127, 100
	JMZ @105, 100
	ADD <0, @2
	ADD 321, 90
	JMZ @0, #2
	SUB 321, 90
	SLT 702, 10
	SPL 0, #9
	SUB 321, 90
	CMP -207, <-120
	ADD 100, 90
	SPL 0, #9
	ADD -5, -12
	SPL 0, #9
	DJN -130, 9
	MOV -1, <-26
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-26
