INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Full_Adder/Full_Adder.srcs/sources_1/new/FAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Full_Adder/Full_Adder.srcs/sim_1/new/FAdder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FAdder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
