#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 15 16:29:11 2020
# Process ID: 16376
# Current directory: D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1
# Command line: vivado.exe -log TEST_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TEST_wrapper.tcl -notrace
# Log file: D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper.vdi
# Journal file: D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TEST_wrapper.tcl -notrace
Command: open_checkpoint TEST_wrapper_placed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 301.855 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1225.633 ; gain = 2.020
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1225.633 ; gain = 2.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1225.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1225.633 ; gain = 923.777
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bda76fb6 ConstDB: 0 ShapeSum: eacc375b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7569a8ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1385.777 ; gain = 123.785
Post Restoration Checksum: NetGraph: 5564be8e NumContArr: 2004ea20 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7569a8ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1385.777 ; gain = 123.785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7569a8ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.441 ; gain = 130.449

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7569a8ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.441 ; gain = 130.449
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e0df34ea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1434.043 ; gain = 172.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.274 | TNS=-152.280| WHS=-0.192 | THS=-34.562|

Phase 2 Router Initialization | Checksum: 1a1f8935f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1434.043 ; gain = 172.051

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2142
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2142
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22a9e461a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1434.043 ; gain = 172.051
INFO: [Route 35-580] Design has 11 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/b_D0_reg[0]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                              TEST_i/SDDR_ST_0/U0/SD_reg/D|
|               clk_fpga_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                         TEST_i/SDDR_ST_0/U0/b_D0_reg[2]/D|
| clk_out2_TEST_clk_wiz_0_0 |clk_out2_TEST_clk_wiz_0_0 |                                                                 TEST_i/SDDR_ST_0/U0/pipelined_f0_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.391 | TNS=-167.821| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2134eacee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.369 | TNS=-166.502| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 205e99de8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.377 | TNS=-165.525| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 159d33fa2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1434.043 ; gain = 172.051
Phase 4 Rip-up And Reroute | Checksum: 159d33fa2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d95c3ced

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1434.043 ; gain = 172.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.314 | TNS=-159.724| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 179847ee6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 179847ee6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051
Phase 5 Delay and Skew Optimization | Checksum: 179847ee6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d13238ef

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.314 | TNS=-157.733| WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16336b76f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051
Phase 6 Post Hold Fix | Checksum: 16336b76f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.269804 %
  Global Horizontal Routing Utilization  = 0.454615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a336322c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a336322c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 271f315db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.314 | TNS=-157.733| WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 271f315db

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.043 ; gain = 172.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1434.043 ; gain = 208.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1434.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1441.375 ; gain = 7.332
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
Command: report_drc -file TEST_wrapper_drc_routed.rpt -pb TEST_wrapper_drc_routed.pb -rpx TEST_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TEST_wrapper_methodology_drc_routed.rpt -pb TEST_wrapper_methodology_drc_routed.pb -rpx TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SInglePhotons/Vivado Projects/SERDES/SDDR_ST_TEST/SDDR_ST_TEST.runs/impl_1/TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
Command: report_power -file TEST_wrapper_power_routed.rpt -pb TEST_wrapper_power_summary_routed.pb -rpx TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TEST_wrapper_route_status.rpt -pb TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TEST_wrapper_timing_summary_routed.rpt -pb TEST_wrapper_timing_summary_routed.pb -rpx TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TEST_wrapper_bus_skew_routed.rpt -pb TEST_wrapper_bus_skew_routed.pb -rpx TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 15 16:30:06 2020...
