{"vcs1":{"timestamp_begin":1764156362.907367181, "rt":6.34, "ut":5.71, "st":0.15}}
{"vcselab":{"timestamp_begin":1764156369.300168459, "rt":0.36, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1764156369.704014925, "rt":0.71, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1764156362.605773242}
{"VCS_COMP_START_TIME": 1764156362.605773242}
{"VCS_COMP_END_TIME": 1764156370.474419598}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -f filelist.f -l comp.log"}
{"vcs1": {"peak_mem": 212377}}
{"stitch_vcselab": {"peak_mem": 212457}}
