<stg><name>_find_left_and_right_boundaries6</name>


<trans_list>

<trans id="1125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="20" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:7 %i_2 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
entry:10 %idxprom_i = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="idxprom_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %num_points_addr = getelementptr i32 %num_points, i64 0, i64 %idxprom_i

]]></Node>
<StgValue><ssdm name="num_points_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %get_trapezoid_edgestrapezoid_edges_addr = getelementptr i32 %get_trapezoid_edgestrapezoid_edges, i64 0, i64 %idxprom_i

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
entry:17 %get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:0 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0">
<![CDATA[
entry:1 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:2 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i128 %points, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:3 %specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i32 %num_points, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specbindport_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %num_points_load = load i3 %num_points_addr

]]></Node>
<StgValue><ssdm name="num_points_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:13 %empty = trunc i32 %num_points_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %j_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %num_points_load, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
entry:15 %j_2 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="3">
<![CDATA[
entry:17 %get_trapezoid_edgestrapezoid_edges_load = load i3 %get_trapezoid_edgestrapezoid_edges_addr

]]></Node>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="13">
<![CDATA[
entry:18 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_2, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln210 = br void

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %j = phi i31 0, void %entry, i31 %add_ln210, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln210 = add i31 %j, i31 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln210 = icmp_eq  i31 %j, i31 %j_1

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln210 = br i1 %icmp_ln210, void %.split.i_ifconv, void %._crit_edge.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="31">
<![CDATA[
.split.i_ifconv:1 %trunc_ln211 = trunc i31 %j

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.split.i_ifconv:2 %shl_ln211_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln211, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln211_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.i_ifconv:3 %add_ln211 = add i16 %shl_ln211_1, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln211, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="31">
<![CDATA[
.split.i_ifconv:5 %trunc_ln211_1 = trunc i31 %j

]]></Node>
<StgValue><ssdm name="trunc_ln211_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.split.i_ifconv:6 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln211_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="12">
<![CDATA[
.split.i_ifconv:7 %zext_ln211 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:8 %points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="points_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:258 %zext_ln221 = zext i31 %j

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:9 %points_load = load i12 %points_addr

]]></Node>
<StgValue><ssdm name="points_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="128">
<![CDATA[
.split.i_ifconv:10 %z_bits = trunc i128 %points_load

]]></Node>
<StgValue><ssdm name="z_bits"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:11 %icmp_ln935 = icmp_ne  i32 %z_bits, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split.i_ifconv:12 %p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:13 %tmp_V = sub i32 0, i32 %z_bits

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:14 %m_70 = select i1 %p_Result_129, i32 %tmp_V, i32 %z_bits

]]></Node>
<StgValue><ssdm name="m_70"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:15 %p_Result_130 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_70, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:16 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_130, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:17 %sub_ln944 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:18 %lsb_index = add i32 %sub_ln944, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:19 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:20 %icmp_ln946 = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:21 %trunc_ln947 = trunc i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:22 %sub_ln947 = sub i6 57, i6 %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:23 %zext_ln947 = zext i6 %sub_ln947

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:24 %lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:25 %shl_ln949 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln949"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:26 %or_ln949_9 = or i32 %lshr_ln947, i32 %shl_ln949

]]></Node>
<StgValue><ssdm name="or_ln949_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:27 %and_ln949 = and i32 %m_70, i32 %or_ln949_9

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:28 %icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:29 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:30 %xor_ln949 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:31 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_70, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:32 %icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:33 %and_ln949_6 = and i1 %p_Result_131, i1 %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:38 %select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_131

]]></Node>
<StgValue><ssdm name="select_ln946"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:42 %select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_6

]]></Node>
<StgValue><ssdm name="select_ln958"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:50 %trunc_ln943 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:259 %sub_ln221 = sub i32 %num_points_load, i32 %zext_ln221

]]></Node>
<StgValue><ssdm name="sub_ln221"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32">
<![CDATA[
.split.i_ifconv:260 %trunc_ln221 = trunc i32 %sub_ln221

]]></Node>
<StgValue><ssdm name="trunc_ln221"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32">
<![CDATA[
.split.i_ifconv:262 %trunc_ln221_1 = trunc i32 %sub_ln221

]]></Node>
<StgValue><ssdm name="trunc_ln221_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:263 %add_ln221_2 = add i12 %trunc_ln221, i12 4095

]]></Node>
<StgValue><ssdm name="add_ln221_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.split.i_ifconv:264 %shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln221_2, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split.i_ifconv:265 %add_ln221_1 = add i16 %shl_ln2, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln221_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:266 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln221_1, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split.i_ifconv:267 %add_ln221_3 = add i9 %trunc_ln221_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln221_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
.split.i_ifconv:268 %tmp_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln2, i9 %add_ln221_3

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="12">
<![CDATA[
.split.i_ifconv:269 %zext_ln221_1 = zext i12 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:270 %points_addr_18 = getelementptr i128 %points, i64 0, i64 %zext_ln221_1

]]></Node>
<StgValue><ssdm name="points_addr_18"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:271 %points_load_18 = load i12 %points_addr_18

]]></Node>
<StgValue><ssdm name="points_load_18"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:34 %zext_ln959 = zext i32 %m_70

]]></Node>
<StgValue><ssdm name="zext_ln959"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:35 %sub_ln959 = sub i32 25, i32 %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln959"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:36 %zext_ln959_5 = zext i32 %sub_ln959

]]></Node>
<StgValue><ssdm name="zext_ln959_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:37 %shl_ln959 = shl i64 %zext_ln959, i64 %zext_ln959_5

]]></Node>
<StgValue><ssdm name="shl_ln959"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:39 %add_ln958 = add i32 %sub_ln944, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:40 %zext_ln958 = zext i32 %add_ln958

]]></Node>
<StgValue><ssdm name="zext_ln958"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:41 %lshr_ln958 = lshr i64 %zext_ln959, i64 %zext_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:43 %m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:44 %zext_ln961 = zext i1 %select_ln958

]]></Node>
<StgValue><ssdm name="zext_ln961"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:45 %m_25 = add i64 %m, i64 %zext_ln961

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:46 %m_71 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_25, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_71"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:47 %zext_ln962 = zext i63 %m_71

]]></Node>
<StgValue><ssdm name="zext_ln962"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:48 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_25, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:49 %select_ln943 = select i1 %p_Result_s, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:51 %sub_ln964 = sub i8 12, i8 %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:52 %add_ln964 = add i8 %sub_ln964, i8 %select_ln943

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:53 %tmp_9_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_129, i8 %add_ln964

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:54 %p_Result_132 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_9_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:55 %LD = trunc i64 %p_Result_132

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:56 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:57 %select_ln935 = select i1 %icmp_ln935, i32 %bitcast_ln744, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="128" op_0_bw="12">
<![CDATA[
.split.i_ifconv:271 %points_load_18 = load i12 %points_addr_18

]]></Node>
<StgValue><ssdm name="points_load_18"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="128">
<![CDATA[
.split.i_ifconv:272 %z_bits_1 = trunc i128 %points_load_18

]]></Node>
<StgValue><ssdm name="z_bits_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:273 %icmp_ln935_7 = icmp_ne  i32 %z_bits_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split.i_ifconv:274 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_18, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:275 %tmp_V_14 = sub i32 0, i32 %z_bits_1

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:276 %m_76 = select i1 %p_Result_147, i32 %tmp_V_14, i32 %z_bits_1

]]></Node>
<StgValue><ssdm name="m_76"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:277 %p_Result_148 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_76, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:278 %l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="l_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:279 %sub_ln944_7 = sub i32 32, i32 %l_7

]]></Node>
<StgValue><ssdm name="sub_ln944_7"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:280 %lsb_index_5 = add i32 %sub_ln944_7, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_5"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:281 %tmp_69 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:282 %icmp_ln946_5 = icmp_sgt  i31 %tmp_69, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_5"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:283 %trunc_ln947_5 = trunc i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="trunc_ln947_5"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:284 %sub_ln947_5 = sub i6 57, i6 %trunc_ln947_5

]]></Node>
<StgValue><ssdm name="sub_ln947_5"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:285 %zext_ln947_5 = zext i6 %sub_ln947_5

]]></Node>
<StgValue><ssdm name="zext_ln947_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:286 %lshr_ln947_5 = lshr i32 4294967295, i32 %zext_ln947_5

]]></Node>
<StgValue><ssdm name="lshr_ln947_5"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:287 %shl_ln949_7 = shl i32 1, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="shl_ln949_7"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:288 %or_ln949_11 = or i32 %lshr_ln947_5, i32 %shl_ln949_7

]]></Node>
<StgValue><ssdm name="or_ln949_11"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:289 %and_ln949_11 = and i32 %m_76, i32 %or_ln949_11

]]></Node>
<StgValue><ssdm name="and_ln949_11"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:290 %icmp_ln949_5 = icmp_ne  i32 %and_ln949_11, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_5"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:291 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:292 %xor_ln949_5 = xor i1 %tmp_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:293 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_76, i32 %lsb_index_5

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:294 %icmp_ln958_7 = icmp_sgt  i32 %lsb_index_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_7"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:295 %and_ln949_12 = and i1 %p_Result_149, i1 %xor_ln949_5

]]></Node>
<StgValue><ssdm name="and_ln949_12"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:300 %select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_149

]]></Node>
<StgValue><ssdm name="select_ln946_5"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:304 %select_ln958_11 = select i1 %icmp_ln958_7, i1 %select_ln946_5, i1 %and_ln949_12

]]></Node>
<StgValue><ssdm name="select_ln958_11"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:312 %trunc_ln943_5 = trunc i32 %l_7

]]></Node>
<StgValue><ssdm name="trunc_ln943_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:296 %zext_ln959_14 = zext i32 %m_76

]]></Node>
<StgValue><ssdm name="zext_ln959_14"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:297 %sub_ln959_7 = sub i32 25, i32 %sub_ln944_7

]]></Node>
<StgValue><ssdm name="sub_ln959_7"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:298 %zext_ln959_15 = zext i32 %sub_ln959_7

]]></Node>
<StgValue><ssdm name="zext_ln959_15"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:299 %shl_ln959_7 = shl i64 %zext_ln959_14, i64 %zext_ln959_15

]]></Node>
<StgValue><ssdm name="shl_ln959_7"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="1"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:301 %add_ln958_7 = add i32 %sub_ln944_7, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_7"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="1"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:302 %zext_ln958_5 = zext i32 %add_ln958_7

]]></Node>
<StgValue><ssdm name="zext_ln958_5"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln958_7" val="1"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:303 %lshr_ln958_7 = lshr i64 %zext_ln959_14, i64 %zext_ln958_5

]]></Node>
<StgValue><ssdm name="lshr_ln958_7"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:305 %m_37 = select i1 %icmp_ln958_7, i64 %lshr_ln958_7, i64 %shl_ln959_7

]]></Node>
<StgValue><ssdm name="m_37"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:306 %zext_ln961_7 = zext i1 %select_ln958_11

]]></Node>
<StgValue><ssdm name="zext_ln961_7"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:307 %m_38 = add i64 %m_37, i64 %zext_ln961_7

]]></Node>
<StgValue><ssdm name="m_38"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:308 %m_77 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_38, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_77"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:309 %zext_ln962_5 = zext i63 %m_77

]]></Node>
<StgValue><ssdm name="zext_ln962_5"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:310 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_38, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:311 %select_ln943_5 = select i1 %p_Result_56, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_5"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:313 %sub_ln964_7 = sub i8 12, i8 %trunc_ln943_5

]]></Node>
<StgValue><ssdm name="sub_ln964_7"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:314 %add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_5

]]></Node>
<StgValue><ssdm name="add_ln964_7"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:315 %tmp_22_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_147, i8 %add_ln964_7

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:316 %p_Result_150 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_5, i9 %tmp_22_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:317 %LD_7 = trunc i64 %p_Result_150

]]></Node>
<StgValue><ssdm name="LD_7"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:318 %bitcast_ln744_6 = bitcast i32 %LD_7

]]></Node>
<StgValue><ssdm name="bitcast_ln744_6"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:319 %select_ln935_4 = select i1 %icmp_ln935_7, i32 %bitcast_ln744_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:320 %add3_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:375 %dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:58 %add_i = fadd i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:156 %dc_7 = fsub i32 %select_ln935, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:157 %data_V_2 = bitcast i32 %dc_7

]]></Node>
<StgValue><ssdm name="data_V_2"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:158 %p_Result_140 = trunc i32 %data_V_2

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:161 %p_Val2_73 = load i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_73"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:162 %icmp_ln935_5 = icmp_ne  i32 %p_Val2_73, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_5"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:163 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_73, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:164 %tmp_V_11 = sub i32 0, i32 %p_Val2_73

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:165 %m_74 = select i1 %p_Result_141, i32 %tmp_V_11, i32 %p_Val2_73

]]></Node>
<StgValue><ssdm name="m_74"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:166 %p_Result_142 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_74, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:167 %l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_142, i1 1

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:168 %sub_ln944_6 = sub i32 32, i32 %l_6

]]></Node>
<StgValue><ssdm name="sub_ln944_6"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:169 %lsb_index_4 = add i32 %sub_ln944_6, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_4"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:170 %tmp_61 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:171 %icmp_ln946_4 = icmp_sgt  i31 %tmp_61, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_4"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:172 %trunc_ln947_4 = trunc i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="trunc_ln947_4"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:173 %sub_ln947_4 = sub i6 57, i6 %trunc_ln947_4

]]></Node>
<StgValue><ssdm name="sub_ln947_4"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:174 %zext_ln947_4 = zext i6 %sub_ln947_4

]]></Node>
<StgValue><ssdm name="zext_ln947_4"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:175 %lshr_ln947_4 = lshr i32 4294967295, i32 %zext_ln947_4

]]></Node>
<StgValue><ssdm name="lshr_ln947_4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:176 %shl_ln949_6 = shl i32 1, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="shl_ln949_6"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:177 %or_ln949_10 = or i32 %lshr_ln947_4, i32 %shl_ln949_6

]]></Node>
<StgValue><ssdm name="or_ln949_10"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:178 %and_ln949_9 = and i32 %m_74, i32 %or_ln949_10

]]></Node>
<StgValue><ssdm name="and_ln949_9"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:179 %icmp_ln949_4 = icmp_ne  i32 %and_ln949_9, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_4"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:180 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:181 %xor_ln949_4 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_4"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:182 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_74, i32 %lsb_index_4

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:183 %icmp_ln958_6 = icmp_sgt  i32 %lsb_index_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_6"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:184 %and_ln949_10 = and i1 %p_Result_143, i1 %xor_ln949_4

]]></Node>
<StgValue><ssdm name="and_ln949_10"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:185 %zext_ln959_12 = zext i32 %m_74

]]></Node>
<StgValue><ssdm name="zext_ln959_12"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:186 %sub_ln959_6 = sub i32 25, i32 %sub_ln944_6

]]></Node>
<StgValue><ssdm name="sub_ln959_6"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:187 %zext_ln959_13 = zext i32 %sub_ln959_6

]]></Node>
<StgValue><ssdm name="zext_ln959_13"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:188 %shl_ln959_6 = shl i64 %zext_ln959_12, i64 %zext_ln959_13

]]></Node>
<StgValue><ssdm name="shl_ln959_6"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:189 %select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_143

]]></Node>
<StgValue><ssdm name="select_ln946_4"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:190 %add_ln958_6 = add i32 %sub_ln944_6, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_6"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:191 %zext_ln958_4 = zext i32 %add_ln958_6

]]></Node>
<StgValue><ssdm name="zext_ln958_4"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:192 %lshr_ln958_6 = lshr i64 %zext_ln959_12, i64 %zext_ln958_4

]]></Node>
<StgValue><ssdm name="lshr_ln958_6"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:193 %select_ln958_9 = select i1 %icmp_ln958_6, i1 %select_ln946_4, i1 %and_ln949_10

]]></Node>
<StgValue><ssdm name="select_ln958_9"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:194 %m_33 = select i1 %icmp_ln958_6, i64 %lshr_ln958_6, i64 %shl_ln959_6

]]></Node>
<StgValue><ssdm name="m_33"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:195 %zext_ln961_6 = zext i1 %select_ln958_9

]]></Node>
<StgValue><ssdm name="zext_ln961_6"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:196 %m_34 = add i64 %m_33, i64 %zext_ln961_6

]]></Node>
<StgValue><ssdm name="m_34"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:197 %m_75 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_34, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_75"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:199 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_34, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:201 %trunc_ln943_4 = trunc i32 %l_6

]]></Node>
<StgValue><ssdm name="trunc_ln943_4"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:320 %add3_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:375 %dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="236" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:198 %zext_ln962_4 = zext i63 %m_75

]]></Node>
<StgValue><ssdm name="zext_ln962_4"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:200 %select_ln943_4 = select i1 %p_Result_47, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_4"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:202 %sub_ln964_6 = sub i8 12, i8 %trunc_ln943_4

]]></Node>
<StgValue><ssdm name="sub_ln964_6"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:203 %add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_4

]]></Node>
<StgValue><ssdm name="add_ln964_6"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:204 %tmp_17_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_141, i8 %add_ln964_6

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:205 %p_Result_144 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_4, i9 %tmp_17_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:206 %LD_5 = trunc i64 %p_Result_144

]]></Node>
<StgValue><ssdm name="LD_5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="icmp_ln935_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:207 %bitcast_ln744_5 = bitcast i32 %LD_5

]]></Node>
<StgValue><ssdm name="bitcast_ln744_5"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:208 %select_ln935_3 = select i1 %icmp_ln935_5, i32 %bitcast_ln744_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_3"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:320 %add3_i = fadd i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add3_i"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:375 %dc_10 = fsub i32 %select_ln935_4, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_10"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:376 %data_V_4 = bitcast i32 %dc_10

]]></Node>
<StgValue><ssdm name="data_V_4"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:377 %p_Result_154 = trunc i32 %data_V_4

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="250" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:159 %zext_ln368_2 = zext i31 %p_Result_140

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:160 %bitcast_ln351_2 = bitcast i32 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="bitcast_ln351_2"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:321 %dc_9 = fadd i32 %add3_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:378 %zext_ln368_5 = zext i31 %p_Result_154

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:379 %bitcast_ln351_4 = bitcast i32 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="bitcast_ln351_4"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:380 %v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="258" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:59 %dc = fadd i32 %add_i, i32 0

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:60 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:61 %p_Result_133 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:64 %p_Val2_s = load i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:65 %icmp_ln935_3 = icmp_ne  i32 %p_Val2_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_3"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:66 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:67 %tmp_V_8 = sub i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:68 %m_72 = select i1 %p_Result_134, i32 %tmp_V_8, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="m_72"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:69 %p_Result_135 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_72, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
.split.i_ifconv:70 %l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_135, i1 1

]]></Node>
<StgValue><ssdm name="l_4"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:71 %sub_ln944_4 = sub i32 32, i32 %l_4

]]></Node>
<StgValue><ssdm name="sub_ln944_4"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:72 %lsb_index_3 = add i32 %sub_ln944_4, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_3"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:73 %tmp_54 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split.i_ifconv:74 %icmp_ln946_3 = icmp_sgt  i31 %tmp_54, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_3"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
.split.i_ifconv:75 %trunc_ln947_3 = trunc i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="trunc_ln947_3"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split.i_ifconv:76 %sub_ln947_3 = sub i6 57, i6 %trunc_ln947_3

]]></Node>
<StgValue><ssdm name="sub_ln947_3"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
.split.i_ifconv:77 %zext_ln947_3 = zext i6 %sub_ln947_3

]]></Node>
<StgValue><ssdm name="zext_ln947_3"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:78 %lshr_ln947_3 = lshr i32 4294967295, i32 %zext_ln947_3

]]></Node>
<StgValue><ssdm name="lshr_ln947_3"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:79 %shl_ln949_4 = shl i32 1, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="shl_ln949_4"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:80 %or_ln949 = or i32 %lshr_ln947_3, i32 %shl_ln949_4

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:81 %and_ln949_8 = and i32 %m_72, i32 %or_ln949

]]></Node>
<StgValue><ssdm name="and_ln949_8"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:82 %icmp_ln949_3 = icmp_ne  i32 %and_ln949_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_3"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:83 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:84 %xor_ln949_3 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_3"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:85 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_72, i32 %lsb_index_3

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:86 %icmp_ln958_4 = icmp_sgt  i32 %lsb_index_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_4"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:87 %and_ln949_7 = and i1 %p_Result_136, i1 %xor_ln949_3

]]></Node>
<StgValue><ssdm name="and_ln949_7"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:88 %zext_ln959_8 = zext i32 %m_72

]]></Node>
<StgValue><ssdm name="zext_ln959_8"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:89 %sub_ln959_4 = sub i32 25, i32 %sub_ln944_4

]]></Node>
<StgValue><ssdm name="sub_ln959_4"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:90 %zext_ln959_9 = zext i32 %sub_ln959_4

]]></Node>
<StgValue><ssdm name="zext_ln959_9"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:91 %shl_ln959_4 = shl i64 %zext_ln959_8, i64 %zext_ln959_9

]]></Node>
<StgValue><ssdm name="shl_ln959_4"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:92 %select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_136

]]></Node>
<StgValue><ssdm name="select_ln946_3"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:93 %add_ln958_4 = add i32 %sub_ln944_4, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_4"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:94 %zext_ln958_3 = zext i32 %add_ln958_4

]]></Node>
<StgValue><ssdm name="zext_ln958_3"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:95 %lshr_ln958_4 = lshr i64 %zext_ln959_8, i64 %zext_ln958_3

]]></Node>
<StgValue><ssdm name="lshr_ln958_4"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:96 %select_ln958_7 = select i1 %icmp_ln958_4, i1 %select_ln946_3, i1 %and_ln949_7

]]></Node>
<StgValue><ssdm name="select_ln958_7"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i_ifconv:97 %m_29 = select i1 %icmp_ln958_4, i64 %lshr_ln958_4, i64 %shl_ln959_4

]]></Node>
<StgValue><ssdm name="m_29"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="1">
<![CDATA[
.split.i_ifconv:98 %zext_ln961_4 = zext i1 %select_ln958_7

]]></Node>
<StgValue><ssdm name="zext_ln961_4"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i_ifconv:99 %m_30 = add i64 %m_29, i64 %zext_ln961_4

]]></Node>
<StgValue><ssdm name="m_30"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:100 %m_73 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_30, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_73"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:102 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_30, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
.split.i_ifconv:104 %trunc_ln943_3 = trunc i32 %l_4

]]></Node>
<StgValue><ssdm name="trunc_ln943_3"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:321 %dc_9 = fadd i32 %add3_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:380 %v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="63">
<![CDATA[
.split.i_ifconv:101 %zext_ln962_3 = zext i63 %m_73

]]></Node>
<StgValue><ssdm name="zext_ln962_3"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split.i_ifconv:103 %select_ln943_3 = select i1 %p_Result_39, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_3"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:105 %sub_ln964_4 = sub i8 12, i8 %trunc_ln943_3

]]></Node>
<StgValue><ssdm name="sub_ln964_4"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split.i_ifconv:106 %add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_3

]]></Node>
<StgValue><ssdm name="add_ln964_4"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split.i_ifconv:107 %tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_134, i8 %add_ln964_4

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split.i_ifconv:108 %p_Result_137 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_3, i9 %tmp_11_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
.split.i_ifconv:109 %LD_3 = trunc i64 %p_Result_137

]]></Node>
<StgValue><ssdm name="LD_3"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:110 %bitcast_ln744_3 = bitcast i32 %LD_3

]]></Node>
<StgValue><ssdm name="bitcast_ln744_3"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:111 %select_ln935_2 = select i1 %icmp_ln935_3, i32 %bitcast_ln744_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_2"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:209 %v_assign_1 = fsub i32 %bitcast_ln351_2, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:321 %dc_9 = fadd i32 %add3_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_9"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:322 %data_V_3 = bitcast i32 %dc_9

]]></Node>
<StgValue><ssdm name="data_V_3"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="32">
<![CDATA[
.split.i_ifconv:323 %p_Result_151 = trunc i32 %data_V_3

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:380 %v_assign_3 = fsub i32 %bitcast_ln351_4, i32 %select_ln935_3

]]></Node>
<StgValue><ssdm name="v_assign_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:62 %zext_ln368 = zext i31 %p_Result_133

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:63 %bitcast_ln351 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln351"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:210 %d_1 = fpext i32 %v_assign_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="31">
<![CDATA[
.split.i_ifconv:324 %zext_ln368_4 = zext i31 %p_Result_151

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:325 %bitcast_ln351_3 = bitcast i32 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln351_3"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:326 %v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:381 %d_3 = fpext i32 %v_assign_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="325" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:210 %d_1 = fpext i32 %v_assign_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:211 %ireg_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:212 %trunc_ln555_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln555_1"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:213 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:214 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:215 %zext_ln455_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:216 %trunc_ln565_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln565_1"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:217 %p_Result_146 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:218 %zext_ln569_2 = zext i53 %p_Result_146

]]></Node>
<StgValue><ssdm name="zext_ln569_2"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:219 %man_V_4 = sub i54 0, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:220 %man_V_5 = select i1 %p_Result_145, i54 %man_V_4, i54 %zext_ln569_2

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:221 %icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:222 %F2_1 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:223 %icmp_ln581_2 = icmp_sgt  i12 %F2_1, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_2"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:224 %add_ln581_2 = add i12 %F2_1, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_2"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:225 %sub_ln581_2 = sub i12 20, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln581_2"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:226 %sh_amt_1 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:228 %icmp_ln582_2 = icmp_eq  i12 %F2_1, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_2"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:229 %trunc_ln583_1 = trunc i54 %man_V_5

]]></Node>
<StgValue><ssdm name="trunc_ln583_1"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:230 %icmp_ln585_2 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_2"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:231 %tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:232 %icmp_ln603_1 = icmp_eq  i7 %tmp_65, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_1"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:233 %trunc_ln586_1 = trunc i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="trunc_ln586_1"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:234 %zext_ln586_2 = zext i6 %trunc_ln586_1

]]></Node>
<StgValue><ssdm name="zext_ln586_2"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:235 %ashr_ln586_2 = ashr i54 %man_V_5, i54 %zext_ln586_2

]]></Node>
<StgValue><ssdm name="ashr_ln586_2"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:236 %trunc_ln586_2 = trunc i54 %ashr_ln586_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_2"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:241 %xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:242 %and_ln582_1 = and i1 %icmp_ln582_2, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln582_1"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:243 %or_ln582_1 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln582_1"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:244 %xor_ln582_1 = xor i1 %or_ln582_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_1"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:245 %and_ln581_1 = and i1 %icmp_ln581_2, i1 %xor_ln582_1

]]></Node>
<StgValue><ssdm name="and_ln581_1"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:246 %and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:247 %xor_ln585_1 = xor i1 %icmp_ln585_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_1"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:248 %and_ln585_3 = and i1 %and_ln581_1, i1 %xor_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:249 %or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_2

]]></Node>
<StgValue><ssdm name="or_ln581_1"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:250 %xor_ln581_1 = xor i1 %or_ln581_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_1"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:251 %and_ln603_1 = and i1 %icmp_ln603_1, i1 %xor_ln581_1

]]></Node>
<StgValue><ssdm name="and_ln603_1"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:253 %or_ln603_3 = or i1 %and_ln603_1, i1 %and_ln585_3

]]></Node>
<StgValue><ssdm name="or_ln603_3"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:254 %select_ln603_1 = select i1 %and_ln585_2, i32 %trunc_ln586_2, i32 %trunc_ln583_1

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:255 %or_ln603_4 = or i1 %and_ln585_2, i1 %and_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln603_4"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:257 %or_ln603_5 = or i1 %or_ln603_3, i1 %or_ln603_4

]]></Node>
<StgValue><ssdm name="or_ln603_5"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:326 %v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:381 %d_3 = fpext i32 %v_assign_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:382 %ireg_3 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="ireg_3"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:383 %trunc_ln555_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln555_3"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:384 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:385 %exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_7"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:386 %zext_ln455_7 = zext i11 %exp_tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln455_7"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:387 %trunc_ln565_3 = trunc i64 %ireg_3

]]></Node>
<StgValue><ssdm name="trunc_ln565_3"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:388 %p_Result_156 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:389 %zext_ln569_7 = zext i53 %p_Result_156

]]></Node>
<StgValue><ssdm name="zext_ln569_7"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:390 %man_V_10 = sub i54 0, i54 %zext_ln569_7

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:391 %man_V_11 = select i1 %p_Result_155, i54 %man_V_10, i54 %zext_ln569_7

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:392 %icmp_ln571_7 = icmp_eq  i63 %trunc_ln555_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_7"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:393 %F2_3 = sub i12 1075, i12 %zext_ln455_7

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:394 %icmp_ln581_7 = icmp_sgt  i12 %F2_3, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_7"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:395 %add_ln581_7 = add i12 %F2_3, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_7"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:396 %sub_ln581_7 = sub i12 20, i12 %F2_3

]]></Node>
<StgValue><ssdm name="sub_ln581_7"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:397 %sh_amt_3 = select i1 %icmp_ln581_7, i12 %add_ln581_7, i12 %sub_ln581_7

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:399 %icmp_ln582_7 = icmp_eq  i12 %F2_3, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_7"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:400 %trunc_ln583_3 = trunc i54 %man_V_11

]]></Node>
<StgValue><ssdm name="trunc_ln583_3"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:401 %icmp_ln585_7 = icmp_ult  i12 %sh_amt_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_7"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:402 %tmp_76 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:403 %icmp_ln603_3 = icmp_eq  i7 %tmp_76, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_3"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:404 %trunc_ln586_5 = trunc i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_5"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:405 %zext_ln586_7 = zext i6 %trunc_ln586_5

]]></Node>
<StgValue><ssdm name="zext_ln586_7"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:406 %ashr_ln586_7 = ashr i54 %man_V_11, i54 %zext_ln586_7

]]></Node>
<StgValue><ssdm name="ashr_ln586_7"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:407 %trunc_ln586_6 = trunc i54 %ashr_ln586_7

]]></Node>
<StgValue><ssdm name="trunc_ln586_6"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:412 %xor_ln571_3 = xor i1 %icmp_ln571_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:413 %and_ln582_3 = and i1 %icmp_ln582_7, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln582_3"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:414 %or_ln582_3 = or i1 %icmp_ln571_7, i1 %icmp_ln582_7

]]></Node>
<StgValue><ssdm name="or_ln582_3"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:415 %xor_ln582_3 = xor i1 %or_ln582_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_3"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:416 %and_ln581_3 = and i1 %icmp_ln581_7, i1 %xor_ln582_3

]]></Node>
<StgValue><ssdm name="and_ln581_3"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:417 %and_ln585_6 = and i1 %and_ln581_3, i1 %icmp_ln585_7

]]></Node>
<StgValue><ssdm name="and_ln585_6"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:418 %xor_ln585_3 = xor i1 %icmp_ln585_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_3"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:419 %and_ln585_7 = and i1 %and_ln581_3, i1 %xor_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_7"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:420 %or_ln581_3 = or i1 %or_ln582_3, i1 %icmp_ln581_7

]]></Node>
<StgValue><ssdm name="or_ln581_3"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:421 %xor_ln581_3 = xor i1 %or_ln581_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_3"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:422 %and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_3

]]></Node>
<StgValue><ssdm name="and_ln603_3"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:424 %or_ln603_9 = or i1 %and_ln603_3, i1 %and_ln585_7

]]></Node>
<StgValue><ssdm name="or_ln603_9"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:425 %select_ln603_7 = select i1 %and_ln585_6, i32 %trunc_ln586_6, i32 %trunc_ln583_3

]]></Node>
<StgValue><ssdm name="select_ln603_7"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:426 %or_ln603_10 = or i1 %and_ln585_6, i1 %and_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln603_10"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:428 %or_ln603_11 = or i1 %or_ln603_9, i1 %or_ln603_10

]]></Node>
<StgValue><ssdm name="or_ln603_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="409" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:112 %v_assign = fsub i32 %bitcast_ln351, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="1"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:227 %sext_ln581_2 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln581_2"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:237 %bitcast_ln702_4 = bitcast i32 %v_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln702_4"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:238 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="0"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:239 %select_ln588 = select i1 %tmp_66, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_1" val="1"/>
<literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:240 %shl_ln604_2 = shl i32 %trunc_ln583_1, i32 %sext_ln581_2

]]></Node>
<StgValue><ssdm name="shl_ln604_2"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:252 %select_ln603 = select i1 %and_ln603_1, i32 %shl_ln604_2, i32 %select_ln588

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:256 %select_ln603_2 = select i1 %or_ln603_3, i32 %select_ln603, i32 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:326 %v_assign_2 = fsub i32 %bitcast_ln351_3, i32 %select_ln935_2

]]></Node>
<StgValue><ssdm name="v_assign_2"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:398 %sext_ln581_7 = sext i12 %sh_amt_3

]]></Node>
<StgValue><ssdm name="sext_ln581_7"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:408 %bitcast_ln702_9 = bitcast i32 %v_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln702_9"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:409 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="0"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:410 %select_ln588_2 = select i1 %tmp_77, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_2"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_3" val="1"/>
<literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:411 %shl_ln604_7 = shl i32 %trunc_ln583_3, i32 %sext_ln581_7

]]></Node>
<StgValue><ssdm name="shl_ln604_7"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:423 %select_ln603_6 = select i1 %and_ln603_3, i32 %shl_ln604_7, i32 %select_ln588_2

]]></Node>
<StgValue><ssdm name="select_ln603_6"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:427 %select_ln603_8 = select i1 %or_ln603_9, i32 %select_ln603_6, i32 %select_ln603_7

]]></Node>
<StgValue><ssdm name="select_ln603_8"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i:0 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i:1 %and_ln1495_4 = and i1 %or_ln603_5, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln1495_4"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i:2 %and_ln1495_5 = and i1 %and_ln1495_4, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln1495_5"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i:3 %br_ln237 = br i1 %and_ln1495_5, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i, void %_ifconv213

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
_ifconv213:0 %d_5 = fpext i32 %bitcast_ln351_2

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i:0 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i:1 %and_ln1495_10 = and i1 %or_ln603_11, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln1495_10"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i:2 %and_ln1495_11 = and i1 %and_ln1495_10, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln1495_11"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i:3 %br_ln249 = br i1 %and_ln1495_11, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i, void %_ifconv283

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="32">
<![CDATA[
_ifconv283:0 %d_7 = fpext i32 %bitcast_ln351_4

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="435" st_id="16" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:113 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:327 %d_2 = fpext i32 %v_assign_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
_ifconv213:0 %d_5 = fpext i32 %bitcast_ln351_2

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64">
<![CDATA[
_ifconv213:1 %ireg_5 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="ireg_5"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="63" op_0_bw="64">
<![CDATA[
_ifconv213:2 %trunc_ln555_8 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln555_8"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv213:3 %p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_5, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv213:4 %exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_9"/></StgValue>
</operation>

<operation id="442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="11">
<![CDATA[
_ifconv213:5 %zext_ln455_9 = zext i11 %exp_tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln455_9"/></StgValue>
</operation>

<operation id="443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="52" op_0_bw="64">
<![CDATA[
_ifconv213:6 %trunc_ln565_8 = trunc i64 %ireg_5

]]></Node>
<StgValue><ssdm name="trunc_ln565_8"/></StgValue>
</operation>

<operation id="444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv213:7 %p_Result_160 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_8

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="445" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="54" op_0_bw="53">
<![CDATA[
_ifconv213:8 %zext_ln569_9 = zext i53 %p_Result_160

]]></Node>
<StgValue><ssdm name="zext_ln569_9"/></StgValue>
</operation>

<operation id="446" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv213:9 %man_V_25 = sub i54 0, i54 %zext_ln569_9

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="447" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv213:10 %man_V_26 = select i1 %p_Result_159, i54 %man_V_25, i54 %zext_ln569_9

]]></Node>
<StgValue><ssdm name="man_V_26"/></StgValue>
</operation>

<operation id="448" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv213:11 %icmp_ln571_9 = icmp_eq  i63 %trunc_ln555_8, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_9"/></StgValue>
</operation>

<operation id="449" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:12 %F2_8 = sub i12 1075, i12 %zext_ln455_9

]]></Node>
<StgValue><ssdm name="F2_8"/></StgValue>
</operation>

<operation id="450" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:13 %icmp_ln581_9 = icmp_sgt  i12 %F2_8, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_9"/></StgValue>
</operation>

<operation id="451" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:14 %add_ln581_9 = add i12 %F2_8, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_9"/></StgValue>
</operation>

<operation id="452" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:15 %sub_ln581_9 = sub i12 20, i12 %F2_8

]]></Node>
<StgValue><ssdm name="sub_ln581_9"/></StgValue>
</operation>

<operation id="453" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv213:16 %sh_amt_8 = select i1 %icmp_ln581_9, i12 %add_ln581_9, i12 %sub_ln581_9

]]></Node>
<StgValue><ssdm name="sh_amt_8"/></StgValue>
</operation>

<operation id="454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="12">
<![CDATA[
_ifconv213:17 %sext_ln581_9 = sext i12 %sh_amt_8

]]></Node>
<StgValue><ssdm name="sext_ln581_9"/></StgValue>
</operation>

<operation id="455" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:18 %icmp_ln582_9 = icmp_eq  i12 %F2_8, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_9"/></StgValue>
</operation>

<operation id="456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="54">
<![CDATA[
_ifconv213:19 %trunc_ln583_8 = trunc i54 %man_V_26

]]></Node>
<StgValue><ssdm name="trunc_ln583_8"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv213:20 %icmp_ln585_9 = icmp_ult  i12 %sh_amt_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_9"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv213:21 %tmp_110 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_8, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv213:22 %icmp_ln603_8 = icmp_eq  i7 %tmp_110, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_8"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="6" op_0_bw="12">
<![CDATA[
_ifconv213:23 %trunc_ln586_14 = trunc i12 %sh_amt_8

]]></Node>
<StgValue><ssdm name="trunc_ln586_14"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="54" op_0_bw="6">
<![CDATA[
_ifconv213:24 %zext_ln586_9 = zext i6 %trunc_ln586_14

]]></Node>
<StgValue><ssdm name="zext_ln586_9"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv213:25 %ashr_ln586_9 = ashr i54 %man_V_26, i54 %zext_ln586_9

]]></Node>
<StgValue><ssdm name="ashr_ln586_9"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="54">
<![CDATA[
_ifconv213:26 %trunc_ln586_15 = trunc i54 %ashr_ln586_9

]]></Node>
<StgValue><ssdm name="trunc_ln586_15"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv213:27 %shl_ln604_9 = shl i32 %trunc_ln583_8, i32 %sext_ln581_9

]]></Node>
<StgValue><ssdm name="shl_ln604_9"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:28 %xor_ln571_8 = xor i1 %icmp_ln571_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_8"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:29 %and_ln582_8 = and i1 %icmp_ln582_9, i1 %xor_ln571_8

]]></Node>
<StgValue><ssdm name="and_ln582_8"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:30 %or_ln582_8 = or i1 %icmp_ln571_9, i1 %icmp_ln582_9

]]></Node>
<StgValue><ssdm name="or_ln582_8"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:31 %xor_ln582_8 = xor i1 %or_ln582_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_8"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:32 %and_ln581_8 = and i1 %icmp_ln581_9, i1 %xor_ln582_8

]]></Node>
<StgValue><ssdm name="and_ln581_8"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:33 %and_ln585_16 = and i1 %and_ln581_8, i1 %icmp_ln585_9

]]></Node>
<StgValue><ssdm name="and_ln585_16"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:34 %or_ln581_8 = or i1 %or_ln582_8, i1 %icmp_ln581_9

]]></Node>
<StgValue><ssdm name="or_ln581_8"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:35 %xor_ln581_8 = xor i1 %or_ln581_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_8"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:36 %and_ln603_8 = and i1 %icmp_ln603_8, i1 %xor_ln581_8

]]></Node>
<StgValue><ssdm name="and_ln603_8"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:37 %xor_ln585_8 = xor i1 %icmp_ln585_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_8"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:38 %and_ln585_17 = and i1 %and_ln581_8, i1 %xor_ln585_8

]]></Node>
<StgValue><ssdm name="and_ln585_17"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:39 %or_ln585_6 = or i1 %and_ln585_17, i1 %icmp_ln571_9

]]></Node>
<StgValue><ssdm name="or_ln585_6"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv213:40 %select_ln585_8 = select i1 %and_ln603_8, i32 %shl_ln604_9, i32 %trunc_ln586_15

]]></Node>
<StgValue><ssdm name="select_ln585_8"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:41 %or_ln585_7 = or i1 %and_ln603_8, i1 %and_ln585_16

]]></Node>
<StgValue><ssdm name="or_ln585_7"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv213:42 %select_ln585_9 = select i1 %and_ln582_8, i32 %trunc_ln583_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_9"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv213:43 %select_ln585_10 = select i1 %or_ln585_6, i32 0, i32 %select_ln585_8

]]></Node>
<StgValue><ssdm name="select_ln585_10"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv213:44 %or_ln585_8 = or i1 %or_ln585_6, i1 %or_ln585_7

]]></Node>
<StgValue><ssdm name="or_ln585_8"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv213:45 %select_ln585_11 = select i1 %or_ln585_8, i32 %select_ln585_10, i32 %select_ln585_9

]]></Node>
<StgValue><ssdm name="select_ln585_11"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv213:46 %store_ln239 = store i32 %select_ln585_11, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
_ifconv213:47 %br_ln241 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="32">
<![CDATA[
_ifconv283:0 %d_7 = fpext i32 %bitcast_ln351_4

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
_ifconv283:1 %ireg_7 = bitcast i64 %d_7

]]></Node>
<StgValue><ssdm name="ireg_7"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="63" op_0_bw="64">
<![CDATA[
_ifconv283:2 %trunc_ln555_11 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln555_11"/></StgValue>
</operation>

<operation id="488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv283:3 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_7, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv283:4 %exp_tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_11"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="11">
<![CDATA[
_ifconv283:5 %zext_ln455_11 = zext i11 %exp_tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln455_11"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="52" op_0_bw="64">
<![CDATA[
_ifconv283:6 %trunc_ln565_11 = trunc i64 %ireg_7

]]></Node>
<StgValue><ssdm name="trunc_ln565_11"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv283:7 %p_Result_164 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_11

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="54" op_0_bw="53">
<![CDATA[
_ifconv283:8 %zext_ln569_11 = zext i53 %p_Result_164

]]></Node>
<StgValue><ssdm name="zext_ln569_11"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv283:9 %man_V_34 = sub i54 0, i54 %zext_ln569_11

]]></Node>
<StgValue><ssdm name="man_V_34"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv283:10 %man_V_35 = select i1 %p_Result_163, i54 %man_V_34, i54 %zext_ln569_11

]]></Node>
<StgValue><ssdm name="man_V_35"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv283:11 %icmp_ln571_11 = icmp_eq  i63 %trunc_ln555_11, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_11"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:12 %F2_11 = sub i12 1075, i12 %zext_ln455_11

]]></Node>
<StgValue><ssdm name="F2_11"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:13 %icmp_ln581_11 = icmp_sgt  i12 %F2_11, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_11"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:14 %add_ln581_11 = add i12 %F2_11, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_11"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:15 %sub_ln581_11 = sub i12 20, i12 %F2_11

]]></Node>
<StgValue><ssdm name="sub_ln581_11"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv283:16 %sh_amt_11 = select i1 %icmp_ln581_11, i12 %add_ln581_11, i12 %sub_ln581_11

]]></Node>
<StgValue><ssdm name="sh_amt_11"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="12">
<![CDATA[
_ifconv283:17 %sext_ln581_11 = sext i12 %sh_amt_11

]]></Node>
<StgValue><ssdm name="sext_ln581_11"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:18 %icmp_ln582_11 = icmp_eq  i12 %F2_11, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_11"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="54">
<![CDATA[
_ifconv283:19 %trunc_ln583_11 = trunc i54 %man_V_35

]]></Node>
<StgValue><ssdm name="trunc_ln583_11"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv283:20 %icmp_ln585_11 = icmp_ult  i12 %sh_amt_11, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_11"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv283:21 %tmp_118 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_11, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv283:22 %icmp_ln603_11 = icmp_eq  i7 %tmp_118, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_11"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="12">
<![CDATA[
_ifconv283:23 %trunc_ln586_20 = trunc i12 %sh_amt_11

]]></Node>
<StgValue><ssdm name="trunc_ln586_20"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="54" op_0_bw="6">
<![CDATA[
_ifconv283:24 %zext_ln586_11 = zext i6 %trunc_ln586_20

]]></Node>
<StgValue><ssdm name="zext_ln586_11"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv283:25 %ashr_ln586_11 = ashr i54 %man_V_35, i54 %zext_ln586_11

]]></Node>
<StgValue><ssdm name="ashr_ln586_11"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="54">
<![CDATA[
_ifconv283:26 %trunc_ln586_21 = trunc i54 %ashr_ln586_11

]]></Node>
<StgValue><ssdm name="trunc_ln586_21"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv283:27 %shl_ln604_11 = shl i32 %trunc_ln583_11, i32 %sext_ln581_11

]]></Node>
<StgValue><ssdm name="shl_ln604_11"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:28 %xor_ln571_11 = xor i1 %icmp_ln571_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_11"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:29 %and_ln582_11 = and i1 %icmp_ln582_11, i1 %xor_ln571_11

]]></Node>
<StgValue><ssdm name="and_ln582_11"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:30 %or_ln582_11 = or i1 %icmp_ln571_11, i1 %icmp_ln582_11

]]></Node>
<StgValue><ssdm name="or_ln582_11"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:31 %xor_ln582_11 = xor i1 %or_ln582_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_11"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:32 %and_ln581_11 = and i1 %icmp_ln581_11, i1 %xor_ln582_11

]]></Node>
<StgValue><ssdm name="and_ln581_11"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:33 %and_ln585_22 = and i1 %and_ln581_11, i1 %icmp_ln585_11

]]></Node>
<StgValue><ssdm name="and_ln585_22"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:34 %or_ln581_11 = or i1 %or_ln582_11, i1 %icmp_ln581_11

]]></Node>
<StgValue><ssdm name="or_ln581_11"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:35 %xor_ln581_11 = xor i1 %or_ln581_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_11"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:36 %and_ln603_11 = and i1 %icmp_ln603_11, i1 %xor_ln581_11

]]></Node>
<StgValue><ssdm name="and_ln603_11"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:37 %xor_ln585_11 = xor i1 %icmp_ln585_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_11"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:38 %and_ln585_23 = and i1 %and_ln581_11, i1 %xor_ln585_11

]]></Node>
<StgValue><ssdm name="and_ln585_23"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:39 %or_ln585_15 = or i1 %and_ln585_23, i1 %icmp_ln571_11

]]></Node>
<StgValue><ssdm name="or_ln585_15"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv283:40 %select_ln585_20 = select i1 %and_ln603_11, i32 %shl_ln604_11, i32 %trunc_ln586_21

]]></Node>
<StgValue><ssdm name="select_ln585_20"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:41 %or_ln585_16 = or i1 %and_ln603_11, i1 %and_ln585_22

]]></Node>
<StgValue><ssdm name="or_ln585_16"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv283:42 %select_ln585_21 = select i1 %and_ln582_11, i32 %trunc_ln583_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_21"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv283:43 %select_ln585_22 = select i1 %or_ln585_15, i32 0, i32 %select_ln585_20

]]></Node>
<StgValue><ssdm name="select_ln585_22"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv283:44 %or_ln585_17 = or i1 %or_ln585_15, i1 %or_ln585_16

]]></Node>
<StgValue><ssdm name="or_ln585_17"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv283:45 %select_ln585_23 = select i1 %or_ln585_17, i32 %select_ln585_22, i32 %select_ln585_21

]]></Node>
<StgValue><ssdm name="select_ln585_23"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv283:46 %store_ln251 = store i32 %select_ln585_23, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
_ifconv283:47 %br_ln253 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="533" st_id="17" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:113 %d = fpext i32 %v_assign

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:114 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:115 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:116 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:117 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:118 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:119 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:120 %p_Result_139 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:121 %zext_ln569 = zext i53 %p_Result_139

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:122 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:123 %man_V_2 = select i1 %p_Result_138, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:124 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:125 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:126 %icmp_ln581 = icmp_sgt  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:127 %add_ln581 = add i12 %F2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:128 %sub_ln581 = sub i12 20, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:129 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:131 %icmp_ln582 = icmp_eq  i12 %F2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:133 %icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:134 %tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:135 %icmp_ln603 = icmp_eq  i7 %tmp_58, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:136 %trunc_ln586 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:137 %zext_ln586 = zext i6 %trunc_ln586

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:138 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:144 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:145 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:146 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:147 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:148 %xor_ln585 = xor i1 %icmp_ln585, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:149 %and_ln585_1 = and i1 %and_ln581, i1 %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:150 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:151 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:152 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:153 %or_ln603 = or i1 %and_ln603, i1 %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="32">
<![CDATA[
.split.i_ifconv:327 %d_2 = fpext i32 %v_assign_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64">
<![CDATA[
.split.i_ifconv:328 %ireg_2 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="63" op_0_bw="64">
<![CDATA[
.split.i_ifconv:329 %trunc_ln555_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln555_2"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split.i_ifconv:330 %p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:331 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="11">
<![CDATA[
.split.i_ifconv:332 %zext_ln455_5 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="52" op_0_bw="64">
<![CDATA[
.split.i_ifconv:333 %trunc_ln565_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln565_2"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split.i_ifconv:334 %p_Result_153 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="54" op_0_bw="53">
<![CDATA[
.split.i_ifconv:335 %zext_ln569_5 = zext i53 %p_Result_153

]]></Node>
<StgValue><ssdm name="zext_ln569_5"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:336 %man_V_7 = sub i54 0, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split.i_ifconv:337 %man_V_8 = select i1 %p_Result_152, i54 %man_V_7, i54 %zext_ln569_5

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split.i_ifconv:338 %icmp_ln571_5 = icmp_eq  i63 %trunc_ln555_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:339 %F2_2 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:340 %icmp_ln581_5 = icmp_sgt  i12 %F2_2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_5"/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:341 %add_ln581_5 = add i12 %F2_2, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_5"/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:342 %sub_ln581_5 = sub i12 20, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln581_5"/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split.i_ifconv:343 %sh_amt_2 = select i1 %icmp_ln581_5, i12 %add_ln581_5, i12 %sub_ln581_5

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:345 %icmp_ln582_5 = icmp_eq  i12 %F2_2, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_5"/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:346 %trunc_ln583_2 = trunc i54 %man_V_8

]]></Node>
<StgValue><ssdm name="trunc_ln583_2"/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i_ifconv:347 %icmp_ln585_5 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_5"/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i_ifconv:348 %tmp_73 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split.i_ifconv:349 %icmp_ln603_2 = icmp_eq  i7 %tmp_73, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_2"/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="12">
<![CDATA[
.split.i_ifconv:350 %trunc_ln586_3 = trunc i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="trunc_ln586_3"/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="54" op_0_bw="6">
<![CDATA[
.split.i_ifconv:351 %zext_ln586_5 = zext i6 %trunc_ln586_3

]]></Node>
<StgValue><ssdm name="zext_ln586_5"/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split.i_ifconv:352 %ashr_ln586_5 = ashr i54 %man_V_8, i54 %zext_ln586_5

]]></Node>
<StgValue><ssdm name="ashr_ln586_5"/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:353 %trunc_ln586_4 = trunc i54 %ashr_ln586_5

]]></Node>
<StgValue><ssdm name="trunc_ln586_4"/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:358 %xor_ln571_2 = xor i1 %icmp_ln571_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:359 %and_ln582_2 = and i1 %icmp_ln582_5, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln582_2"/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:360 %or_ln582_2 = or i1 %icmp_ln571_5, i1 %icmp_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln582_2"/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:361 %xor_ln582_2 = xor i1 %or_ln582_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_2"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:362 %and_ln581_2 = and i1 %icmp_ln581_5, i1 %xor_ln582_2

]]></Node>
<StgValue><ssdm name="and_ln581_2"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:363 %and_ln585_4 = and i1 %and_ln581_2, i1 %icmp_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_4"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:364 %xor_ln585_2 = xor i1 %icmp_ln585_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_2"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:365 %and_ln585_5 = and i1 %and_ln581_2, i1 %xor_ln585_2

]]></Node>
<StgValue><ssdm name="and_ln585_5"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:366 %or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_5

]]></Node>
<StgValue><ssdm name="or_ln581_2"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:367 %xor_ln581_2 = xor i1 %or_ln581_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_2"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:368 %and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_2

]]></Node>
<StgValue><ssdm name="and_ln603_2"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:370 %or_ln603_6 = or i1 %and_ln603_2, i1 %and_ln585_5

]]></Node>
<StgValue><ssdm name="or_ln603_6"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:371 %select_ln603_4 = select i1 %and_ln585_4, i32 %trunc_ln586_4, i32 %trunc_ln583_2

]]></Node>
<StgValue><ssdm name="select_ln603_4"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:372 %or_ln603_7 = or i1 %and_ln585_4, i1 %and_ln582_2

]]></Node>
<StgValue><ssdm name="or_ln603_7"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:374 %or_ln603_8 = or i1 %or_ln603_6, i1 %or_ln603_7

]]></Node>
<StgValue><ssdm name="or_ln603_8"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split.i_ifconv:432 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
.split.i_ifconv:433 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:434 %select_ln603_10 = select i1 %and_ln585, i1 %tmp_79, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln603_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i_ifconv:0 %specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln221"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:130 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="54">
<![CDATA[
.split.i_ifconv:132 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:139 %bitcast_ln702 = bitcast i32 %v_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln702"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:140 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702, i32 31

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:141 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:142 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:143 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:154 %or_ln603_1 = or i1 %and_ln585, i1 %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:155 %or_ln603_2 = or i1 %or_ln603, i1 %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:261 %add_ln221 = add i32 %sub_ln221, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln221"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="1"/>
<literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
.split.i_ifconv:344 %sext_ln581_5 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln581_5"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
<literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
.split.i_ifconv:354 %bitcast_ln702_7 = bitcast i32 %v_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln702_7"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
<literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:355 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="0"/>
<literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:356 %select_ln588_1 = select i1 %tmp_74, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_1"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603_2" val="1"/>
<literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split.i_ifconv:357 %shl_ln604_5 = shl i32 %trunc_ln583_2, i32 %sext_ln581_5

]]></Node>
<StgValue><ssdm name="shl_ln604_5"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:369 %select_ln603_3 = select i1 %and_ln603_2, i32 %shl_ln604_5, i32 %select_ln588_1

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:373 %select_ln603_5 = select i1 %or_ln603_6, i32 %select_ln603_3, i32 %select_ln603_4

]]></Node>
<StgValue><ssdm name="select_ln603_5"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="1"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split.i_ifconv:429 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604, i32 31

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln603" val="0"/>
<literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:430 %select_ln588_3 = select i1 %tmp_59, i1 1, i1 0

]]></Node>
<StgValue><ssdm name="select_ln588_3"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln603" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:431 %select_ln603_9 = select i1 %and_ln603, i1 %tmp_78, i1 %select_ln588_3

]]></Node>
<StgValue><ssdm name="select_ln603_9"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split.i_ifconv:435 %select_ln603_11 = select i1 %or_ln603, i1 %select_ln603_9, i1 %select_ln603_10

]]></Node>
<StgValue><ssdm name="select_ln603_11"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:436 %and_ln1495 = and i1 %or_ln603_2, i1 %select_ln603_11

]]></Node>
<StgValue><ssdm name="and_ln1495"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i_ifconv:437 %and_ln1495_1 = and i1 %and_ln1495, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln1495_1"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split.i_ifconv:438 %br_ln231 = br i1 %and_ln1495_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %write_ln232 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %zext_ln221

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %d_4 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i:0 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i:1 %and_ln1495_8 = and i1 %or_ln603_8, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln1495_8"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i:2 %and_ln1495_9 = and i1 %and_ln1495_8, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln1495_9"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1143.i:3 %br_ln243 = br i1 %and_ln1495_9, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i, void %_ifconv248

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="32">
<![CDATA[
_ifconv248:1 %d_6 = fpext i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="643" st_id="19" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:1 %d_4 = fpext i32 %bitcast_ln351

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2 %ireg_4 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="ireg_4"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:3 %trunc_ln555_6 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln555_6"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:4 %p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5 %exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_8"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:6 %zext_ln455_8 = zext i11 %exp_tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln455_8"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:7 %trunc_ln565_6 = trunc i64 %ireg_4

]]></Node>
<StgValue><ssdm name="trunc_ln565_6"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:8 %p_Result_158 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_6

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:9 %zext_ln569_8 = zext i53 %p_Result_158

]]></Node>
<StgValue><ssdm name="zext_ln569_8"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:10 %man_V_19 = sub i54 0, i54 %zext_ln569_8

]]></Node>
<StgValue><ssdm name="man_V_19"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:11 %man_V_20 = select i1 %p_Result_157, i54 %man_V_19, i54 %zext_ln569_8

]]></Node>
<StgValue><ssdm name="man_V_20"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:12 %icmp_ln571_8 = icmp_eq  i63 %trunc_ln555_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_8"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:13 %F2_6 = sub i12 1075, i12 %zext_ln455_8

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:14 %icmp_ln581_8 = icmp_sgt  i12 %F2_6, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_8"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:15 %add_ln581_8 = add i12 %F2_6, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_8"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16 %sub_ln581_8 = sub i12 20, i12 %F2_6

]]></Node>
<StgValue><ssdm name="sub_ln581_8"/></StgValue>
</operation>

<operation id="659" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:17 %sh_amt_6 = select i1 %icmp_ln581_8, i12 %add_ln581_8, i12 %sub_ln581_8

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:18 %sext_ln581_8 = sext i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="sext_ln581_8"/></StgValue>
</operation>

<operation id="661" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19 %icmp_ln582_8 = icmp_eq  i12 %F2_6, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_8"/></StgValue>
</operation>

<operation id="662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:20 %trunc_ln583_6 = trunc i54 %man_V_20

]]></Node>
<StgValue><ssdm name="trunc_ln583_6"/></StgValue>
</operation>

<operation id="663" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21 %icmp_ln585_8 = icmp_ult  i12 %sh_amt_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_8"/></StgValue>
</operation>

<operation id="664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22 %tmp_104 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_6, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:23 %icmp_ln603_6 = icmp_eq  i7 %tmp_104, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_6"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="6" op_0_bw="12">
<![CDATA[
_ifconv:24 %trunc_ln586_10 = trunc i12 %sh_amt_6

]]></Node>
<StgValue><ssdm name="trunc_ln586_10"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="54" op_0_bw="6">
<![CDATA[
_ifconv:25 %zext_ln586_8 = zext i6 %trunc_ln586_10

]]></Node>
<StgValue><ssdm name="zext_ln586_8"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:26 %ashr_ln586_8 = ashr i54 %man_V_20, i54 %zext_ln586_8

]]></Node>
<StgValue><ssdm name="ashr_ln586_8"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:27 %trunc_ln586_11 = trunc i54 %ashr_ln586_8

]]></Node>
<StgValue><ssdm name="trunc_ln586_11"/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28 %shl_ln604_8 = shl i32 %trunc_ln583_6, i32 %sext_ln581_8

]]></Node>
<StgValue><ssdm name="shl_ln604_8"/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %xor_ln571_6 = xor i1 %icmp_ln571_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_6"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %and_ln582_6 = and i1 %icmp_ln582_8, i1 %xor_ln571_6

]]></Node>
<StgValue><ssdm name="and_ln582_6"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31 %or_ln582_6 = or i1 %icmp_ln571_8, i1 %icmp_ln582_8

]]></Node>
<StgValue><ssdm name="or_ln582_6"/></StgValue>
</operation>

<operation id="674" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32 %xor_ln582_6 = xor i1 %or_ln582_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_6"/></StgValue>
</operation>

<operation id="675" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33 %and_ln581_6 = and i1 %icmp_ln581_8, i1 %xor_ln582_6

]]></Node>
<StgValue><ssdm name="and_ln581_6"/></StgValue>
</operation>

<operation id="676" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34 %and_ln585_12 = and i1 %and_ln581_6, i1 %icmp_ln585_8

]]></Node>
<StgValue><ssdm name="and_ln585_12"/></StgValue>
</operation>

<operation id="677" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35 %or_ln581_6 = or i1 %or_ln582_6, i1 %icmp_ln581_8

]]></Node>
<StgValue><ssdm name="or_ln581_6"/></StgValue>
</operation>

<operation id="678" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36 %xor_ln581_6 = xor i1 %or_ln581_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_6"/></StgValue>
</operation>

<operation id="679" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37 %and_ln603_6 = and i1 %icmp_ln603_6, i1 %xor_ln581_6

]]></Node>
<StgValue><ssdm name="and_ln603_6"/></StgValue>
</operation>

<operation id="680" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38 %xor_ln585_6 = xor i1 %icmp_ln585_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_6"/></StgValue>
</operation>

<operation id="681" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %and_ln585_13 = and i1 %and_ln581_6, i1 %xor_ln585_6

]]></Node>
<StgValue><ssdm name="and_ln585_13"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40 %or_ln585 = or i1 %and_ln585_13, i1 %icmp_ln571_8

]]></Node>
<StgValue><ssdm name="or_ln585"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:41 %select_ln585 = select i1 %and_ln603_6, i32 %shl_ln604_8, i32 %trunc_ln586_11

]]></Node>
<StgValue><ssdm name="select_ln585"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42 %or_ln585_1 = or i1 %and_ln603_6, i1 %and_ln585_12

]]></Node>
<StgValue><ssdm name="or_ln585_1"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43 %select_ln585_1 = select i1 %and_ln582_6, i32 %trunc_ln583_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_1"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44 %select_ln585_2 = select i1 %or_ln585, i32 0, i32 %select_ln585

]]></Node>
<StgValue><ssdm name="select_ln585_2"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %or_ln585_2 = or i1 %or_ln585, i1 %or_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln585_2"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46 %select_ln585_3 = select i1 %or_ln585_2, i32 %select_ln585_2, i32 %select_ln585_1

]]></Node>
<StgValue><ssdm name="select_ln585_3"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv:47 %store_ln233 = store i32 %select_ln585_3, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48 %br_ln235 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit981.i

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv248:0 %write_ln244 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %add_ln221

]]></Node>
<StgValue><ssdm name="write_ln244"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="32">
<![CDATA[
_ifconv248:1 %d_6 = fpext i32 %bitcast_ln351_3

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64">
<![CDATA[
_ifconv248:2 %ireg_6 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="ireg_6"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="63" op_0_bw="64">
<![CDATA[
_ifconv248:3 %trunc_ln555_10 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln555_10"/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv248:4 %p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv248:5 %exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_10"/></StgValue>
</operation>

<operation id="697" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="11">
<![CDATA[
_ifconv248:6 %zext_ln455_10 = zext i11 %exp_tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln455_10"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="52" op_0_bw="64">
<![CDATA[
_ifconv248:7 %trunc_ln565_10 = trunc i64 %ireg_6

]]></Node>
<StgValue><ssdm name="trunc_ln565_10"/></StgValue>
</operation>

<operation id="699" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv248:8 %p_Result_162 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_10

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="54" op_0_bw="53">
<![CDATA[
_ifconv248:9 %zext_ln569_10 = zext i53 %p_Result_162

]]></Node>
<StgValue><ssdm name="zext_ln569_10"/></StgValue>
</operation>

<operation id="701" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv248:10 %man_V_31 = sub i54 0, i54 %zext_ln569_10

]]></Node>
<StgValue><ssdm name="man_V_31"/></StgValue>
</operation>

<operation id="702" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv248:11 %man_V_32 = select i1 %p_Result_161, i54 %man_V_31, i54 %zext_ln569_10

]]></Node>
<StgValue><ssdm name="man_V_32"/></StgValue>
</operation>

<operation id="703" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv248:12 %icmp_ln571_10 = icmp_eq  i63 %trunc_ln555_10, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_10"/></StgValue>
</operation>

<operation id="704" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:13 %F2_10 = sub i12 1075, i12 %zext_ln455_10

]]></Node>
<StgValue><ssdm name="F2_10"/></StgValue>
</operation>

<operation id="705" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:14 %icmp_ln581_10 = icmp_sgt  i12 %F2_10, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_10"/></StgValue>
</operation>

<operation id="706" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:15 %add_ln581_10 = add i12 %F2_10, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_10"/></StgValue>
</operation>

<operation id="707" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:16 %sub_ln581_10 = sub i12 20, i12 %F2_10

]]></Node>
<StgValue><ssdm name="sub_ln581_10"/></StgValue>
</operation>

<operation id="708" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv248:17 %sh_amt_10 = select i1 %icmp_ln581_10, i12 %add_ln581_10, i12 %sub_ln581_10

]]></Node>
<StgValue><ssdm name="sh_amt_10"/></StgValue>
</operation>

<operation id="709" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="12">
<![CDATA[
_ifconv248:18 %sext_ln581_10 = sext i12 %sh_amt_10

]]></Node>
<StgValue><ssdm name="sext_ln581_10"/></StgValue>
</operation>

<operation id="710" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:19 %icmp_ln582_10 = icmp_eq  i12 %F2_10, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_10"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="54">
<![CDATA[
_ifconv248:20 %trunc_ln583_10 = trunc i54 %man_V_32

]]></Node>
<StgValue><ssdm name="trunc_ln583_10"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv248:21 %icmp_ln585_10 = icmp_ult  i12 %sh_amt_10, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_10"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv248:22 %tmp_115 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_10, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv248:23 %icmp_ln603_10 = icmp_eq  i7 %tmp_115, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_10"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="6" op_0_bw="12">
<![CDATA[
_ifconv248:24 %trunc_ln586_18 = trunc i12 %sh_amt_10

]]></Node>
<StgValue><ssdm name="trunc_ln586_18"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="54" op_0_bw="6">
<![CDATA[
_ifconv248:25 %zext_ln586_10 = zext i6 %trunc_ln586_18

]]></Node>
<StgValue><ssdm name="zext_ln586_10"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv248:26 %ashr_ln586_10 = ashr i54 %man_V_32, i54 %zext_ln586_10

]]></Node>
<StgValue><ssdm name="ashr_ln586_10"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="54">
<![CDATA[
_ifconv248:27 %trunc_ln586_19 = trunc i54 %ashr_ln586_10

]]></Node>
<StgValue><ssdm name="trunc_ln586_19"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv248:28 %shl_ln604_10 = shl i32 %trunc_ln583_10, i32 %sext_ln581_10

]]></Node>
<StgValue><ssdm name="shl_ln604_10"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:29 %xor_ln571_10 = xor i1 %icmp_ln571_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_10"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:30 %and_ln582_10 = and i1 %icmp_ln582_10, i1 %xor_ln571_10

]]></Node>
<StgValue><ssdm name="and_ln582_10"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:31 %or_ln582_10 = or i1 %icmp_ln571_10, i1 %icmp_ln582_10

]]></Node>
<StgValue><ssdm name="or_ln582_10"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:32 %xor_ln582_10 = xor i1 %or_ln582_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_10"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:33 %and_ln581_10 = and i1 %icmp_ln581_10, i1 %xor_ln582_10

]]></Node>
<StgValue><ssdm name="and_ln581_10"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:34 %and_ln585_20 = and i1 %and_ln581_10, i1 %icmp_ln585_10

]]></Node>
<StgValue><ssdm name="and_ln585_20"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:35 %or_ln581_10 = or i1 %or_ln582_10, i1 %icmp_ln581_10

]]></Node>
<StgValue><ssdm name="or_ln581_10"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:36 %xor_ln581_10 = xor i1 %or_ln581_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_10"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:37 %and_ln603_10 = and i1 %icmp_ln603_10, i1 %xor_ln581_10

]]></Node>
<StgValue><ssdm name="and_ln603_10"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:38 %xor_ln585_10 = xor i1 %icmp_ln585_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_10"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:39 %and_ln585_21 = and i1 %and_ln581_10, i1 %xor_ln585_10

]]></Node>
<StgValue><ssdm name="and_ln585_21"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:40 %or_ln585_12 = or i1 %and_ln585_21, i1 %icmp_ln571_10

]]></Node>
<StgValue><ssdm name="or_ln585_12"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv248:41 %select_ln585_16 = select i1 %and_ln603_10, i32 %shl_ln604_10, i32 %trunc_ln586_19

]]></Node>
<StgValue><ssdm name="select_ln585_16"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:42 %or_ln585_13 = or i1 %and_ln603_10, i1 %and_ln585_20

]]></Node>
<StgValue><ssdm name="or_ln585_13"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv248:43 %select_ln585_17 = select i1 %and_ln582_10, i32 %trunc_ln583_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_17"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv248:44 %select_ln585_18 = select i1 %or_ln585_12, i32 0, i32 %select_ln585_16

]]></Node>
<StgValue><ssdm name="select_ln585_18"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv248:45 %or_ln585_14 = or i1 %or_ln585_12, i1 %or_ln585_13

]]></Node>
<StgValue><ssdm name="or_ln585_14"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv248:46 %select_ln585_19 = select i1 %or_ln585_14, i32 %select_ln585_18, i32 %select_ln585_17

]]></Node>
<StgValue><ssdm name="select_ln585_19"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv248:47 %store_ln245 = store i32 %select_ln585_19, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
_ifconv248:48 %br_ln247 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1302.i

]]></Node>
<StgValue><ssdm name="br_ln247"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="740" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit.i:0 %br_ln255 = br i1 %empty, void %.exit, void %_ifconv318

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="741" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:0 %tmp_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %num_points_load, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ifconv318:1 %shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %tmp_38, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="743" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv318:2 %add_ln257 = add i16 %shl_ln3, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="3" op_0_bw="3" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:3 %lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln257, i32 13, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="745" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:4 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %num_points_load, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
_ifconv318:5 %tmp_39 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln3, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="747" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="12">
<![CDATA[
_ifconv318:6 %zext_ln257 = zext i12 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="748" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv318:7 %points_addr_17 = getelementptr i128 %points, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="points_addr_17"/></StgValue>
</operation>

<operation id="749" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="12">
<![CDATA[
_ifconv318:8 %points_load_17 = load i12 %points_addr_17

]]></Node>
<StgValue><ssdm name="points_load_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="750" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="12">
<![CDATA[
_ifconv318:8 %points_load_17 = load i12 %points_addr_17

]]></Node>
<StgValue><ssdm name="points_load_17"/></StgValue>
</operation>

<operation id="751" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="128">
<![CDATA[
_ifconv318:9 %z_bits_2 = trunc i128 %points_load_17

]]></Node>
<StgValue><ssdm name="z_bits_2"/></StgValue>
</operation>

<operation id="752" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ifconv318:11 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %points_load_17, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="753" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:12 %tmp_V_16 = sub i32 0, i32 %z_bits_2

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="754" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:10 %icmp_ln935_2 = icmp_ne  i32 %z_bits_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_2"/></StgValue>
</operation>

<operation id="755" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:13 %m_78 = select i1 %p_Result_165, i32 %tmp_V_16, i32 %z_bits_2

]]></Node>
<StgValue><ssdm name="m_78"/></StgValue>
</operation>

<operation id="756" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:14 %p_Result_166 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_78, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="757" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv318:15 %l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_166, i1 1

]]></Node>
<StgValue><ssdm name="l_3"/></StgValue>
</operation>

<operation id="758" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:16 %sub_ln944_3 = sub i32 32, i32 %l_3

]]></Node>
<StgValue><ssdm name="sub_ln944_3"/></StgValue>
</operation>

<operation id="759" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:17 %lsb_index_6 = add i32 %sub_ln944_3, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_6"/></StgValue>
</operation>

<operation id="760" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:18 %tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="761" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv318:19 %icmp_ln946_6 = icmp_sgt  i31 %tmp_83, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_6"/></StgValue>
</operation>

<operation id="762" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="32">
<![CDATA[
_ifconv318:20 %trunc_ln947_6 = trunc i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="trunc_ln947_6"/></StgValue>
</operation>

<operation id="763" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv318:21 %sub_ln947_6 = sub i6 57, i6 %trunc_ln947_6

]]></Node>
<StgValue><ssdm name="sub_ln947_6"/></StgValue>
</operation>

<operation id="764" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="6">
<![CDATA[
_ifconv318:22 %zext_ln947_6 = zext i6 %sub_ln947_6

]]></Node>
<StgValue><ssdm name="zext_ln947_6"/></StgValue>
</operation>

<operation id="765" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:23 %lshr_ln947_6 = lshr i32 4294967295, i32 %zext_ln947_6

]]></Node>
<StgValue><ssdm name="lshr_ln947_6"/></StgValue>
</operation>

<operation id="766" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:24 %shl_ln949_3 = shl i32 1, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="shl_ln949_3"/></StgValue>
</operation>

<operation id="767" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:25 %or_ln949_12 = or i32 %lshr_ln947_6, i32 %shl_ln949_3

]]></Node>
<StgValue><ssdm name="or_ln949_12"/></StgValue>
</operation>

<operation id="768" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:26 %and_ln949_16 = and i32 %m_78, i32 %or_ln949_12

]]></Node>
<StgValue><ssdm name="and_ln949_16"/></StgValue>
</operation>

<operation id="769" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:27 %icmp_ln949_6 = icmp_ne  i32 %and_ln949_16, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_6"/></StgValue>
</operation>

<operation id="770" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:28 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="771" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:29 %xor_ln949_6 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_6"/></StgValue>
</operation>

<operation id="772" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:30 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_78, i32 %lsb_index_6

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="773" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:31 %icmp_ln958_3 = icmp_sgt  i32 %lsb_index_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_3"/></StgValue>
</operation>

<operation id="774" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:32 %and_ln949_13 = and i1 %p_Result_167, i1 %xor_ln949_6

]]></Node>
<StgValue><ssdm name="and_ln949_13"/></StgValue>
</operation>

<operation id="775" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:33 %zext_ln959_6 = zext i32 %m_78

]]></Node>
<StgValue><ssdm name="zext_ln959_6"/></StgValue>
</operation>

<operation id="776" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:34 %sub_ln959_3 = sub i32 25, i32 %sub_ln944_3

]]></Node>
<StgValue><ssdm name="sub_ln959_3"/></StgValue>
</operation>

<operation id="777" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:35 %zext_ln959_7 = zext i32 %sub_ln959_3

]]></Node>
<StgValue><ssdm name="zext_ln959_7"/></StgValue>
</operation>

<operation id="778" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:36 %shl_ln959_3 = shl i64 %zext_ln959_6, i64 %zext_ln959_7

]]></Node>
<StgValue><ssdm name="shl_ln959_3"/></StgValue>
</operation>

<operation id="779" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:37 %select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_167

]]></Node>
<StgValue><ssdm name="select_ln946_6"/></StgValue>
</operation>

<operation id="780" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:38 %add_ln958_3 = add i32 %sub_ln944_3, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_3"/></StgValue>
</operation>

<operation id="781" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:39 %zext_ln958_6 = zext i32 %add_ln958_3

]]></Node>
<StgValue><ssdm name="zext_ln958_6"/></StgValue>
</operation>

<operation id="782" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:40 %lshr_ln958_3 = lshr i64 %zext_ln959_6, i64 %zext_ln958_6

]]></Node>
<StgValue><ssdm name="lshr_ln958_3"/></StgValue>
</operation>

<operation id="783" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:41 %select_ln958_13 = select i1 %icmp_ln958_3, i1 %select_ln946_6, i1 %and_ln949_13

]]></Node>
<StgValue><ssdm name="select_ln958_13"/></StgValue>
</operation>

<operation id="784" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv318:42 %m_41 = select i1 %icmp_ln958_3, i64 %lshr_ln958_3, i64 %shl_ln959_3

]]></Node>
<StgValue><ssdm name="m_41"/></StgValue>
</operation>

<operation id="785" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="1">
<![CDATA[
_ifconv318:43 %zext_ln961_3 = zext i1 %select_ln958_13

]]></Node>
<StgValue><ssdm name="zext_ln961_3"/></StgValue>
</operation>

<operation id="786" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:44 %m_42 = add i64 %m_41, i64 %zext_ln961_3

]]></Node>
<StgValue><ssdm name="m_42"/></StgValue>
</operation>

<operation id="787" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:45 %m_79 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_42, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_79"/></StgValue>
</operation>

<operation id="788" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="63">
<![CDATA[
_ifconv318:46 %zext_ln962_6 = zext i63 %m_79

]]></Node>
<StgValue><ssdm name="zext_ln962_6"/></StgValue>
</operation>

<operation id="789" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv318:47 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_42, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="790" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv318:48 %select_ln943_6 = select i1 %p_Result_69, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_6"/></StgValue>
</operation>

<operation id="791" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="32">
<![CDATA[
_ifconv318:49 %trunc_ln943_6 = trunc i32 %l_3

]]></Node>
<StgValue><ssdm name="trunc_ln943_6"/></StgValue>
</operation>

<operation id="792" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:50 %sub_ln964_3 = sub i8 12, i8 %trunc_ln943_6

]]></Node>
<StgValue><ssdm name="sub_ln964_3"/></StgValue>
</operation>

<operation id="793" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:51 %add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_6

]]></Node>
<StgValue><ssdm name="add_ln964_3"/></StgValue>
</operation>

<operation id="794" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv318:52 %tmp_10_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_165, i8 %add_ln964_3

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="795" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv318:53 %p_Result_168 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_6, i9 %tmp_10_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="796" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="64">
<![CDATA[
_ifconv318:54 %LD_10 = trunc i64 %p_Result_168

]]></Node>
<StgValue><ssdm name="LD_10"/></StgValue>
</operation>

<operation id="797" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:55 %bitcast_ln744_2 = bitcast i32 %LD_10

]]></Node>
<StgValue><ssdm name="bitcast_ln744_2"/></StgValue>
</operation>

<operation id="798" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:56 %select_ln935_5 = select i1 %icmp_ln935_2, i32 %bitcast_ln744_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln935_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="799" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:57 %add1_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>

<operation id="800" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:155 %dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="801" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:57 %add1_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>

<operation id="802" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:155 %dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="803" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:57 %add1_i = fadd i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="add1_i"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:155 %dc_8 = fsub i32 %select_ln935_5, i32 %get_trapezoid_edgestrapezoid_edges_load

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>

<operation id="805" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:156 %data_V_6 = bitcast i32 %dc_8

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="806" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="31" op_0_bw="32">
<![CDATA[
_ifconv318:157 %p_Result_176 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="807" st_id="26" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:58 %dc_6 = fadd i32 %add1_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="808" st_id="27" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:58 %dc_6 = fadd i32 %add1_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="809" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:63 %p_Val2_40 = load i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="810" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:65 %p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_40, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:66 %tmp_V_18 = sub i32 0, i32 %p_Val2_40

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:160 %p_Val2_45 = load i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:162 %p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_45, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_177"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:163 %tmp_V_20 = sub i32 0, i32 %p_Val2_45

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="815" st_id="28" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:58 %dc_6 = fadd i32 %add1_i, i32 0

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="816" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:59 %data_V_5 = bitcast i32 %dc_6

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="817" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="31" op_0_bw="32">
<![CDATA[
_ifconv318:60 %p_Result_169 = trunc i32 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="818" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:64 %icmp_ln935_4 = icmp_eq  i32 %p_Val2_40, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_4"/></StgValue>
</operation>

<operation id="819" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:67 %m_80 = select i1 %p_Result_170, i32 %tmp_V_18, i32 %p_Val2_40

]]></Node>
<StgValue><ssdm name="m_80"/></StgValue>
</operation>

<operation id="820" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:68 %p_Result_171 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_80, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="821" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv318:69 %l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_171, i1 1

]]></Node>
<StgValue><ssdm name="l_5"/></StgValue>
</operation>

<operation id="822" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:70 %sub_ln944_5 = sub i32 32, i32 %l_5

]]></Node>
<StgValue><ssdm name="sub_ln944_5"/></StgValue>
</operation>

<operation id="823" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:71 %lsb_index_7 = add i32 %sub_ln944_5, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_7"/></StgValue>
</operation>

<operation id="824" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:72 %tmp_87 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv318:73 %icmp_ln946_7 = icmp_sgt  i31 %tmp_87, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_7"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="6" op_0_bw="32">
<![CDATA[
_ifconv318:74 %trunc_ln947_7 = trunc i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="trunc_ln947_7"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv318:75 %sub_ln947_7 = sub i6 57, i6 %trunc_ln947_7

]]></Node>
<StgValue><ssdm name="sub_ln947_7"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="6">
<![CDATA[
_ifconv318:76 %zext_ln947_7 = zext i6 %sub_ln947_7

]]></Node>
<StgValue><ssdm name="zext_ln947_7"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:77 %lshr_ln947_7 = lshr i32 4294967295, i32 %zext_ln947_7

]]></Node>
<StgValue><ssdm name="lshr_ln947_7"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:78 %shl_ln949_5 = shl i32 1, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="shl_ln949_5"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:79 %or_ln949_13 = or i32 %lshr_ln947_7, i32 %shl_ln949_5

]]></Node>
<StgValue><ssdm name="or_ln949_13"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:80 %and_ln949_17 = and i32 %m_80, i32 %or_ln949_13

]]></Node>
<StgValue><ssdm name="and_ln949_17"/></StgValue>
</operation>

<operation id="833" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:81 %icmp_ln949_7 = icmp_ne  i32 %and_ln949_17, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_7"/></StgValue>
</operation>

<operation id="834" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:82 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="835" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:83 %xor_ln949_7 = xor i1 %tmp_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_7"/></StgValue>
</operation>

<operation id="836" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:84 %p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_80, i32 %lsb_index_7

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="837" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:85 %icmp_ln958_5 = icmp_sgt  i32 %lsb_index_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_5"/></StgValue>
</operation>

<operation id="838" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:86 %and_ln949_14 = and i1 %p_Result_172, i1 %xor_ln949_7

]]></Node>
<StgValue><ssdm name="and_ln949_14"/></StgValue>
</operation>

<operation id="839" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:87 %zext_ln959_10 = zext i32 %m_80

]]></Node>
<StgValue><ssdm name="zext_ln959_10"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:88 %sub_ln959_5 = sub i32 25, i32 %sub_ln944_5

]]></Node>
<StgValue><ssdm name="sub_ln959_5"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:89 %zext_ln959_11 = zext i32 %sub_ln959_5

]]></Node>
<StgValue><ssdm name="zext_ln959_11"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:90 %shl_ln959_5 = shl i64 %zext_ln959_10, i64 %zext_ln959_11

]]></Node>
<StgValue><ssdm name="shl_ln959_5"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:91 %select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_172

]]></Node>
<StgValue><ssdm name="select_ln946_7"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:92 %add_ln958_5 = add i32 %sub_ln944_5, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_5"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:93 %zext_ln958_7 = zext i32 %add_ln958_5

]]></Node>
<StgValue><ssdm name="zext_ln958_7"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:94 %lshr_ln958_5 = lshr i64 %zext_ln959_10, i64 %zext_ln958_7

]]></Node>
<StgValue><ssdm name="lshr_ln958_5"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:95 %select_ln958_15 = select i1 %icmp_ln958_5, i1 %select_ln946_7, i1 %and_ln949_14

]]></Node>
<StgValue><ssdm name="select_ln958_15"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv318:96 %m_45 = select i1 %icmp_ln958_5, i64 %lshr_ln958_5, i64 %shl_ln959_5

]]></Node>
<StgValue><ssdm name="m_45"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="1">
<![CDATA[
_ifconv318:97 %zext_ln961_5 = zext i1 %select_ln958_15

]]></Node>
<StgValue><ssdm name="zext_ln961_5"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:98 %m_46 = add i64 %m_45, i64 %zext_ln961_5

]]></Node>
<StgValue><ssdm name="m_46"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:99 %m_81 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_46, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_81"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="63">
<![CDATA[
_ifconv318:100 %zext_ln962_7 = zext i63 %m_81

]]></Node>
<StgValue><ssdm name="zext_ln962_7"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv318:101 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_46, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv318:102 %select_ln943_7 = select i1 %p_Result_75, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_7"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="32">
<![CDATA[
_ifconv318:103 %trunc_ln943_7 = trunc i32 %l_5

]]></Node>
<StgValue><ssdm name="trunc_ln943_7"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:104 %sub_ln964_5 = sub i8 12, i8 %trunc_ln943_7

]]></Node>
<StgValue><ssdm name="sub_ln964_5"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:105 %add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_7

]]></Node>
<StgValue><ssdm name="add_ln964_5"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv318:106 %tmp_12_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_170, i8 %add_ln964_5

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv318:107 %p_Result_173 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_7, i9 %tmp_12_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="64">
<![CDATA[
_ifconv318:108 %LD_11 = trunc i64 %p_Result_173

]]></Node>
<StgValue><ssdm name="LD_11"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:109 %bitcast_ln744_4 = bitcast i32 %LD_11

]]></Node>
<StgValue><ssdm name="bitcast_ln744_4"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:110 %select_ln935_6 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4

]]></Node>
<StgValue><ssdm name="select_ln935_6"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:161 %icmp_ln935_6 = icmp_eq  i32 %p_Val2_45, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln935_6"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:164 %m_82 = select i1 %p_Result_177, i32 %tmp_V_20, i32 %p_Val2_45

]]></Node>
<StgValue><ssdm name="m_82"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:165 %p_Result_178 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_82, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv318:166 %l_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_178, i1 1

]]></Node>
<StgValue><ssdm name="l_8"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:167 %sub_ln944_8 = sub i32 32, i32 %l_8

]]></Node>
<StgValue><ssdm name="sub_ln944_8"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:168 %lsb_index_8 = add i32 %sub_ln944_8, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index_8"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:169 %tmp_94 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv318:170 %icmp_ln946_8 = icmp_sgt  i31 %tmp_94, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln946_8"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="6" op_0_bw="32">
<![CDATA[
_ifconv318:171 %trunc_ln947_8 = trunc i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="trunc_ln947_8"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv318:172 %sub_ln947_8 = sub i6 57, i6 %trunc_ln947_8

]]></Node>
<StgValue><ssdm name="sub_ln947_8"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="6">
<![CDATA[
_ifconv318:173 %zext_ln947_8 = zext i6 %sub_ln947_8

]]></Node>
<StgValue><ssdm name="zext_ln947_8"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:174 %lshr_ln947_8 = lshr i32 4294967295, i32 %zext_ln947_8

]]></Node>
<StgValue><ssdm name="lshr_ln947_8"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:175 %shl_ln949_8 = shl i32 1, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="shl_ln949_8"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:176 %or_ln949_14 = or i32 %lshr_ln947_8, i32 %shl_ln949_8

]]></Node>
<StgValue><ssdm name="or_ln949_14"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:177 %and_ln949_18 = and i32 %m_82, i32 %or_ln949_14

]]></Node>
<StgValue><ssdm name="and_ln949_18"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:178 %icmp_ln949_8 = icmp_ne  i32 %and_ln949_18, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln949_8"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:179 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:180 %xor_ln949_8 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln949_8"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:181 %p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_82, i32 %lsb_index_8

]]></Node>
<StgValue><ssdm name="p_Result_179"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:182 %icmp_ln958_8 = icmp_sgt  i32 %lsb_index_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln958_8"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:183 %and_ln949_15 = and i1 %p_Result_179, i1 %xor_ln949_8

]]></Node>
<StgValue><ssdm name="and_ln949_15"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:184 %zext_ln959_16 = zext i32 %m_82

]]></Node>
<StgValue><ssdm name="zext_ln959_16"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:185 %sub_ln959_8 = sub i32 25, i32 %sub_ln944_8

]]></Node>
<StgValue><ssdm name="sub_ln959_8"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:186 %zext_ln959_17 = zext i32 %sub_ln959_8

]]></Node>
<StgValue><ssdm name="zext_ln959_17"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:187 %shl_ln959_8 = shl i64 %zext_ln959_16, i64 %zext_ln959_17

]]></Node>
<StgValue><ssdm name="shl_ln959_8"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:188 %select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_179

]]></Node>
<StgValue><ssdm name="select_ln946_8"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:189 %add_ln958_8 = add i32 %sub_ln944_8, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln958_8"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:190 %zext_ln958_8 = zext i32 %add_ln958_8

]]></Node>
<StgValue><ssdm name="zext_ln958_8"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:191 %lshr_ln958_8 = lshr i64 %zext_ln959_16, i64 %zext_ln958_8

]]></Node>
<StgValue><ssdm name="lshr_ln958_8"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:192 %select_ln958_17 = select i1 %icmp_ln958_8, i1 %select_ln946_8, i1 %and_ln949_15

]]></Node>
<StgValue><ssdm name="select_ln958_17"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv318:193 %m_49 = select i1 %icmp_ln958_8, i64 %lshr_ln958_8, i64 %shl_ln959_8

]]></Node>
<StgValue><ssdm name="m_49"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="1">
<![CDATA[
_ifconv318:194 %zext_ln961_8 = zext i1 %select_ln958_17

]]></Node>
<StgValue><ssdm name="zext_ln961_8"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv318:195 %m_50 = add i64 %m_49, i64 %zext_ln961_8

]]></Node>
<StgValue><ssdm name="m_50"/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:196 %m_83 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_50, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_83"/></StgValue>
</operation>

<operation id="897" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="63">
<![CDATA[
_ifconv318:197 %zext_ln962_8 = zext i63 %m_83

]]></Node>
<StgValue><ssdm name="zext_ln962_8"/></StgValue>
</operation>

<operation id="898" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv318:198 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_50, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="899" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv318:199 %select_ln943_8 = select i1 %p_Result_83, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln943_8"/></StgValue>
</operation>

<operation id="900" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="32">
<![CDATA[
_ifconv318:200 %trunc_ln943_8 = trunc i32 %l_8

]]></Node>
<StgValue><ssdm name="trunc_ln943_8"/></StgValue>
</operation>

<operation id="901" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:201 %sub_ln964_8 = sub i8 12, i8 %trunc_ln943_8

]]></Node>
<StgValue><ssdm name="sub_ln964_8"/></StgValue>
</operation>

<operation id="902" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv318:202 %add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8

]]></Node>
<StgValue><ssdm name="add_ln964_8"/></StgValue>
</operation>

<operation id="903" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv318:203 %tmp_18_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_177, i8 %add_ln964_8

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv318:204 %p_Result_180 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_8, i9 %tmp_18_i, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_180"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="64">
<![CDATA[
_ifconv318:205 %LD_13 = trunc i64 %p_Result_180

]]></Node>
<StgValue><ssdm name="LD_13"/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:206 %bitcast_ln744_7 = bitcast i32 %LD_13

]]></Node>
<StgValue><ssdm name="bitcast_ln744_7"/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:207 %select_ln935_7 = select i1 %icmp_ln935_6, i32 0, i32 %bitcast_ln744_7

]]></Node>
<StgValue><ssdm name="select_ln935_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="908" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="31">
<![CDATA[
_ifconv318:61 %zext_ln368_1 = zext i31 %p_Result_169

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:62 %bitcast_ln351_5 = bitcast i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="bitcast_ln351_5"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:111 %v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="31">
<![CDATA[
_ifconv318:158 %zext_ln368_3 = zext i31 %p_Result_176

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:159 %bitcast_ln351_6 = bitcast i32 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln351_6"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:208 %v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="914" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:111 %v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:208 %v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="916" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:111 %v_assign_8 = fsub i32 %bitcast_ln351_5, i32 %select_ln935_6

]]></Node>
<StgValue><ssdm name="v_assign_8"/></StgValue>
</operation>

<operation id="917" st_id="31" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:208 %v_assign_9 = fsub i32 %bitcast_ln351_6, i32 %select_ln935_7

]]></Node>
<StgValue><ssdm name="v_assign_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="918" st_id="32" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:112 %d_8 = fpext i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="919" st_id="32" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:209 %d_9 = fpext i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="920" st_id="33" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:112 %d_8 = fpext i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="d_8"/></StgValue>
</operation>

<operation id="921" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="64">
<![CDATA[
_ifconv318:113 %ireg_8 = bitcast i64 %d_8

]]></Node>
<StgValue><ssdm name="ireg_8"/></StgValue>
</operation>

<operation id="922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="63" op_0_bw="64">
<![CDATA[
_ifconv318:114 %trunc_ln555_4 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln555_4"/></StgValue>
</operation>

<operation id="923" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv318:115 %p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_8, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:116 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="52" op_0_bw="64">
<![CDATA[
_ifconv318:118 %trunc_ln565_4 = trunc i64 %ireg_8

]]></Node>
<StgValue><ssdm name="trunc_ln565_4"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv318:123 %icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="32">
<![CDATA[
_ifconv318:209 %d_9 = fpext i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="d_9"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64">
<![CDATA[
_ifconv318:210 %ireg_9 = bitcast i64 %d_9

]]></Node>
<StgValue><ssdm name="ireg_9"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="63" op_0_bw="64">
<![CDATA[
_ifconv318:211 %trunc_ln555_5 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln555_5"/></StgValue>
</operation>

<operation id="930" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv318:212 %p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_9, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_181"/></StgValue>
</operation>

<operation id="931" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:213 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="932" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="52" op_0_bw="64">
<![CDATA[
_ifconv318:215 %trunc_ln565_5 = trunc i64 %ireg_9

]]></Node>
<StgValue><ssdm name="trunc_ln565_5"/></StgValue>
</operation>

<operation id="933" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv318:220 %icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="934" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="11">
<![CDATA[
_ifconv318:117 %zext_ln455_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv318:119 %p_Result_175 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_4

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="936" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="54" op_0_bw="53">
<![CDATA[
_ifconv318:120 %zext_ln569_1 = zext i53 %p_Result_175

]]></Node>
<StgValue><ssdm name="zext_ln569_1"/></StgValue>
</operation>

<operation id="937" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv318:121 %man_V_13 = sub i54 0, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_13"/></StgValue>
</operation>

<operation id="938" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv318:122 %man_V_14 = select i1 %p_Result_174, i54 %man_V_13, i54 %zext_ln569_1

]]></Node>
<StgValue><ssdm name="man_V_14"/></StgValue>
</operation>

<operation id="939" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:124 %F2_4 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="F2_4"/></StgValue>
</operation>

<operation id="940" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:125 %icmp_ln581_1 = icmp_sgt  i12 %F2_4, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_1"/></StgValue>
</operation>

<operation id="941" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:126 %add_ln581_1 = add i12 %F2_4, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_1"/></StgValue>
</operation>

<operation id="942" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:127 %sub_ln581_1 = sub i12 20, i12 %F2_4

]]></Node>
<StgValue><ssdm name="sub_ln581_1"/></StgValue>
</operation>

<operation id="943" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv318:128 %sh_amt_4 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1

]]></Node>
<StgValue><ssdm name="sh_amt_4"/></StgValue>
</operation>

<operation id="944" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="12">
<![CDATA[
_ifconv318:129 %sext_ln581_1 = sext i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="sext_ln581_1"/></StgValue>
</operation>

<operation id="945" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:130 %icmp_ln582_1 = icmp_eq  i12 %F2_4, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_1"/></StgValue>
</operation>

<operation id="946" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="54">
<![CDATA[
_ifconv318:131 %trunc_ln583_4 = trunc i54 %man_V_14

]]></Node>
<StgValue><ssdm name="trunc_ln583_4"/></StgValue>
</operation>

<operation id="947" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:132 %icmp_ln585_1 = icmp_ult  i12 %sh_amt_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_1"/></StgValue>
</operation>

<operation id="948" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:133 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_4, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="949" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv318:134 %icmp_ln603_4 = icmp_eq  i7 %tmp_91, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_4"/></StgValue>
</operation>

<operation id="950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="6" op_0_bw="12">
<![CDATA[
_ifconv318:135 %trunc_ln586_7 = trunc i12 %sh_amt_4

]]></Node>
<StgValue><ssdm name="trunc_ln586_7"/></StgValue>
</operation>

<operation id="951" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="54" op_0_bw="6">
<![CDATA[
_ifconv318:136 %zext_ln586_1 = zext i6 %trunc_ln586_7

]]></Node>
<StgValue><ssdm name="zext_ln586_1"/></StgValue>
</operation>

<operation id="952" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv318:137 %ashr_ln586_1 = ashr i54 %man_V_14, i54 %zext_ln586_1

]]></Node>
<StgValue><ssdm name="ashr_ln586_1"/></StgValue>
</operation>

<operation id="953" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:138 %bitcast_ln702_1 = bitcast i32 %v_assign_8

]]></Node>
<StgValue><ssdm name="bitcast_ln702_1"/></StgValue>
</operation>

<operation id="954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:139 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="955" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:140 %shl_ln604_1 = shl i32 %trunc_ln583_4, i32 %sext_ln581_1

]]></Node>
<StgValue><ssdm name="shl_ln604_1"/></StgValue>
</operation>

<operation id="956" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:141 %xor_ln571_4 = xor i1 %icmp_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="957" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:142 %and_ln582_4 = and i1 %icmp_ln582_1, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln582_4"/></StgValue>
</operation>

<operation id="958" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:143 %or_ln582_4 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1

]]></Node>
<StgValue><ssdm name="or_ln582_4"/></StgValue>
</operation>

<operation id="959" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:144 %xor_ln582_4 = xor i1 %or_ln582_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_4"/></StgValue>
</operation>

<operation id="960" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:145 %and_ln581_4 = and i1 %icmp_ln581_1, i1 %xor_ln582_4

]]></Node>
<StgValue><ssdm name="and_ln581_4"/></StgValue>
</operation>

<operation id="961" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:146 %and_ln585_8 = and i1 %and_ln581_4, i1 %icmp_ln585_1

]]></Node>
<StgValue><ssdm name="and_ln585_8"/></StgValue>
</operation>

<operation id="962" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:147 %xor_ln585_4 = xor i1 %icmp_ln585_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_4"/></StgValue>
</operation>

<operation id="963" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:148 %and_ln585_9 = and i1 %and_ln581_4, i1 %xor_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_9"/></StgValue>
</operation>

<operation id="964" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:149 %or_ln581_4 = or i1 %or_ln582_4, i1 %icmp_ln581_1

]]></Node>
<StgValue><ssdm name="or_ln581_4"/></StgValue>
</operation>

<operation id="965" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:150 %xor_ln581_4 = xor i1 %or_ln581_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_4"/></StgValue>
</operation>

<operation id="966" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:151 %and_ln603_4 = and i1 %icmp_ln603_4, i1 %xor_ln581_4

]]></Node>
<StgValue><ssdm name="and_ln603_4"/></StgValue>
</operation>

<operation id="967" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:152 %or_ln603_12 = or i1 %and_ln603_4, i1 %and_ln585_9

]]></Node>
<StgValue><ssdm name="or_ln603_12"/></StgValue>
</operation>

<operation id="968" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:153 %or_ln603_13 = or i1 %and_ln585_8, i1 %and_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln603_13"/></StgValue>
</operation>

<operation id="969" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:154 %or_ln603_14 = or i1 %or_ln603_12, i1 %or_ln603_13

]]></Node>
<StgValue><ssdm name="or_ln603_14"/></StgValue>
</operation>

<operation id="970" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="11">
<![CDATA[
_ifconv318:214 %zext_ln455_3 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="971" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv318:216 %p_Result_182 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_5

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="972" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="54" op_0_bw="53">
<![CDATA[
_ifconv318:217 %zext_ln569_3 = zext i53 %p_Result_182

]]></Node>
<StgValue><ssdm name="zext_ln569_3"/></StgValue>
</operation>

<operation id="973" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv318:218 %man_V_16 = sub i54 0, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_16"/></StgValue>
</operation>

<operation id="974" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv318:219 %man_V_17 = select i1 %p_Result_181, i54 %man_V_16, i54 %zext_ln569_3

]]></Node>
<StgValue><ssdm name="man_V_17"/></StgValue>
</operation>

<operation id="975" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:221 %F2_5 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="976" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:222 %icmp_ln581_3 = icmp_sgt  i12 %F2_5, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_3"/></StgValue>
</operation>

<operation id="977" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:223 %add_ln581_3 = add i12 %F2_5, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_3"/></StgValue>
</operation>

<operation id="978" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:224 %sub_ln581_3 = sub i12 20, i12 %F2_5

]]></Node>
<StgValue><ssdm name="sub_ln581_3"/></StgValue>
</operation>

<operation id="979" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv318:225 %sh_amt_5 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="980" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="12">
<![CDATA[
_ifconv318:226 %sext_ln581_3 = sext i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="sext_ln581_3"/></StgValue>
</operation>

<operation id="981" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:227 %icmp_ln582_3 = icmp_eq  i12 %F2_5, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_3"/></StgValue>
</operation>

<operation id="982" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="54">
<![CDATA[
_ifconv318:228 %trunc_ln583_5 = trunc i54 %man_V_17

]]></Node>
<StgValue><ssdm name="trunc_ln583_5"/></StgValue>
</operation>

<operation id="983" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv318:229 %icmp_ln585_3 = icmp_ult  i12 %sh_amt_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_3"/></StgValue>
</operation>

<operation id="984" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv318:230 %tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_5, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="985" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv318:231 %icmp_ln603_5 = icmp_eq  i7 %tmp_98, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_5"/></StgValue>
</operation>

<operation id="986" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="6" op_0_bw="12">
<![CDATA[
_ifconv318:232 %trunc_ln586_8 = trunc i12 %sh_amt_5

]]></Node>
<StgValue><ssdm name="trunc_ln586_8"/></StgValue>
</operation>

<operation id="987" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="54" op_0_bw="6">
<![CDATA[
_ifconv318:233 %zext_ln586_3 = zext i6 %trunc_ln586_8

]]></Node>
<StgValue><ssdm name="zext_ln586_3"/></StgValue>
</operation>

<operation id="988" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv318:234 %ashr_ln586_3 = ashr i54 %man_V_17, i54 %zext_ln586_3

]]></Node>
<StgValue><ssdm name="ashr_ln586_3"/></StgValue>
</operation>

<operation id="989" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="54">
<![CDATA[
_ifconv318:235 %trunc_ln586_9 = trunc i54 %ashr_ln586_3

]]></Node>
<StgValue><ssdm name="trunc_ln586_9"/></StgValue>
</operation>

<operation id="990" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32">
<![CDATA[
_ifconv318:236 %bitcast_ln702_5 = bitcast i32 %v_assign_9

]]></Node>
<StgValue><ssdm name="bitcast_ln702_5"/></StgValue>
</operation>

<operation id="991" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:237 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="992" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:238 %select_ln588_4 = select i1 %tmp_99, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588_4"/></StgValue>
</operation>

<operation id="993" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv318:239 %shl_ln604_3 = shl i32 %trunc_ln583_5, i32 %sext_ln581_3

]]></Node>
<StgValue><ssdm name="shl_ln604_3"/></StgValue>
</operation>

<operation id="994" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:240 %xor_ln571_5 = xor i1 %icmp_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="995" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:241 %and_ln582_5 = and i1 %icmp_ln582_3, i1 %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln582_5"/></StgValue>
</operation>

<operation id="996" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:242 %or_ln582_5 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3

]]></Node>
<StgValue><ssdm name="or_ln582_5"/></StgValue>
</operation>

<operation id="997" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:243 %xor_ln582_5 = xor i1 %or_ln582_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_5"/></StgValue>
</operation>

<operation id="998" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:244 %and_ln581_5 = and i1 %icmp_ln581_3, i1 %xor_ln582_5

]]></Node>
<StgValue><ssdm name="and_ln581_5"/></StgValue>
</operation>

<operation id="999" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:245 %and_ln585_10 = and i1 %and_ln581_5, i1 %icmp_ln585_3

]]></Node>
<StgValue><ssdm name="and_ln585_10"/></StgValue>
</operation>

<operation id="1000" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:246 %xor_ln585_5 = xor i1 %icmp_ln585_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_5"/></StgValue>
</operation>

<operation id="1001" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:247 %and_ln585_11 = and i1 %and_ln581_5, i1 %xor_ln585_5

]]></Node>
<StgValue><ssdm name="and_ln585_11"/></StgValue>
</operation>

<operation id="1002" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:248 %or_ln581_5 = or i1 %or_ln582_5, i1 %icmp_ln581_3

]]></Node>
<StgValue><ssdm name="or_ln581_5"/></StgValue>
</operation>

<operation id="1003" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:249 %xor_ln581_5 = xor i1 %or_ln581_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_5"/></StgValue>
</operation>

<operation id="1004" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:250 %and_ln603_5 = and i1 %icmp_ln603_5, i1 %xor_ln581_5

]]></Node>
<StgValue><ssdm name="and_ln603_5"/></StgValue>
</operation>

<operation id="1005" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:251 %select_ln603_12 = select i1 %and_ln603_5, i32 %shl_ln604_3, i32 %select_ln588_4

]]></Node>
<StgValue><ssdm name="select_ln603_12"/></StgValue>
</operation>

<operation id="1006" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:252 %or_ln603_15 = or i1 %and_ln603_5, i1 %and_ln585_11

]]></Node>
<StgValue><ssdm name="or_ln603_15"/></StgValue>
</operation>

<operation id="1007" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:253 %select_ln603_13 = select i1 %and_ln585_10, i32 %trunc_ln586_9, i32 %trunc_ln583_5

]]></Node>
<StgValue><ssdm name="select_ln603_13"/></StgValue>
</operation>

<operation id="1008" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:254 %or_ln603_16 = or i1 %and_ln585_10, i1 %and_ln582_5

]]></Node>
<StgValue><ssdm name="or_ln603_16"/></StgValue>
</operation>

<operation id="1009" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:255 %select_ln603_14 = select i1 %or_ln603_15, i32 %select_ln603_12, i32 %select_ln603_13

]]></Node>
<StgValue><ssdm name="select_ln603_14"/></StgValue>
</operation>

<operation id="1010" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:256 %or_ln603_17 = or i1 %or_ln603_15, i1 %or_ln603_16

]]></Node>
<StgValue><ssdm name="or_ln603_17"/></StgValue>
</operation>

<operation id="1011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv318:257 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %shl_ln604_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1012" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:258 %select_ln588_5 = select i1 %tmp_92, i1 1, i1 0

]]></Node>
<StgValue><ssdm name="select_ln588_5"/></StgValue>
</operation>

<operation id="1013" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:259 %select_ln603_15 = select i1 %and_ln603_4, i1 %tmp_100, i1 %select_ln588_5

]]></Node>
<StgValue><ssdm name="select_ln603_15"/></StgValue>
</operation>

<operation id="1014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv318:260 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %ashr_ln586_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1015" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
_ifconv318:261 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1016" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:262 %select_ln603_16 = select i1 %and_ln585_8, i1 %tmp_101, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="select_ln603_16"/></StgValue>
</operation>

<operation id="1017" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv318:263 %select_ln603_17 = select i1 %or_ln603_12, i1 %select_ln603_15, i1 %select_ln603_16

]]></Node>
<StgValue><ssdm name="select_ln603_17"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:264 %and_ln1495_2 = and i1 %or_ln603_14, i1 %select_ln603_17

]]></Node>
<StgValue><ssdm name="and_ln1495_2"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv318:265 %and_ln1495_3 = and i1 %and_ln1495_2, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln1495_3"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv318:266 %br_ln267 = br i1 %and_ln1495_3, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i, void %_ifconv407

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="1021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv407:0 %write_ln268 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %left_bound, i32 %j_2

]]></Node>
<StgValue><ssdm name="write_ln268"/></StgValue>
</operation>

<operation id="1022" st_id="34" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="32">
<![CDATA[
_ifconv407:1 %d_10 = fpext i32 %bitcast_ln351_5

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1023" st_id="35" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="32">
<![CDATA[
_ifconv407:1 %d_10 = fpext i32 %bitcast_ln351_5

]]></Node>
<StgValue><ssdm name="d_10"/></StgValue>
</operation>

<operation id="1024" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64">
<![CDATA[
_ifconv407:2 %ireg_10 = bitcast i64 %d_10

]]></Node>
<StgValue><ssdm name="ireg_10"/></StgValue>
</operation>

<operation id="1025" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="63" op_0_bw="64">
<![CDATA[
_ifconv407:3 %trunc_ln555_7 = trunc i64 %ireg_10

]]></Node>
<StgValue><ssdm name="trunc_ln555_7"/></StgValue>
</operation>

<operation id="1026" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv407:4 %p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_10, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_183"/></StgValue>
</operation>

<operation id="1027" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv407:5 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="1028" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="11">
<![CDATA[
_ifconv407:6 %zext_ln455_4 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="1029" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="52" op_0_bw="64">
<![CDATA[
_ifconv407:7 %trunc_ln565_7 = trunc i64 %ireg_10

]]></Node>
<StgValue><ssdm name="trunc_ln565_7"/></StgValue>
</operation>

<operation id="1030" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv407:8 %p_Result_184 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_7

]]></Node>
<StgValue><ssdm name="p_Result_184"/></StgValue>
</operation>

<operation id="1031" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="54" op_0_bw="53">
<![CDATA[
_ifconv407:9 %zext_ln569_4 = zext i53 %p_Result_184

]]></Node>
<StgValue><ssdm name="zext_ln569_4"/></StgValue>
</operation>

<operation id="1032" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv407:10 %man_V_22 = sub i54 0, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="1033" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv407:11 %man_V_23 = select i1 %p_Result_183, i54 %man_V_22, i54 %zext_ln569_4

]]></Node>
<StgValue><ssdm name="man_V_23"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv407:12 %icmp_ln571_4 = icmp_eq  i63 %trunc_ln555_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="1035" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:13 %F2_7 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="F2_7"/></StgValue>
</operation>

<operation id="1036" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:14 %icmp_ln581_4 = icmp_sgt  i12 %F2_7, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_4"/></StgValue>
</operation>

<operation id="1037" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:15 %add_ln581_4 = add i12 %F2_7, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_4"/></StgValue>
</operation>

<operation id="1038" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:16 %sub_ln581_4 = sub i12 20, i12 %F2_7

]]></Node>
<StgValue><ssdm name="sub_ln581_4"/></StgValue>
</operation>

<operation id="1039" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv407:17 %sh_amt_7 = select i1 %icmp_ln581_4, i12 %add_ln581_4, i12 %sub_ln581_4

]]></Node>
<StgValue><ssdm name="sh_amt_7"/></StgValue>
</operation>

<operation id="1040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="12">
<![CDATA[
_ifconv407:18 %sext_ln581_4 = sext i12 %sh_amt_7

]]></Node>
<StgValue><ssdm name="sext_ln581_4"/></StgValue>
</operation>

<operation id="1041" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:19 %icmp_ln582_4 = icmp_eq  i12 %F2_7, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_4"/></StgValue>
</operation>

<operation id="1042" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="54">
<![CDATA[
_ifconv407:20 %trunc_ln583_7 = trunc i54 %man_V_23

]]></Node>
<StgValue><ssdm name="trunc_ln583_7"/></StgValue>
</operation>

<operation id="1043" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv407:21 %icmp_ln585_4 = icmp_ult  i12 %sh_amt_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_4"/></StgValue>
</operation>

<operation id="1044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv407:22 %tmp_107 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_7, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv407:23 %icmp_ln603_7 = icmp_eq  i7 %tmp_107, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_7"/></StgValue>
</operation>

<operation id="1046" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="6" op_0_bw="12">
<![CDATA[
_ifconv407:24 %trunc_ln586_12 = trunc i12 %sh_amt_7

]]></Node>
<StgValue><ssdm name="trunc_ln586_12"/></StgValue>
</operation>

<operation id="1047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="54" op_0_bw="6">
<![CDATA[
_ifconv407:25 %zext_ln586_4 = zext i6 %trunc_ln586_12

]]></Node>
<StgValue><ssdm name="zext_ln586_4"/></StgValue>
</operation>

<operation id="1048" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv407:26 %ashr_ln586_4 = ashr i54 %man_V_23, i54 %zext_ln586_4

]]></Node>
<StgValue><ssdm name="ashr_ln586_4"/></StgValue>
</operation>

<operation id="1049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="54">
<![CDATA[
_ifconv407:27 %trunc_ln586_13 = trunc i54 %ashr_ln586_4

]]></Node>
<StgValue><ssdm name="trunc_ln586_13"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv407:28 %shl_ln604_4 = shl i32 %trunc_ln583_7, i32 %sext_ln581_4

]]></Node>
<StgValue><ssdm name="shl_ln604_4"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:29 %xor_ln571_7 = xor i1 %icmp_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_7"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:30 %and_ln582_7 = and i1 %icmp_ln582_4, i1 %xor_ln571_7

]]></Node>
<StgValue><ssdm name="and_ln582_7"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:31 %or_ln582_7 = or i1 %icmp_ln571_4, i1 %icmp_ln582_4

]]></Node>
<StgValue><ssdm name="or_ln582_7"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:32 %xor_ln582_7 = xor i1 %or_ln582_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_7"/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:33 %and_ln581_7 = and i1 %icmp_ln581_4, i1 %xor_ln582_7

]]></Node>
<StgValue><ssdm name="and_ln581_7"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:34 %and_ln585_14 = and i1 %and_ln581_7, i1 %icmp_ln585_4

]]></Node>
<StgValue><ssdm name="and_ln585_14"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:35 %or_ln581_7 = or i1 %or_ln582_7, i1 %icmp_ln581_4

]]></Node>
<StgValue><ssdm name="or_ln581_7"/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:36 %xor_ln581_7 = xor i1 %or_ln581_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_7"/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:37 %and_ln603_7 = and i1 %icmp_ln603_7, i1 %xor_ln581_7

]]></Node>
<StgValue><ssdm name="and_ln603_7"/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:38 %xor_ln585_7 = xor i1 %icmp_ln585_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_7"/></StgValue>
</operation>

<operation id="1061" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:39 %and_ln585_15 = and i1 %and_ln581_7, i1 %xor_ln585_7

]]></Node>
<StgValue><ssdm name="and_ln585_15"/></StgValue>
</operation>

<operation id="1062" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:40 %or_ln585_3 = or i1 %and_ln585_15, i1 %icmp_ln571_4

]]></Node>
<StgValue><ssdm name="or_ln585_3"/></StgValue>
</operation>

<operation id="1063" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv407:41 %select_ln585_4 = select i1 %and_ln603_7, i32 %shl_ln604_4, i32 %trunc_ln586_13

]]></Node>
<StgValue><ssdm name="select_ln585_4"/></StgValue>
</operation>

<operation id="1064" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:42 %or_ln585_4 = or i1 %and_ln603_7, i1 %and_ln585_14

]]></Node>
<StgValue><ssdm name="or_ln585_4"/></StgValue>
</operation>

<operation id="1065" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv407:43 %select_ln585_5 = select i1 %and_ln582_7, i32 %trunc_ln583_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_5"/></StgValue>
</operation>

<operation id="1066" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv407:44 %select_ln585_6 = select i1 %or_ln585_3, i32 0, i32 %select_ln585_4

]]></Node>
<StgValue><ssdm name="select_ln585_6"/></StgValue>
</operation>

<operation id="1067" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv407:45 %or_ln585_5 = or i1 %or_ln585_3, i1 %or_ln585_4

]]></Node>
<StgValue><ssdm name="or_ln585_5"/></StgValue>
</operation>

<operation id="1068" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv407:46 %select_ln585_7 = select i1 %or_ln585_5, i32 %select_ln585_6, i32 %select_ln585_5

]]></Node>
<StgValue><ssdm name="select_ln585_7"/></StgValue>
</operation>

<operation id="1069" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv407:47 %store_ln269 = store i32 %select_ln585_7, i32 %lbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="1070" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
_ifconv407:48 %br_ln271 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="1071" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:0 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln603_14, i32 31

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1072" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:1 %and_ln1495_6 = and i1 %or_ln603_17, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln1495_6"/></StgValue>
</operation>

<operation id="1073" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:2 %and_ln1495_7 = and i1 %and_ln1495_6, i1 %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln1495_7"/></StgValue>
</operation>

<operation id="1074" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i:3 %br_ln273 = br i1 %and_ln1495_7, void %.exit, void %_ifconv442

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="1075" st_id="35" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="32">
<![CDATA[
_ifconv442:0 %d_11 = fpext i32 %bitcast_ln351_6

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1076" st_id="36" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="32">
<![CDATA[
_ifconv442:0 %d_11 = fpext i32 %bitcast_ln351_6

]]></Node>
<StgValue><ssdm name="d_11"/></StgValue>
</operation>

<operation id="1077" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64">
<![CDATA[
_ifconv442:1 %ireg_11 = bitcast i64 %d_11

]]></Node>
<StgValue><ssdm name="ireg_11"/></StgValue>
</operation>

<operation id="1078" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="63" op_0_bw="64">
<![CDATA[
_ifconv442:2 %trunc_ln555_9 = trunc i64 %ireg_11

]]></Node>
<StgValue><ssdm name="trunc_ln555_9"/></StgValue>
</operation>

<operation id="1079" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv442:3 %p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_11, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_185"/></StgValue>
</operation>

<operation id="1080" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv442:4 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="1081" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="11">
<![CDATA[
_ifconv442:5 %zext_ln455_6 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="1082" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="52" op_0_bw="64">
<![CDATA[
_ifconv442:6 %trunc_ln565_9 = trunc i64 %ireg_11

]]></Node>
<StgValue><ssdm name="trunc_ln565_9"/></StgValue>
</operation>

<operation id="1083" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv442:7 %p_Result_186 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_9

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="1084" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="54" op_0_bw="53">
<![CDATA[
_ifconv442:8 %zext_ln569_6 = zext i53 %p_Result_186

]]></Node>
<StgValue><ssdm name="zext_ln569_6"/></StgValue>
</operation>

<operation id="1085" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv442:9 %man_V_28 = sub i54 0, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="1086" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv442:10 %man_V_29 = select i1 %p_Result_185, i54 %man_V_28, i54 %zext_ln569_6

]]></Node>
<StgValue><ssdm name="man_V_29"/></StgValue>
</operation>

<operation id="1087" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv442:11 %icmp_ln571_6 = icmp_eq  i63 %trunc_ln555_9, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>

<operation id="1088" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:12 %F2_9 = sub i12 1075, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="F2_9"/></StgValue>
</operation>

<operation id="1089" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:13 %icmp_ln581_6 = icmp_sgt  i12 %F2_9, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln581_6"/></StgValue>
</operation>

<operation id="1090" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:14 %add_ln581_6 = add i12 %F2_9, i12 4076

]]></Node>
<StgValue><ssdm name="add_ln581_6"/></StgValue>
</operation>

<operation id="1091" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:15 %sub_ln581_6 = sub i12 20, i12 %F2_9

]]></Node>
<StgValue><ssdm name="sub_ln581_6"/></StgValue>
</operation>

<operation id="1092" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv442:16 %sh_amt_9 = select i1 %icmp_ln581_6, i12 %add_ln581_6, i12 %sub_ln581_6

]]></Node>
<StgValue><ssdm name="sh_amt_9"/></StgValue>
</operation>

<operation id="1093" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="12">
<![CDATA[
_ifconv442:17 %sext_ln581_6 = sext i12 %sh_amt_9

]]></Node>
<StgValue><ssdm name="sext_ln581_6"/></StgValue>
</operation>

<operation id="1094" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:18 %icmp_ln582_6 = icmp_eq  i12 %F2_9, i12 20

]]></Node>
<StgValue><ssdm name="icmp_ln582_6"/></StgValue>
</operation>

<operation id="1095" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="54">
<![CDATA[
_ifconv442:19 %trunc_ln583_9 = trunc i54 %man_V_29

]]></Node>
<StgValue><ssdm name="trunc_ln583_9"/></StgValue>
</operation>

<operation id="1096" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv442:20 %icmp_ln585_6 = icmp_ult  i12 %sh_amt_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln585_6"/></StgValue>
</operation>

<operation id="1097" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv442:21 %tmp_113 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_9, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1098" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv442:22 %icmp_ln603_9 = icmp_eq  i7 %tmp_113, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603_9"/></StgValue>
</operation>

<operation id="1099" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="6" op_0_bw="12">
<![CDATA[
_ifconv442:23 %trunc_ln586_16 = trunc i12 %sh_amt_9

]]></Node>
<StgValue><ssdm name="trunc_ln586_16"/></StgValue>
</operation>

<operation id="1100" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="54" op_0_bw="6">
<![CDATA[
_ifconv442:24 %zext_ln586_6 = zext i6 %trunc_ln586_16

]]></Node>
<StgValue><ssdm name="zext_ln586_6"/></StgValue>
</operation>

<operation id="1101" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv442:25 %ashr_ln586_6 = ashr i54 %man_V_29, i54 %zext_ln586_6

]]></Node>
<StgValue><ssdm name="ashr_ln586_6"/></StgValue>
</operation>

<operation id="1102" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="54">
<![CDATA[
_ifconv442:26 %trunc_ln586_17 = trunc i54 %ashr_ln586_6

]]></Node>
<StgValue><ssdm name="trunc_ln586_17"/></StgValue>
</operation>

<operation id="1103" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv442:27 %shl_ln604_6 = shl i32 %trunc_ln583_9, i32 %sext_ln581_6

]]></Node>
<StgValue><ssdm name="shl_ln604_6"/></StgValue>
</operation>

<operation id="1104" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:28 %xor_ln571_9 = xor i1 %icmp_ln571_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_9"/></StgValue>
</operation>

<operation id="1105" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:29 %and_ln582_9 = and i1 %icmp_ln582_6, i1 %xor_ln571_9

]]></Node>
<StgValue><ssdm name="and_ln582_9"/></StgValue>
</operation>

<operation id="1106" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:30 %or_ln582_9 = or i1 %icmp_ln571_6, i1 %icmp_ln582_6

]]></Node>
<StgValue><ssdm name="or_ln582_9"/></StgValue>
</operation>

<operation id="1107" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:31 %xor_ln582_9 = xor i1 %or_ln582_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582_9"/></StgValue>
</operation>

<operation id="1108" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:32 %and_ln581_9 = and i1 %icmp_ln581_6, i1 %xor_ln582_9

]]></Node>
<StgValue><ssdm name="and_ln581_9"/></StgValue>
</operation>

<operation id="1109" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:33 %and_ln585_18 = and i1 %and_ln581_9, i1 %icmp_ln585_6

]]></Node>
<StgValue><ssdm name="and_ln585_18"/></StgValue>
</operation>

<operation id="1110" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:34 %or_ln581_9 = or i1 %or_ln582_9, i1 %icmp_ln581_6

]]></Node>
<StgValue><ssdm name="or_ln581_9"/></StgValue>
</operation>

<operation id="1111" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:35 %xor_ln581_9 = xor i1 %or_ln581_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581_9"/></StgValue>
</operation>

<operation id="1112" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:36 %and_ln603_9 = and i1 %icmp_ln603_9, i1 %xor_ln581_9

]]></Node>
<StgValue><ssdm name="and_ln603_9"/></StgValue>
</operation>

<operation id="1113" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:37 %xor_ln585_9 = xor i1 %icmp_ln585_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln585_9"/></StgValue>
</operation>

<operation id="1114" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:38 %and_ln585_19 = and i1 %and_ln581_9, i1 %xor_ln585_9

]]></Node>
<StgValue><ssdm name="and_ln585_19"/></StgValue>
</operation>

<operation id="1115" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:39 %or_ln585_9 = or i1 %and_ln585_19, i1 %icmp_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln585_9"/></StgValue>
</operation>

<operation id="1116" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv442:40 %select_ln585_12 = select i1 %and_ln603_9, i32 %shl_ln604_6, i32 %trunc_ln586_17

]]></Node>
<StgValue><ssdm name="select_ln585_12"/></StgValue>
</operation>

<operation id="1117" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:41 %or_ln585_10 = or i1 %and_ln603_9, i1 %and_ln585_18

]]></Node>
<StgValue><ssdm name="or_ln585_10"/></StgValue>
</operation>

<operation id="1118" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv442:42 %select_ln585_13 = select i1 %and_ln582_9, i32 %trunc_ln583_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln585_13"/></StgValue>
</operation>

<operation id="1119" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv442:43 %select_ln585_14 = select i1 %or_ln585_9, i32 0, i32 %select_ln585_12

]]></Node>
<StgValue><ssdm name="select_ln585_14"/></StgValue>
</operation>

<operation id="1120" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv442:44 %or_ln585_11 = or i1 %or_ln585_9, i1 %or_ln585_10

]]></Node>
<StgValue><ssdm name="or_ln585_11"/></StgValue>
</operation>

<operation id="1121" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv442:45 %select_ln585_15 = select i1 %or_ln585_11, i32 %select_ln585_14, i32 %select_ln585_13

]]></Node>
<StgValue><ssdm name="select_ln585_15"/></StgValue>
</operation>

<operation id="1122" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv442:46 %store_ln275 = store i32 %select_ln585_15, i32 %rbVal_constprop

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="1123" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="and_ln1495_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
_ifconv442:47 %br_ln277 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="1124" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0">
<![CDATA[
.exit:0 %ret_ln285 = ret

]]></Node>
<StgValue><ssdm name="ret_ln285"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
