INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sources_1/new/CLK_DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/donov/Desktop/DonovanMPersonalFiles/_GitStored/FPGA/MusicalSilicon/MusicalSilicon/MusicalSilicon.srcs/sim_1/new/CLK_DIV_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_DIV_TB
