// Seed: 3301323261
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input uwire id_4
);
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6,
    output tri1 id_7,
    output wire id_8,
    input uwire id_9,
    output wor id_10,
    output wire id_11,
    input tri id_12,
    input wand id_13,
    input uwire id_14,
    input wire id_15,
    inout supply0 id_16,
    input supply1 id_17
    , id_25,
    input wire id_18,
    input supply1 id_19,
    input tri id_20,
    output supply0 id_21,
    input tri0 id_22,
    output tri1 id_23
);
  logic [-1  !=  -1 : 1] id_26;
  ;
  wire [1 'b0 : -1] id_27;
  parameter [1 : 1] id_28 = 1;
  assign id_16 = id_25;
  wire id_29;
  assign id_23 = 1;
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_20,
      id_0,
      id_1
  );
endmodule
