#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000021b897c2d20 .scope module, "mux_sign_bit" "mux_sign_bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0";
    .port_info 1 /INPUT 1 "I1";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 1 "mux_out";
o0000021b897f6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b897c3380_0 .net "I0", 0 0, o0000021b897f6fa8;  0 drivers
o0000021b897f6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b897c2eb0_0 .net "I1", 0 0, o0000021b897f6fd8;  0 drivers
o0000021b897f7008 .functor BUFZ 1, C4<z>; HiZ drive
v0000021b897c2f50_0 .net "S", 0 0, o0000021b897f7008;  0 drivers
v0000021b897c2ff0_0 .var "mux_out", 0 0;
E_0000021b897f4b40 .event anyedge, v0000021b897c2f50_0, v0000021b897c2eb0_0, v0000021b897c3380_0;
    .scope S_0000021b897c2d20;
T_0 ;
    %wait E_0000021b897f4b40;
    %load/vec4 v0000021b897c2f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021b897c2eb0_0;
    %store/vec4 v0000021b897c2ff0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021b897c3380_0;
    %store/vec4 v0000021b897c2ff0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux_sign_bit.v";
