8:-out_dir
78:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
89:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
78:C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc/lab8_mem_stage_proc_impl_1//.jaguarc
7:-sv2009
72:+incdir+C:/HDS/CAD/CAD_lib/hdl+C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_proc
17:+define+synthesis
