// DO-NOT-REMOVE begin-copyright-block 
//                                     
// Redistributions of any form whatsoever must retain and/or include the     
// following acknowledgment, notices and disclaimer:                         
//                                                                           
// This product includes software developed by Carnegie Mellon University.   
//                                                                           
// Copyright 2006 - 2008 by Eric Chung, Michael Ferdman, Brian Gold, Nikos   
// Hardavellas, Jangwoo Kim, Ippokratis Pandis, Minglong Shao, Jared Smolens,
// Stephen Somogyi, Evangelos Vlachos, Tom Wenisch, Anastassia Ailamaki,     
// Babak Falsafi and James C. Hoe for the SimFlex Project, Computer          
// Architecture Lab at Carnegie Mellon, Carnegie Mellon University.          
//                                                                           
// For more information, see the SimFlex project website at:                 
//   http://www.ece.cmu.edu/~simflex                                         
//                                                                           
// You may not use the name 'Carnegie Mellon University' or derivations      
// thereof to endorse or promote products derived from this software.        
//                                                                           
// If you modify the software you must place a notice on or within any       
// modified version provided or made available to any third party stating    
// that you have modified the software.  The notice shall include at least   
// your name, address, phone number, email address and the date and purpose  
// of the modification.                                                      
//                                                                           
// THE SOFTWARE IS PROVIDED 'AS-IS' WITHOUT ANY WARRANTY OF ANY KIND, EITHER 
// EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY  
// THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY 
// IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,  
// TITLE, OR NON-INFRINGEMENT.  IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY 
// BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT, 
// SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN   
// ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY, 
// CONTRACT, TORT OR OTHERWISE).                                             
//                                     
// DO-NOT-REMOVE end-copyright-block   

#ifndef FLEXUS_SIMICS_MAI_API_HPP_INCLUDED
#define FLEXUS_SIMICS_MAI_API_HPP_INCLUDED

#include <boost/utility.hpp>

#include <core/exception.hpp>
#include <core/simics/configuration_api.hpp>
#include <core/simics/hap_api.hpp>

#if FLEXUS_TARGET_IS(v9)
#include <core/simics/sparcmmu.hpp>
#endif

namespace Flexus {
namespace Simics {
namespace API {
extern "C" {
  #define restrict
  #include FLEXUS_SIMICS_API_HEADER(processor)
  #include FLEXUS_SIMICS_API_HEADER(memory)
  #include FLEXUS_SIMICS_API_ARCH_HEADER
  #include FLEXUS_SIMICS_API_HEADER(control)
  #include FLEXUS_SIMICS_API_HEADER(front)
  #include FLEXUS_SIMICS_API_HEADER(event)
  #undef restrict
} //extern "C"
} //namespace API
} //namespace Simics
} //namespace Flexus

namespace Flexus {
namespace Simics {
  struct InstructionRaisesException : public SimicsException {
      InstructionRaisesException () : SimicsException("InstructionRaisesException") {}
  };
  struct UnresolvedDependenciesException : public SimicsException {
      UnresolvedDependenciesException () : SimicsException("UnresolvedDependenciesException") {}
  };
  struct SpeculativeException : public SimicsException {
      SpeculativeException () : SimicsException("SpeculativeException ") {}
  };
  struct StallingException : public SimicsException {
      StallingException () : SimicsException("StallingException ") {}
  };
  struct SyncException : public SimicsException {
      SyncException() : SimicsException("SyncException") {}
  };

  struct MemoryException : public SimicsException {
      MemoryException() : SimicsException("MemoryException") {}
  };

} //namespace Simics
} //namespace Flexus


namespace Flexus {
namespace Simics {

  using Flexus::SharedTypes::VirtualMemoryAddress;
  using Flexus::SharedTypes::PhysicalMemoryAddress;

  class BaseProcessorImpl {
    protected:
      //Note: do not access these variables directly when writing member functions.
      //Instead, use *this whenever you need theProcessor or theProcessorAsConfObject.
      //That way, the conversion operators will get called, and they will fill in the pointers
      //if their current value is not cached.
      API::conf_object_t * theProcessor;
      int theProcessorNumber;

      void checkException() const {
        API::sim_exception_t anException = API::SIM_clear_exception();
        checkException( anException ) ;
      }

      void checkException(API::sim_exception_t anException) const {
        if (anException != API::SimExc_No_Exception) {
          if (anException == API::SimExc_Memory) {
            throw MemoryException();
          } else {
            throw SimicsException(API::SIM_last_error());
          }
        }
      }

      BaseProcessorImpl(API::conf_object_t * aProcessor)
        : theProcessor(aProcessor)
        , theProcessorNumber(aProcessor == 0 ? 0 : APIFwd::SIM_get_processor_number(aProcessor))
        {}

    public:
      virtual ~BaseProcessorImpl() {}

      operator API::conf_object_t * () const {
          return theProcessor;
      }

/*
      #if FLEXUS_TARGET_IS(x86)
        operator API::processor_t * () {
          return API::SIM_conf_object_to_processor(theProcessor);
        }
      #endif
*/
      std::string disassemble(VirtualMemoryAddress const & anAddress) const {
        API::tuple_int_string_t *tuple;
        tuple = API::SIM_disassemble(*this, (API::logical_address_t)anAddress, 1/* address is logical*/);
        API::sim_exception_t anException = API::SIM_clear_exception();
        if (anException == API::SimExc_No_Exception) {
          return std::string(tuple->string);
        } else {
          return "disassembly unavailable";
        }
      }

      std::string describeException(int anException) const {
        char const * descr = API::SIM_get_exception_name(*this, anException);
        API::sim_exception_t except = API::SIM_clear_exception();
        if (except == API::SimExc_No_Exception) {
          return std::string(descr);
        } else {
          return "unknown_exception";
        }
      }

      API::cycles_t cycleCount() const {
          return API::SIM_cycle_count(*this);
      }

      long long stepCount() const {
          return API::SIM_step_count(*this);
      }

      void enable() {
          API::SIM_enable_processor(*this);
      }

      void disable() {
          API::SIM_disable_processor(*this);
      }

      VirtualMemoryAddress getPC() const {
        return VirtualMemoryAddress( API::SIM_get_program_counter(*this) );
      }

      unsigned long long readRegister(int aRegister) const {
        return API::SIM_read_register(*this, aRegister);
      }

      void writeRegister(int aRegister, unsigned long long aValue) const {
        return API::SIM_write_register(*this, aRegister, aValue);
      }

      unsigned long long readVAddr(VirtualMemoryAddress anAddress, int aSize) const {
        try {
          API::logical_address_t addr(anAddress);
          API::physical_address_t phy_addr = API::SIM_logical_to_physical(*this, API::Sim_DI_Data, addr);
          checkException();

          unsigned long long value = Simics::API::SIM_read_phys_memory( *this, phy_addr, aSize);
          checkException();

          return value;
        } catch (MemoryException & anError ) {
          return 0;
        }
      }

      unsigned long long readPAddr(PhysicalMemoryAddress anAddress, int aSize) const {
        try {
          API::physical_address_t phy_addr(anAddress);
          unsigned long long value = Simics::API::SIM_read_phys_memory( *this, phy_addr, aSize);
          checkException();

          return value;
        } catch (MemoryException & anError ) {
          return 0;
        }
      }

      void writePAddr(PhysicalMemoryAddress anAddress, int aSize, unsigned long long aValue) const {
        try {
          API::physical_address_t phy_addr(anAddress);
          Simics::API::SIM_write_phys_memory( *this, phy_addr, aValue, aSize);
          checkException();
        } catch (MemoryException & anError ) {
          DBG_( Crit, ( << "Unable to write " << aValue << " to  " << anAddress << "[" << aSize << "]" ) );
        }
      }



      virtual PhysicalMemoryAddress translate(VirtualMemoryAddress anAddress) const {
        try {
          API::logical_address_t addr(anAddress);
          API::physical_address_t phy_addr = API::SIM_logical_to_physical(*this, API::Sim_DI_Data, addr);
          checkException();
          return PhysicalMemoryAddress(phy_addr);
        } catch (MemoryException & anError ) {
          return PhysicalMemoryAddress(0);
        }
      }

      virtual PhysicalMemoryAddress translateInstruction(VirtualMemoryAddress anAddress) const {
        try {
          API::logical_address_t addr(anAddress);
          API::physical_address_t phy_addr = API::SIM_logical_to_physical(*this, API::Sim_DI_Instruction, addr);
          checkException();

          return PhysicalMemoryAddress(phy_addr);
        } catch (MemoryException & anError ) {
          return PhysicalMemoryAddress(0);
        }
      }

      int id() const { return theProcessorNumber; }

      bool mai_mode() const {
        API::attr_value_t attr;
        attr = API::SIM_get_attribute(*this, "ooo_mode");
        if ( attr.kind == API::Sim_Val_String && std::string(attr.u.string) == "micro-architecture" ) {
          return true;
        }
        return false;
      }

  };



#if FLEXUS_TARGET_IS(v9)
  struct Translation {
    VirtualMemoryAddress theVaddr;
    int theASI;
    int theTL;
    int thePSTATE;
    enum eTranslationType {
      eStore,
      eLoad,
      eFetch
    } theType;
    PhysicalMemoryAddress thePaddr;
    int theException;
    unsigned long long theTTEEntry;
    bool isCacheable();
    bool isSideEffect();
    bool isXEndian();
    bool isMMU();
    bool isInterrupt();
    bool isTranslating();
  };

  class v9ProcessorImpl :  public BaseProcessorImpl {
    private:
      static const int kReg_npc = 33;
      mutable API::sparc_v9_interface * theSparcAPI;
      mutable API::conf_object_t * theMMU;
      mutable API::mmu_interface_t * theMMUAPI;
      int thePendingInterrupt;
      bool theInterruptsConnected;


      void initialize();
      void handleInterrupt( long long aVector);

    public:
      explicit v9ProcessorImpl(API::conf_object_t * aProcessor)
        : BaseProcessorImpl(aProcessor)
        , thePendingInterrupt( API::Sim_PE_No_Exception )
        , theInterruptsConnected(false)
      {
        theSparcAPI = 0;
        theMMUAPI = 0;
      }

      void initializeMMUs();

      VirtualMemoryAddress getNPC() const {
        return VirtualMemoryAddress( API::SIM_read_register(*this, kReg_npc) );
      }

      API::sparc_v9_interface * sparc() const {
        if (theSparcAPI == 0) {
          theSparcAPI = reinterpret_cast<API::sparc_v9_interface *>( API::SIM_get_interface(*this, "sparc_v9"));
          DBG_Assert( theSparcAPI );
        }
        return theSparcAPI;
      }

      API::mmu_interface_t * mmu() const {
        if (theMMUAPI == 0) {
            //Obtain the MMU object
            API::attr_value_t mmu_obj;
            mmu_obj = API::SIM_get_attribute(*this, "mmu");
            theMMU = mmu_obj.u.object;
            DBG_Assert( theMMU );
            theMMUAPI = reinterpret_cast<API::mmu_interface_t *>( API::SIM_get_interface(theMMU, "mmu"));
            DBG_Assert( theMMUAPI );
        }
        return theMMUAPI;
      }


      unsigned long long readF(int aRegister) const {
        return sparc()->read_fp_register_x(*this, aRegister);
      }

      void writeF(int aRegister, unsigned long long aValue) const {
        sparc()->write_fp_register_x(*this, aRegister, aValue);
      }

      unsigned long long readG(int aRegister) const {
        return sparc()->read_global_register(*this, 0, aRegister);
      }

      unsigned long long readAG(int aRegister) const {
        return sparc()->read_global_register(*this, 1, aRegister);
      }

      unsigned long long readMG(int aRegister) const {
        return sparc()->read_global_register(*this, 2, aRegister);
      }

      unsigned long long readIG(int aRegister) const {
        return sparc()->read_global_register(*this, 3, aRegister);
      }

      unsigned long long readWindowed(int aWindow, int aRegister) const {
        return sparc()->read_window_register(*this, aWindow, aRegister);
      }

      unsigned long long interruptRead(VirtualMemoryAddress anAddress, int anASI) const;

      long long getSystemTickInterval() const {
        double freq = 1.0, stick = 1.0;
        API::attr_value_t freq_attr, stick_attr;
        freq_attr = API::SIM_get_attribute(*this, "freq_mhz");
        if ( freq_attr.kind == API::Sim_Val_Integer ) {
          freq = freq_attr.u.integer;
        } else if ( freq_attr.kind == API::Sim_Val_Floating) {
          freq = freq_attr.u.floating;
        } else {
          DBG_Assert(false);
        }
        stick_attr = API::SIM_get_attribute(*this, "system_tick_frequency");
        if ( stick_attr.kind == API::Sim_Val_Integer ) {
          stick = stick_attr.u.integer;
        } else if ( stick_attr.kind == API::Sim_Val_Floating) {
          stick = stick_attr.u.floating;
        } else {
          DBG_Assert(false);
        }
        DBG_Assert( freq != 0 );
        DBG_Assert( stick != 0 );
        long long interval = static_cast<long long>(freq / stick);
        DBG_Assert( interval > 0);
        return interval;
      }

      //Public MMU API
      void translate(Translation & aTranslation, bool aTakeException) const;
      long /*opcode*/ fetchInstruction(Translation & aTranslation, bool aTakeTrap);



      unsigned long long readVAddr(VirtualMemoryAddress anAddress, int anASI, int aSize) const;
      unsigned long long readVAddrXendian(Translation & aTranslation, int aSize) const;

      MMU::mmu_t getMMU();
      void ckptMMU();
			void releaseMMUCkpt();
			void rollbackMMUCkpts(int n);
      void resyncMMU();
      bool validateMMU(MMU::mmu_t *m = NULL);
      void dumpMMU(MMU::mmu_t *m = NULL);
      void initializeASIInfo();

      unsigned long long mmuRead(VirtualMemoryAddress anAddress, int anASI);
      void mmuWrite(VirtualMemoryAddress anAddress, int anASI, unsigned long long aValue);



      //SimicsImpl MMU API
      PhysicalMemoryAddress translateInstruction_SimicsImpl(VirtualMemoryAddress anAddress) const;
      long fetchInstruction_SimicsImpl(VirtualMemoryAddress const & anAddress);

      boost::tuple<PhysicalMemoryAddress,bool/*cacheable*/,bool/*side-effect*/> translateTSB_SimicsImpl(VirtualMemoryAddress anAddress, int anASI) const;
      unsigned long long readVAddr_SimicsImpl(VirtualMemoryAddress anAddress, int anASI, int aSize) const;
      unsigned long long readVAddrXendian_SimicsImpl(VirtualMemoryAddress anAddress, int anASI, int aSize) const;
      void translate_SimicsImpl(  API::v9_memory_transaction_t & xact, VirtualMemoryAddress anAddress, int anASI ) const;

      //MMUImpl
      void translate_MMUImpl( Translation & aTranslation, bool aTakeTrap) const;
      long /*opcode*/ fetchInstruction_MMUImpl(Translation & aTranslation, bool aTakeTrap);
      unsigned long long readVAddr_MMUImpl(Translation & aTranslation, int aSize) const;
      unsigned long long readVAddrXendian_MMUImpl(Translation & aTranslation, int aSize) const;


      int advance(bool anAcceptInterrupt);
      int getPendingException() const;
      int getPendingInterrupt() const;

      void breakSimulation() {
        API::SIM_break_cycle( *this, 0);
      }
  };
#endif //FLEXUS_TARGET_IS(v9)

#if FLEXUS_TARGET_IS(x86)
  class x86ProcessorImpl :  public BaseProcessorImpl {

    public:
      explicit x86ProcessorImpl(API::conf_object_t * aProcessor)
        : BaseProcessorImpl(aProcessor)
      {
      }

      void breakSimulation() {
        API::SIM_break_cycle( *this, 0);
      }
	  
      bool validateMMU() { return true; }
	  void dumpMMU() {}
			
  };
#endif //FLEXUS_TARGET_IS(x86)


#if FLEXUS_TARGET_IS(v9)
  #define PROCESSOR_IMPL v9ProcessorImpl
#elif FLEXUS_TARGET_IS(x86)
  #define PROCESSOR_IMPL x86ProcessorImpl
#else
#error "Architecture does not support MAI"
#endif

  class Processor : public BuiltInObject< PROCESSOR_IMPL > {
    typedef BuiltInObject< PROCESSOR_IMPL > base;
   public:
    explicit Processor():
        base( 0 ) {}

    explicit Processor(API::conf_object_t * aProcessor):
        base( PROCESSOR_IMPL (aProcessor) ) {}

    operator API::conf_object_t * () {
        return theImpl;
    }

    static Processor getProcessor(int aProcessorNumber) {
      return Processor(APIFwd::SIM_get_processor(aProcessorNumber));
    }

    static Processor getProcessor(std::string const & aProcessorName) {
       return Processor(API::SIM_get_object(aProcessorName.c_str()));
    }

    static Processor current() {
        return Processor(API::SIM_current_processor());
    }
  };

#undef PROCESSOR_IMPL

#if FLEXUS_TARGET_IS(v9)
  bool isTranslatingASI(int anASI);
#endif

unsigned long long endianFlip(unsigned long long val, int aSize);


} //end Namespace Simics
} //end namespace Flexus

#endif //FLEXUS_SIMICS_MAI_API_HPP_INCLUDED

