# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do cont3_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/cont3_variavel/cont3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont3
# -- Compiling architecture hardware of cont3
# 
vcom -reportprogress 300 -work work C:/altera/cont3_variavel/cont3_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont3_tb
# -- Compiling architecture X1 of cont3_tb
vsim work.cont3_tb(x1)
# vsim work.cont3_tb(x1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont3_tb(x1)
# Loading work.cont3(hardware)
# ** Failure: (vsim-3807) Types do not match between component and entity for port "Q".
#    Time: 0 ps  Iteration: 0  Instance: /cont3_tb/DUT File: C:/altera/cont3_variavel/cont3.vhd Line: 9
# ** Failure: (vsim-3807) Types do not match between component and entity for port "LOAD".
#    Time: 0 ps  Iteration: 0  Instance: /cont3_tb/DUT File: C:/altera/cont3_variavel/cont3.vhd Line: 13
# Fatal error in file C:/altera/cont3_variavel/cont3.vhd
#  while elaborating region: /cont3_tb/DUT
# Fatal error in file C:/altera/cont3_variavel/cont3.vhd
#  while elaborating region: /cont3_tb
# Error loading design
# A time value could not be extracted from the current line
vsim work.cont3_tb(x1)
# vsim work.cont3_tb(x1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont3_tb(x1)
# Loading work.cont3(hardware)
# ** Failure: (vsim-3807) Types do not match between component and entity for port "Q".
#    Time: 0 ps  Iteration: 0  Instance: /cont3_tb/DUT File: C:/altera/cont3_variavel/cont3.vhd Line: 9
# ** Failure: (vsim-3807) Types do not match between component and entity for port "LOAD".
#    Time: 0 ps  Iteration: 0  Instance: /cont3_tb/DUT File: C:/altera/cont3_variavel/cont3.vhd Line: 13
# Fatal error in file C:/altera/cont3_variavel/cont3.vhd
#  while elaborating region: /cont3_tb/DUT
# Fatal error in file C:/altera/cont3_variavel/cont3.vhd
#  while elaborating region: /cont3_tb
# Error loading design
vcom -reportprogress 300 -work work C:/altera/cont3_variavel/cont3_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cont3_tb
# -- Compiling architecture X1 of cont3_tb
vsim work.cont3_tb(x1)
# vsim work.cont3_tb(x1) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cont3_tb(x1)
# Loading work.cont3(hardware)
add wave -position insertpoint  \
sim:/cont3_tb/clk1
add wave -position insertpoint  \
sim:/cont3_tb/rst1 \
sim:/cont3_tb/en1 \
sim:/cont3_tb/q1
run 500ns
# ** Fatal: (vsim-3421) Value 8 for contador is out of range 0 to 7.
#    Time: 170 ns  Iteration: 1  Process: /cont3_tb/DUT/line__18 File: C:/altera/cont3_variavel/cont3.vhd
# Fatal error in Process line__18 at C:/altera/cont3_variavel/cont3.vhd line 31
# 
# HDL call sequence:
# Stopped at C:/altera/cont3_variavel/cont3.vhd 31 Process line__18
# 
# Unrecognized paper size (Letter), using Custom
