Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  7 23:40:06 2024
| Host         : DESKTOP-NPIMFVD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            5 |
| No           | No                    | Yes                    |              78 |           26 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |             512 |          138 |
| Yes          | No                    | Yes                    |             577 |          168 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                       |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/ps2_clk_s1        | op0/rst                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/ps2_data_s1       | op0/rst                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/lock_status0                     | op0/rst                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/bits_count        | op0/rst                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/E[0]                                  | op0/rst                       |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | test/slave_receiver/sl_ctrl_0/next_data                   | op0/rst                       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | test/slave_receiver/sl_ctrl_0/next_state                  | op0/rst                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | svn_seg/FSM_sequential_digit[2]_i_1_n_0                   | op0/rst                       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/rx_finish         | op0/rst                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/rx_valid          | op0/rst                       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/Ps2Interface_i/frame[10]_i_1_n_0 | op0/rst                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG |                                                           |                               |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG | test/kb_main/key_de/inst/next_key                         | op0/rst                       |                7 |             23 |         3.29 |
|  clk_IBUF_BUFG |                                                           | op0/signal_single_pulse_reg_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                           | op0/rst                       |               26 |             78 |         3.00 |
|  clk_IBUF_BUFG | test/kb_main/new_press_detector/op0/E[0]                  |                               |              138 |            512 |         3.71 |
|  clk_IBUF_BUFG | test/kb_main/key_de/op/E[0]                               | op0/rst                       |              151 |            512 |         3.39 |
+----------------+-----------------------------------------------------------+-------------------------------+------------------+----------------+--------------+


