{"copyright": {"licenseType": "NO", "determinationType": "GOV_PUBLIC_USE_PERMITTED", "thirdPartyContentCondition": "NOT_SET"}, "subjectCategories": ["ELECTRONIC COMPONENTS AND CIRCUITS"], "exportControl": {"isExportControl": "NO", "ear": "NO", "itar": "NO"}, "created": "2013-08-10T13:26:00.0000000+00:00", "distributionDate": "2019-06-19T00:00:00.0000000+00:00", "otherReportNumbers": ["MSC-19751"], "center": {"code": "CDMS", "name": "Legacy CDMS", "id": "092d6e0881874968859b972d39a888dc"}, "onlyAbstract": false, "sensitiveInformation": 2, "abstract": "CMOS decoder is assembled from standard 4-line to 16-line decoder/demultiplexer IC's. Matrix may also be used to generate 256 latched-on or latched-off logic signals instead of 512 discrete unlatched signals. By using conventional CMOS IC's, circuit consumes only about 30 milliwatts.", "title": "11-Line to 512-line decoder", "stiType": "OTHER", "distribution": "PUBLIC", "submittedDate": "2013-08-10T13:26:00.0000000+00:00", "isLessonsLearned": false, "authorAffiliations": [{"sequence": 0, "submissionId": 19800000158, "meta": {"author": {"name": "Miller, W. N."}, "organization": {"name": "Rockwell Intern. Corp."}}, "id": "ae01005151cb4385b3895754ca17f9ad"}], "disseminated": "METADATA_ONLY", "stiTypeDetails": "Other - NASA Tech Brief", "technicalReviewType": "TECHNICAL_REVIEW_TYPE_NONE", "modified": "2011-08-16T00:00:00.0000000+00:00", "id": 19800000158, "publications": [{"volume": "5", "submissionId": 19800000158, "issue": "2", "issn": "0145-319X", "id": "cbfc88e50e864332a6073ad2b98e80e5", "publicationName": "NASA Tech Briefs", "publicationDate": "1980-09-01T00:00:00.0000000+00:00"}], "status": "CURATED", "related": [], "downloads": [], "downloadsAvailable": false, "index": "submissions-2022-09-30-06-07"}