// Seed: 2129779643
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4[|  1 : -1], id_5;
  logic id_6;
  wire  id_7;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input wire id_9,
    input wire id_10
);
  wire id_12, id_13, id_14;
  assign id_12 = 1'b0 + 1'd0 == -1;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
