{"Source Block": ["hdl/library/axi_dmac/request_arb.v@270:280@HdlIdDef", "reg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@272:282", "wire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@269:279", "wire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\n"], ["hdl/library/axi_dmac/request_arb.v@271:281", "wire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\n"], ["hdl/library/axi_dmac/request_arb.v@265:275", "wire src_response_empty;\nwire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\n"], ["hdl/library/axi_dmac/request_arb.v@273:283", "\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\n"], ["hdl/library/axi_dmac/request_arb.v@274:284", "wire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n"], ["hdl/library/axi_dmac/request_arb.v@266:276", "wire [1:0] src_response_resp;\n*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@276:286", "wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@275:285", "wire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\nwire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\n"], ["hdl/library/axi_dmac/request_arb.v@267:277", "*/\n\nwire [ID_WIDTH-1:0] src_request_id;\nreg [ID_WIDTH-1:0] src_throttled_request_id;\nwire [ID_WIDTH-1:0] src_data_request_id;\nwire [ID_WIDTH-1:0] src_response_id;\n\nwire src_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_valid_bytes;\nwire src_last;\n"]], "Diff Content": {"Delete": [[275, "wire [DMA_DATA_WIDTH_SRC-1:0] src_data;\n"]], "Add": []}}