// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 3 input AND gate.  Latency 0.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_and3t0 #(
    parameter SIM_EMULATE = 1'b0
) (
    input [2:0] din,
    output dout
);

alt_ehipc3_fm_lut6 t0 (.din({1'b1,1'b1,1'b1,din}),.dout(dout));
defparam t0 .SIM_EMULATE = SIM_EMULATE;
defparam t0 .MASK = 64'h8000000000000000;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7uDz0K0s0XKtDzCbMwXBfwlzXXjqcPGk+HktjD2fvOtt+KIITEyvFsOem3KxYcUr54Jc2ZQCcIPwin26/lZupJIpl/QE+vswsIi/u7no2lSkEDmSG/OeZAy49dMTTMbY7lfEfo0/lMnwq4aBE4lgTSyqdAP8NmgFXIRzuHJFYdYJJC5l1VqG6CXdtmEEQng5bnvliVHvgb8pC6iqb9UTJym9bKyO3s5csLg5XE1gpffBn0J6BGlgeLvGI/tliKH+/Y9T5Tfqh8DEj/En+EyZKiRZtYqj8rO2QSYh2KO+o0Hr6GnTARB4xYklfi8UuQHL+p34JQ6fEIjJ8LbHykIsDDPj38+sYOH2NwxR29LIcKJz2wtd2Wn/eD6QP86LjwpFcZcdJLO3ZNJ2sITtHKdxnOUYBHktMMn4P8lQYwIu5Xdsi0y/fipiiKYQx0w/S6xjSV1IDyMQRe+8cWJ0zUn+gndIvA/K4DZRtCRy277+h9jKbeoExauN9XMvGI31zsGupZETZkdObi0GFaWWd+BNIC+zQie1602I7P8US0c2xMV9Uz4Do7kOBEEJxNfqVbFaNpbL1/pd9rV1y7eJR6bN8H1TlEx3MxsSi07yOdMv9D9erf+onw+kcpNwwISNZ2EZO8GT7d3TsoCYbjMupRV87AspePR0UmgVo8EuRbw1AL2G11OvKCpiVFk9nMv0jm4e0xrsvAB+lrCqeheYGdQRmtcMbj2mNYZmKfJeSzTbWoQFT0EbeNXxeBYVPdIbYPsPNsSu2hSbp8dVt+a6PIYeCIL"
`endif