<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="AERfifo" module="AERfifo" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2012 12 13 14:07:29.310" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="AERfifo.lpc" type="lpc" modified="2012 12 13 14:07:25.875"/>
		<File name="AERfifo.vhd" type="top_level_vhdl" modified="2012 12 13 14:07:25.908"/>
		<File name="AERfifo_tmpl.vhd" type="template_vhdl" modified="2012 12 13 14:07:25.908"/>
		<File name="tb_AERfifo_tmpl.vhd" type="testbench_vhdl" modified="2012 12 13 14:07:25.926"/>
  </Package>
</DiamondModule>
