// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MOB(	// src/main/scala/Memory/MOB.scala:42:7
  input         clock,	// src/main/scala/Memory/MOB.scala:42:7
                reset,	// src/main/scala/Memory/MOB.scala:42:7
                io_reserve_0_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [5:0]  io_reserve_0_bits_ROB_index,	// src/main/scala/Memory/MOB.scala:49:16
  input  [1:0]  io_reserve_0_bits_memory_type,	// src/main/scala/Memory/MOB.scala:49:16
  input         io_reserve_1_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [5:0]  io_reserve_1_bits_ROB_index,	// src/main/scala/Memory/MOB.scala:49:16
  input  [1:0]  io_reserve_1_bits_memory_type,	// src/main/scala/Memory/MOB.scala:49:16
  input         io_reserve_2_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [5:0]  io_reserve_2_bits_ROB_index,	// src/main/scala/Memory/MOB.scala:49:16
  input  [1:0]  io_reserve_2_bits_memory_type,	// src/main/scala/Memory/MOB.scala:49:16
  input         io_reserve_3_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [5:0]  io_reserve_3_bits_ROB_index,	// src/main/scala/Memory/MOB.scala:49:16
  input  [1:0]  io_reserve_3_bits_memory_type,	// src/main/scala/Memory/MOB.scala:49:16
  input         io_AGU_output_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [31:0] io_AGU_output_bits_address,	// src/main/scala/Memory/MOB.scala:49:16
  input         io_commit_valid,	// src/main/scala/Memory/MOB.scala:49:16
  input  [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Memory/MOB.scala:49:16
  output [31:0] io_backend_memory_request_bits_addr,	// src/main/scala/Memory/MOB.scala:49:16
  output [1:0]  io_backend_memory_request_bits_memory_type,	// src/main/scala/Memory/MOB.scala:49:16
                io_backend_memory_request_bits_access_width,	// src/main/scala/Memory/MOB.scala:49:16
  output [3:0]  io_backend_memory_request_bits_MOB_index	// src/main/scala/Memory/MOB.scala:49:16
);

  reg         MOB_0_valid;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_0_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_0_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [31:0] MOB_0_address;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_0_access_width;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_0_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_0_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_0_fired;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_1_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_1_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_1_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_1_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_2_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_2_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_2_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_2_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_3_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_3_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_3_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_3_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_4_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_4_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_4_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_4_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_5_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_5_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_5_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_5_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_6_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_6_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_6_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_6_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [1:0]  MOB_7_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
  reg  [5:0]  MOB_7_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_7_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_7_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_8_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_8_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_9_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_9_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_10_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_10_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_11_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_11_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_12_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_12_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_13_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_13_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_14_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_14_committed;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_15_pending;	// src/main/scala/Memory/MOB.scala:83:22
  reg         MOB_15_committed;	// src/main/scala/Memory/MOB.scala:83:22
  wire        is_store_16 = MOB_0_memory_type == 2'h2;	// src/main/scala/Memory/MOB.scala:83:22, :195:109
  wire        fire_store = MOB_0_valid & MOB_0_committed & is_store_16;	// src/main/scala/Memory/MOB.scala:83:22, :195:{47,77,109}
  wire [4:0]  availalbe_MOB_entries =
    {1'h0, {1'h0, {1'h0, {1'h0, ~MOB_0_valid} + 2'h1} + 3'h2} + 4'h4} + 5'h8;	// src/main/scala/Memory/MOB.scala:83:22, :320:{41,42}
  always @(posedge clock) begin	// src/main/scala/Memory/MOB.scala:42:7
    if (reset) begin	// src/main/scala/Memory/MOB.scala:42:7
      MOB_0_valid <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_0_address <= 32'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_access_width <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_0_fired <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_1_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_1_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_1_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_1_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_2_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_2_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_2_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_2_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_3_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_3_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_3_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_3_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_4_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_4_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_4_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_4_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_5_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_5_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_5_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_5_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_6_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_6_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_6_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_6_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_7_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_7_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      MOB_7_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_7_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_8_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_8_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_9_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_9_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_10_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_10_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_11_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_11_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_12_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_12_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_13_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_13_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_14_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_14_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_15_pending <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
      MOB_15_committed <= 1'h0;	// src/main/scala/Memory/MOB.scala:83:22
    end
    else begin	// src/main/scala/Memory/MOB.scala:42:7
      automatic logic       written_vec_0;	// src/main/scala/Memory/MOB.scala:106:34
      automatic logic       written_vec_1;	// src/main/scala/Memory/MOB.scala:106:34
      automatic logic       written_vec_2;	// src/main/scala/Memory/MOB.scala:106:34
      automatic logic       written_vec_3;	// src/main/scala/Memory/MOB.scala:106:34
      automatic logic [1:0] _GEN;	// src/main/scala/Memory/MOB.scala:115:63
      automatic logic       _index_offset_T;	// src/main/scala/Memory/MOB.scala:115:63
      automatic logic [1:0] _GEN_0;	// src/main/scala/Memory/MOB.scala:115:40
      automatic logic [1:0] _index_offset_T_3;	// src/main/scala/Memory/MOB.scala:115:{40,63}
      automatic logic [1:0] _GEN_1;	// src/main/scala/Memory/MOB.scala:115:40
      automatic logic [1:0] _index_offset_T_8;	// src/main/scala/Memory/MOB.scala:115:{40,63}
      automatic logic [2:0] _index_offset_T_15;	// src/main/scala/Memory/MOB.scala:115:{40,63}
      automatic logic       _GEN_2;	// src/main/scala/Memory/MOB.scala:220:{23,35,50,59}
      automatic logic       _GEN_3;	// src/main/scala/Memory/MOB.scala:222:{29,40,55}
      automatic logic       _GEN_4 = io_commit_valid & io_commit_bits_ROB_index == 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :310:{30,50}
      written_vec_0 = io_reserve_0_valid & (|(availalbe_MOB_entries[4:2]));	// src/main/scala/Memory/MOB.scala:106:34, :320:41, :323:54
      written_vec_1 = io_reserve_1_valid & (|(availalbe_MOB_entries[4:2]));	// src/main/scala/Memory/MOB.scala:106:34, :320:41, :323:54
      written_vec_2 = io_reserve_2_valid & (|(availalbe_MOB_entries[4:2]));	// src/main/scala/Memory/MOB.scala:106:34, :320:41, :323:54
      written_vec_3 = io_reserve_3_valid & (|(availalbe_MOB_entries[4:2]));	// src/main/scala/Memory/MOB.scala:106:34, :320:41, :323:54
      _GEN = {1'h0, written_vec_0};	// src/main/scala/Memory/MOB.scala:106:34, :115:63
      _index_offset_T = written_vec_0 - 1'h1;	// src/main/scala/Memory/MOB.scala:106:34, :115:63
      _GEN_0 = {1'h0, written_vec_1};	// src/main/scala/Memory/MOB.scala:106:34, :115:40
      _index_offset_T_3 = _GEN + _GEN_0 - 2'h1;	// src/main/scala/Memory/MOB.scala:115:{40,63}
      _GEN_1 = {1'h0, written_vec_2};	// src/main/scala/Memory/MOB.scala:106:34, :115:40
      _index_offset_T_8 = _GEN + _GEN_0 + _GEN_1 - 2'h1;	// src/main/scala/Memory/MOB.scala:115:{40,63}
      _index_offset_T_15 =
        {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + {1'h0, written_vec_3}} - 3'h1;	// src/main/scala/Memory/MOB.scala:106:34, :115:{40,63}
      _GEN_2 = MOB_0_valid & is_store_16 & ~MOB_0_pending & MOB_0_fired & MOB_0_committed;	// src/main/scala/Memory/MOB.scala:83:22, :195:109, :220:{23,35,38,50,59}
      _GEN_3 = MOB_0_valid & MOB_0_memory_type == 2'h1 & ~MOB_0_pending & MOB_0_fired;	// src/main/scala/Memory/MOB.scala:83:22, :216:64, :220:38, :222:{29,40,55}
      MOB_0_valid <= ~_GEN_2 & ~_GEN_3 & MOB_0_valid;	// src/main/scala/Memory/MOB.scala:83:22, :220:{23,35,50,59,75}, :221:30, :222:{29,40,55,64}, :223:30
      if (_GEN_2 | _GEN_3) begin	// src/main/scala/Memory/MOB.scala:220:{23,35,50,59,75}, :221:30, :222:{29,40,55,64}, :223:30
        MOB_0_memory_type <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_0_ROB_index <= 6'h0;	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_address <= 32'h0;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_0_access_width <= 2'h0;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else begin	// src/main/scala/Memory/MOB.scala:220:75, :221:30, :222:64, :223:30
        if (written_vec_3 & _index_offset_T_15 == 3'h0) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
          MOB_0_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
          MOB_0_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
        end
        else if (written_vec_2 & _index_offset_T_8 == 2'h0) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
          MOB_0_memory_type <= io_reserve_2_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
          MOB_0_ROB_index <= io_reserve_2_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
        end
        else if (written_vec_1 & _index_offset_T_3 == 2'h0) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
          MOB_0_memory_type <= io_reserve_1_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
          MOB_0_ROB_index <= io_reserve_1_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
        end
        else if (written_vec_0 & ~_index_offset_T) begin	// src/main/scala/Memory/MOB.scala:83:22, :106:34, :114:29, :115:63, :117:65
          MOB_0_memory_type <= io_reserve_0_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
          MOB_0_ROB_index <= io_reserve_0_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
        end
        if (io_AGU_output_valid)	// src/main/scala/Memory/MOB.scala:49:16
          MOB_0_address <= io_AGU_output_bits_address;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_0_pending <=
        ~_GEN_2 & ~_GEN_3 & ~fire_store & (io_AGU_output_valid | MOB_0_pending);	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :136:45, :195:{47,77}, :196:24, :197:28, :203:27, :204:24, :220:{23,35,50,59,75}, :221:30, :222:{29,40,55,64}, :223:30
      MOB_0_committed <=
        io_commit_valid & MOB_0_ROB_index == io_commit_bits_ROB_index | ~_GEN_2 & ~_GEN_3
        & MOB_0_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:{23,35,50,59,75}, :221:30, :222:{29,40,55,64}, :223:30, :310:{30,50,79}, :311:30
      MOB_0_fired <= ~_GEN_2 & ~_GEN_3 & MOB_0_fired;	// src/main/scala/Memory/MOB.scala:83:22, :220:{23,35,50,59,75}, :221:30, :222:{29,40,55,64}, :223:30
      if (written_vec_3 & _index_offset_T_15 == 3'h1) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_1_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_1_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_2 & _index_offset_T_8 == 2'h1) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_1_memory_type <= io_reserve_2_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_1_ROB_index <= io_reserve_2_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_1 & _index_offset_T_3 == 2'h1) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_1_memory_type <= io_reserve_1_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_1_ROB_index <= io_reserve_1_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_0 & _index_offset_T) begin	// src/main/scala/Memory/MOB.scala:83:22, :106:34, :114:29, :115:63, :117:65
        MOB_1_memory_type <= io_reserve_0_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_1_ROB_index <= io_reserve_0_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_1_pending <= ~fire_store & MOB_1_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_1_committed <=
        io_commit_valid & MOB_1_ROB_index == io_commit_bits_ROB_index | MOB_1_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & _index_offset_T_15 == 3'h2) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_2_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_2_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_2 & _index_offset_T_8 == 2'h2) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_2_memory_type <= io_reserve_2_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_2_ROB_index <= io_reserve_2_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_1 & _index_offset_T_3 == 2'h2) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_2_memory_type <= io_reserve_1_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_2_ROB_index <= io_reserve_1_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_2_pending <= ~fire_store & MOB_2_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_2_committed <=
        io_commit_valid & MOB_2_ROB_index == io_commit_bits_ROB_index | MOB_2_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & _index_offset_T_15 == 3'h3) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_3_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_3_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_2 & (&_index_offset_T_8)) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_3_memory_type <= io_reserve_2_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_3_ROB_index <= io_reserve_2_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      else if (written_vec_1 & (&_index_offset_T_3)) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_3_memory_type <= io_reserve_1_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_3_ROB_index <= io_reserve_1_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_3_pending <= ~fire_store & MOB_3_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_3_committed <=
        io_commit_valid & MOB_3_ROB_index == io_commit_bits_ROB_index | MOB_3_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & _index_offset_T_15 == 3'h4) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_4_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_4_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_4_pending <= ~fire_store & MOB_4_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_4_committed <=
        io_commit_valid & MOB_4_ROB_index == io_commit_bits_ROB_index | MOB_4_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & _index_offset_T_15 == 3'h5) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_5_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_5_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_5_pending <= ~fire_store & MOB_5_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_5_committed <=
        io_commit_valid & MOB_5_ROB_index == io_commit_bits_ROB_index | MOB_5_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & _index_offset_T_15 == 3'h6) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_6_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_6_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_6_pending <= ~fire_store & MOB_6_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_6_committed <=
        io_commit_valid & MOB_6_ROB_index == io_commit_bits_ROB_index | MOB_6_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      if (written_vec_3 & (&_index_offset_T_15)) begin	// src/main/scala/Memory/MOB.scala:106:34, :114:29, :115:{40,63}, :117:65
        MOB_7_memory_type <= io_reserve_3_bits_memory_type;	// src/main/scala/Memory/MOB.scala:83:22
        MOB_7_ROB_index <= io_reserve_3_bits_ROB_index;	// src/main/scala/Memory/MOB.scala:83:22
      end
      MOB_7_pending <= ~fire_store & MOB_7_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_7_committed <=
        io_commit_valid & MOB_7_ROB_index == io_commit_bits_ROB_index | MOB_7_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,50,79}, :311:30
      MOB_8_pending <= ~fire_store & MOB_8_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_8_committed <= _GEN_4 | MOB_8_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_9_pending <= ~fire_store & MOB_9_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_9_committed <= _GEN_4 | MOB_9_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_10_pending <= ~fire_store & MOB_10_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_10_committed <= _GEN_4 | MOB_10_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_11_pending <= ~fire_store & MOB_11_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_11_committed <= _GEN_4 | MOB_11_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_12_pending <= ~fire_store & MOB_12_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_12_committed <= _GEN_4 | MOB_12_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_13_pending <= ~fire_store & MOB_13_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_13_committed <= _GEN_4 | MOB_13_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_14_pending <= ~fire_store & MOB_14_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_14_committed <= _GEN_4 | MOB_14_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
      MOB_15_pending <= ~fire_store & MOB_15_pending;	// src/main/scala/Memory/MOB.scala:83:22, :135:30, :195:{47,77}, :196:24, :197:28, :203:27, :204:24
      MOB_15_committed <= _GEN_4 | MOB_15_committed;	// src/main/scala/Memory/MOB.scala:83:22, :220:75, :310:{30,79}, :311:30
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Memory/MOB.scala:42:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Memory/MOB.scala:42:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Memory/MOB.scala:42:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Memory/MOB.scala:42:7
      automatic logic [31:0] _RANDOM[0:43];	// src/main/scala/Memory/MOB.scala:42:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Memory/MOB.scala:42:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Memory/MOB.scala:42:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Memory/MOB.scala:42:7
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/Memory/MOB.scala:42:7
        end	// src/main/scala/Memory/MOB.scala:42:7
        MOB_0_valid = _RANDOM[6'h0][10];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_memory_type = _RANDOM[6'h0][12:11];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_ROB_index = _RANDOM[6'h0][18:13];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_address = {_RANDOM[6'h0][31:19], _RANDOM[6'h1][18:0]};	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_access_width = _RANDOM[6'h1][20:19];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_pending = _RANDOM[6'h2][28];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_committed = _RANDOM[6'h2][30];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_0_fired = _RANDOM[6'h3][0];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_1_memory_type = _RANDOM[6'h3][3:2];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_1_ROB_index = _RANDOM[6'h3][9:4];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_1_pending = _RANDOM[6'h5][19];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_1_committed = _RANDOM[6'h5][21];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_2_memory_type = _RANDOM[6'h5][26:25];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_2_ROB_index = {_RANDOM[6'h5][31:27], _RANDOM[6'h6][0]};	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_2_pending = _RANDOM[6'h8][10];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_2_committed = _RANDOM[6'h8][12];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_3_memory_type = _RANDOM[6'h8][17:16];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_3_ROB_index = _RANDOM[6'h8][23:18];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_3_pending = _RANDOM[6'hB][1];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_3_committed = _RANDOM[6'hB][3];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_4_memory_type = _RANDOM[6'hB][8:7];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_4_ROB_index = _RANDOM[6'hB][14:9];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_4_pending = _RANDOM[6'hD][24];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_4_committed = _RANDOM[6'hD][26];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_5_memory_type = _RANDOM[6'hD][31:30];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_5_ROB_index = _RANDOM[6'hE][5:0];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_5_pending = _RANDOM[6'h10][15];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_5_committed = _RANDOM[6'h10][17];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_6_memory_type = _RANDOM[6'h10][22:21];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_6_ROB_index = _RANDOM[6'h10][28:23];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_6_pending = _RANDOM[6'h13][6];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_6_committed = _RANDOM[6'h13][8];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_7_memory_type = _RANDOM[6'h13][13:12];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_7_ROB_index = _RANDOM[6'h13][19:14];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_7_pending = _RANDOM[6'h15][29];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_7_committed = _RANDOM[6'h15][31];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_8_pending = _RANDOM[6'h18][20];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_8_committed = _RANDOM[6'h18][22];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_9_pending = _RANDOM[6'h1B][11];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_9_committed = _RANDOM[6'h1B][13];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_10_pending = _RANDOM[6'h1E][2];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_10_committed = _RANDOM[6'h1E][4];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_11_pending = _RANDOM[6'h20][25];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_11_committed = _RANDOM[6'h20][27];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_12_pending = _RANDOM[6'h23][16];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_12_committed = _RANDOM[6'h23][18];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_13_pending = _RANDOM[6'h26][7];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_13_committed = _RANDOM[6'h26][9];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_14_pending = _RANDOM[6'h28][30];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_14_committed = _RANDOM[6'h29][0];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_15_pending = _RANDOM[6'h2B][21];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
        MOB_15_committed = _RANDOM[6'h2B][23];	// src/main/scala/Memory/MOB.scala:42:7, :83:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Memory/MOB.scala:42:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Memory/MOB.scala:42:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_backend_memory_request_bits_addr = 32'h0;	// src/main/scala/Memory/MOB.scala:42:7
  assign io_backend_memory_request_bits_memory_type = 2'h0;	// src/main/scala/Memory/MOB.scala:42:7
  assign io_backend_memory_request_bits_access_width = 2'h0;	// src/main/scala/Memory/MOB.scala:42:7
  assign io_backend_memory_request_bits_MOB_index = {4{fire_store}};	// src/main/scala/Memory/MOB.scala:42:7, :195:{47,77}, :196:24, :201:57, :203:27, :208:57
endmodule

