

================================================================
== Vitis HLS Report for 'conv2d'
================================================================
* Date:           Fri Dec 22 00:43:53 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   149633|   149633|  1.801 ms|  1.801 ms|  149633|  149633|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |   149632|   149632|      1169|          -|          -|   128|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1157|     1157|        10|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 23 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i8 0, void %.lr.ph18, i8 %add_ln71, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 24 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i2 1, void %.lr.ph18, i2 %select_ln71_8, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:92]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i8 0, void %.lr.ph18, i8 %select_ln74_3, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 26 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ii = phi i2 1, void %.lr.ph18, i2 %select_ln74_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 27 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 28 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln71 = add i8 %indvar_flatten61, i8 1" [../src/hls/cnn.cpp:71]   --->   Operation 29 'add' 'add_ln71' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = shl i2 %i, i2 1" [../src/hls/cnn.cpp:92]   --->   Operation 30 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i2 %ii, i2 1" [../src/hls/cnn.cpp:74]   --->   Operation 31 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 32 [1/1] (0.17ns) (root node of TernaryAdder)   --->   "%empty_74 = add i2 %tmp, i2 %empty" [../src/hls/cnn.cpp:74]   --->   Operation 32 'add' 'empty_74' <Predicate = true> <Delay = 0.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i8 %indvar_flatten61, i8 128" [../src/hls/cnn.cpp:71]   --->   Operation 33 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 34 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i8 %indvar_flatten38, i8 64" [../src/hls/cnn.cpp:74]   --->   Operation 35 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.26ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i2 1, i2 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 36 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns)   --->   "%add_ln71_3 = add i2 %i, i2 1" [../src/hls/cnn.cpp:71]   --->   Operation 37 'add' 'add_ln71_3' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty_79 = shl i2 %add_ln71_3, i2 1" [../src/hls/cnn.cpp:71]   --->   Operation 38 'shl' 'empty_79' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln71_7 = select i1 %icmp_ln74, i2 %empty_79, i2 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 39 'select' 'select_ln71_7' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid153 = xor i2 %empty_79, i2 2" [../src/hls/cnn.cpp:71]   --->   Operation 40 'xor' 'p_mid153' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 41 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 42 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 43 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.26ns)   --->   "%select_ln71_8 = select i1 %icmp_ln74, i2 %add_ln71_3, i2 %i" [../src/hls/cnn.cpp:71]   --->   Operation 44 'select' 'select_ln71_8' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%add_ln74 = add i2 %select_ln71, i2 1" [../src/hls/cnn.cpp:74]   --->   Operation 45 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:74]   --->   Operation 46 'or' 'or_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %or_ln74, i6 0, i6 %iii" [../src/hls/cnn.cpp:74]   --->   Operation 47 'select' 'select_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp_mid1 = xor i2 %select_ln71, i2 2" [../src/hls/cnn.cpp:71]   --->   Operation 48 'xor' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_mid1 = add i2 %tmp_mid1, i2 %select_ln71_7" [../src/hls/cnn.cpp:71]   --->   Operation 49 'add' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_9 = select i1 %icmp_ln74, i2 %p_mid153, i2 %empty_74" [../src/hls/cnn.cpp:71]   --->   Operation 50 'select' 'select_ln71_9' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln74_1 = select i1 %and_ln71, i2 %p_mid1, i2 %select_ln71_9" [../src/hls/cnn.cpp:74]   --->   Operation 51 'select' 'select_ln74_1' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln74_1, i5 0" [../src/hls/cnn.cpp:74]   --->   Operation 52 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.26ns)   --->   "%select_ln74_2 = select i1 %and_ln71, i2 %add_ln74, i2 %select_ln71" [../src/hls/cnn.cpp:74]   --->   Operation 53 'select' 'select_ln74_2' <Predicate = (!icmp_ln71)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_6 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 54 'zext' 'zext_ln77_6' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.89ns) (out node of the LUT)   --->   "%sum19 = add i7 %zext_ln77_6, i7 %p_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 55 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sum19_cast = zext i7 %sum19" [../src/hls/cnn.cpp:77]   --->   Operation 56 'zext' 'sum19_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %sum19_cast" [../src/hls/cnn.cpp:77]   --->   Operation 57 'getelementptr' 'output_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.35ns)   --->   "%output_load = load i7 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 58 'load' 'output_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 59 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 61 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 63 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i6 %select_ln74" [../src/hls/cnn.cpp:77]   --->   Operation 64 'zext' 'zext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:77]   --->   Operation 65 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%output_load = load i7 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 66 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 67 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 67 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 68 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_7, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 69 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_11, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 70 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_10, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 71 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 72 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %output_load, void %._crit_edge14.loopexit, i32 %add2, void %.split4" [../src/hls/cnn.cpp:98]   --->   Operation 73 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten27, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 74 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i3 %v" [../src/hls/cnn.cpp:92]   --->   Operation 75 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 76 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 77 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_75 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 78 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_75, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 80 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 81 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_6 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 81 'add' 'add_ln95_6' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten27, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 83 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 84 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 85 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 86 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.88ns)   --->   "%add_ln83_2 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 87 'add' 'add_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.44ns)   --->   "%select_ln83_7 = select i1 %icmp_ln86, i6 %add_ln83_2, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 88 'select' 'select_ln83_7' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_7" [../src/hls/cnn.cpp:83]   --->   Operation 89 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_7" [../src/hls/cnn.cpp:83]   --->   Operation 90 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln83_8 = select i1 %icmp_ln86, i2 3, i2 %trunc_ln92" [../src/hls/cnn.cpp:83]   --->   Operation 91 'select' 'select_ln83_8' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%select_ln83_9 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_6" [../src/hls/cnn.cpp:83]   --->   Operation 92 'select' 'select_ln83_9' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 93 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 94 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 95 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 96 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 97 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 98 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%trunc_ln92_1 = trunc i3 %indvars_iv_next34_dup" [../src/hls/cnn.cpp:92]   --->   Operation 99 'trunc' 'trunc_ln92_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86_8 = select i1 %and_ln83, i2 %trunc_ln92_1, i2 %select_ln83_8" [../src/hls/cnn.cpp:86]   --->   Operation 100 'select' 'select_ln86_8' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.62ns) (out node of the LUT)   --->   "%add_ln86 = add i2 %select_ln71_8, i2 %select_ln86_8" [../src/hls/cnn.cpp:86]   --->   Operation 101 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 102 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 103 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_77 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 104 'trunc' 'empty_77' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_77, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 105 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_3 = sub i4 %p_shl_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 106 'sub' 'sub_ln94_3' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 107 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_8 = add i4 %sub_ln94_3, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 107 'add' 'add_ln95_8' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.08> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%select_ln86_9 = select i1 %and_ln83, i4 %add_ln95_8, i4 %select_ln83_9" [../src/hls/cnn.cpp:86]   --->   Operation 108 'select' 'select_ln86_9' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.27ns)   --->   "%select_ln86_10 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 109 'select' 'select_ln86_10' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 110 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.62ns)   --->   "%add_ln91 = add i2 %select_ln74_2, i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 111 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %add_ln86, i2 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 112 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_7)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 113 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_7 = add i4 %select_ln86_9, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 114 'add' 'add_ln95_7' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_7, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 115 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.92ns)   --->   "%add_ln98 = add i9 %shl_ln, i9 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 116 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i9 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 117 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 118 'getelementptr' 'input_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (1.35ns)   --->   "%input_load = load i9 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 119 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 120 [1/1] (0.98ns)   --->   "%add_ln98_3 = add i14 %shl_ln2, i14 %zext_ln77_5" [../src/hls/cnn.cpp:98]   --->   Operation 120 'add' 'add_ln98_3' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i14 %add_ln98_3" [../src/hls/cnn.cpp:98]   --->   Operation 121 'zext' 'zext_ln98_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%layer_6_weights_addr = getelementptr i32 %layer_6_weights, i64 0, i64 %zext_ln98_3" [../src/hls/cnn.cpp:98]   --->   Operation 122 'getelementptr' 'layer_6_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 123 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_4 : Operation 124 [1/1] (0.86ns)   --->   "%add_ln86_4 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 124 'add' 'add_ln86_4' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 125 [1/2] (1.35ns)   --->   "%input_load = load i9 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 126 [1/2] (1.35ns)   --->   "%layer_6_weights_load = load i14 %layer_6_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 126 'load' 'layer_6_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_5 : Operation 127 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 127 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 128 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 128 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 129 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 129 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 130 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.45ns)   --->   "%select_ln86_11 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_4" [../src/hls/cnn.cpp:86]   --->   Operation 131 'select' 'select_ln86_11' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 132 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_6_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 132 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 133 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 133 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 134 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 134 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 135 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 135 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 136 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 136 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 138 'speclooptripcount' 'empty_76' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 140 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/hls/cnn.cpp:89]   --->   Operation 142 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_13 : Operation 143 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 143 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%layer_6_bias_addr = getelementptr i32 %layer_6_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 145 'getelementptr' 'layer_6_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [2/2] (1.35ns)   --->   "%layer_6_bias_load = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 146 'load' 'layer_6_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_14 : Operation 147 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %select_ln74, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 147 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.90ns)   --->   "%add_ln74_3 = add i8 %indvar_flatten38, i8 1" [../src/hls/cnn.cpp:74]   --->   Operation 148 'add' 'add_ln74_3' <Predicate = (!icmp_ln74)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.44ns)   --->   "%select_ln74_3 = select i1 %icmp_ln74, i8 1, i8 %add_ln74_3" [../src/hls/cnn.cpp:74]   --->   Operation 149 'select' 'select_ln74_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 150 [1/2] (1.35ns)   --->   "%layer_6_bias_load = load i5 %layer_6_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 150 'load' 'layer_6_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 151 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 151 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 152 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 152 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 153 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 153 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 154 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 154 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 155 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_6_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 155 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 156 [2/2] (3.34ns)   --->   "%tmp_49 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 156 'fcmp' 'tmp_49' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.22>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 157 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 158 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 159 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 160 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.97ns)   --->   "%icmp_ln49_9 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 161 'icmp' 'icmp_ln49_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_9, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 162 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/2] (3.34ns)   --->   "%tmp_49 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 163 'fcmp' 'tmp_49' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_49" [../src/hls/cnn.cpp:49]   --->   Operation 164 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 165 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i7 %output_addr" [../src/hls/cnn.cpp:49]   --->   Operation 166 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten61', ../src/hls/cnn.cpp:71) with incoming values : ('add_ln71', ../src/hls/cnn.cpp:71) [9]  (0.489 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten38', ../src/hls/cnn.cpp:74) with incoming values : ('select_ln74_3', ../src/hls/cnn.cpp:74) [11]  (0 ns)
	'icmp' operation ('icmp_ln74', ../src/hls/cnn.cpp:74) [23]  (0.856 ns)
	'select' operation ('select_ln71', ../src/hls/cnn.cpp:71) [24]  (0.264 ns)
	'xor' operation ('tmp_mid1', ../src/hls/cnn.cpp:71) [37]  (0 ns)
	'add' operation ('p_mid1', ../src/hls/cnn.cpp:71) [38]  (0.625 ns)
	'select' operation ('select_ln74_1', ../src/hls/cnn.cpp:74) [40]  (0 ns)
	'add' operation ('sum19', ../src/hls/cnn.cpp:77) [47]  (0.897 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:77) [49]  (0 ns)
	'load' operation ('output_load', ../src/hls/cnn.cpp:98) on array 'output_r' [50]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('output_load', ../src/hls/cnn.cpp:98) on array 'output_r' [50]  (1.35 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [58]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:98) on array 'input_r' [112]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [117]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [117]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [117]  (4.67 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [117]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 10>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [58]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 11>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [58]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 12>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [58]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [58]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [118]  (6.02 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_6_bias_addr', ../src/hls/cnn.cpp:105) [123]  (0 ns)
	'load' operation ('layer_6_bias_load', ../src/hls/cnn.cpp:105) on array 'layer_6_bias' [124]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_6_bias_load', ../src/hls/cnn.cpp:105) on array 'layer_6_bias' [124]  (1.35 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [125]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [125]  (6.02 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [125]  (6.02 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [125]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [125]  (6.02 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', ../src/hls/cnn.cpp:49) [132]  (3.35 ns)

 <State 22>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', ../src/hls/cnn.cpp:49) [132]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [133]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [134]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'output_r' [135]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
