# Synthesis in Design Compiler
some records about synthesis scripts, tricks in design compiler 

    data: 2023.04 

the file frame can be set:

        submoduleY/
            DC/
                    ...
                    report/
            PreSim/
                    netlist/
            RTL_codes/
                    *.v
and, libraries and some basic setup need to config before synthesis, tutorial should be find in software package or something.
more information can be found in [edaboard.com](https://www.edaboard.com/), [Chinese eetop](https://www.eetop.cn/), ...
