# Real-time-clock

The project includes a verilog code which records the time upto 3 minutes along with a start and a stop. 

The same was implemented on FPGA BASYS-3 board.

