#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 10 15:45:36 2023
# Process ID: 2815
# Current directory: /mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.runs/synth_1
# Command line: vivado -log test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_top.tcl
# Log file: /mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.runs/synth_1/test_top.vds
# Journal file: /mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_top.tcl -notrace
Command: synth_design -top test_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2873 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1371.594 ; gain = 19.000 ; free physical = 4822 ; free virtual = 14379
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port clk is neither a static name nor a globally static expression [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'test_top' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:41]
INFO: [Synth 8-3491] module 'test_2bit' declared at '/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_2bit.vhd:32' bound to instance 'Inst_test_2bit' of component 'test_2bit' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:78]
INFO: [Synth 8-638] synthesizing module 'test_2bit' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_2bit.vhd:40]
	Parameter CONS_8bits_max bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'test_2bit' (1#1) [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_2bit.vhd:40]
INFO: [Synth 8-3491] module 'tt_hdb3_encoder' declared at '/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_encoder.vhd:34' bound to instance 'Inst_tt_hdb3_encoder' of component 'tt_hdb3_encoder' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'tt_hdb3_encoder' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_encoder.vhd:43]
INFO: [Synth 8-226] default block is never used [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_encoder.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'tt_hdb3_encoder' (2#1) [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_encoder.vhd:43]
INFO: [Synth 8-3491] module 'tt_hdb3_decoder' declared at '/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_decoder.vhd:32' bound to instance 'Inst_tt_hdb3_decoder' of component 'tt_hdb3_decoder' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'tt_hdb3_decoder' [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'tt_hdb3_decoder' (3#1) [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/tt_hdb3_decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'test_top' (4#1) [/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.srcs/sources_1/new/test_top.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1415.344 ; gain = 62.750 ; free physical = 4823 ; free virtual = 14381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1415.344 ; gain = 62.750 ; free physical = 4823 ; free virtual = 14382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.348 ; gain = 70.754 ; free physical = 4822 ; free virtual = 14381
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tmp_din" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_dataout[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_dataout[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_dataout[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1432.355 ; gain = 79.762 ; free physical = 4784 ; free virtual = 14347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tt_hdb3_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 13    
	   4 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module tt_hdb3_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Inst_tt_hdb3_encoder/tmp_dataout[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_tt_hdb3_encoder/tmp_dataout_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'Inst_tt_hdb3_encoder/tmp_rst_reg[0]' (FDC) to 'Inst_tt_hdb3_decoder/tmp_rst_reg[0]'
INFO: [Synth 8-3886] merging instance 'Inst_tt_hdb3_decoder/tmp_rst_reg[1]' (FDC) to 'Inst_tt_hdb3_encoder/tmp_rst_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4585 ; free virtual = 14172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4584 ; free virtual = 14171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4582 ; free virtual = 14169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4571 ; free virtual = 14158
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4571 ; free virtual = 14158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4571 ; free virtual = 14158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4571 ; free virtual = 14158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4571 ; free virtual = 14158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4569 ; free virtual = 14156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     6|
|4     |LUT3 |     4|
|5     |LUT4 |    11|
|6     |LUT5 |    13|
|7     |LUT6 |    26|
|8     |FDCE |    20|
|9     |FDPE |     1|
|10    |FDRE |    19|
|11    |IBUF |     3|
|12    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   108|
|2     |  Inst_test_2bit       |test_2bit       |    19|
|3     |  Inst_tt_hdb3_decoder |tt_hdb3_decoder |     9|
|4     |  Inst_tt_hdb3_encoder |tt_hdb3_encoder |    73|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4569 ; free virtual = 14156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.520 ; gain = 245.926 ; free physical = 4570 ; free virtual = 14157
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1598.527 ; gain = 245.926 ; free physical = 4580 ; free virtual = 14167
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.531 ; gain = 0.000 ; free physical = 4477 ; free virtual = 14080
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1702.531 ; gain = 357.941 ; free physical = 4534 ; free virtual = 14137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.531 ; gain = 0.000 ; free physical = 4534 ; free virtual = 14137
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/mnt/hgfs/share/k7gggg/tt_hdb3/tt_hdb3.runs/synth_1/test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_synth.rpt -pb test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 15:46:49 2023...
