#include "../../include/driver/rcc.h"

/* can be used to roughly keep track of time, implement timeouts and blocking delays */
/* this 32-bit count overflows after 49.7 days */
volatile unsigned int ticks = 0;
void SysTick_Handler(void) { ticks++; }

/* TODO: check if trying to clear system clock source? */
bool rcc_setClk(clk_src_t clk, bool state) {
	uint32_t set_mask, ready_mask, result;
	__IO uint32_t *reg;
	
	switch (clk) {
		
		case HSI:
			reg = &RCC->CR;
			set_mask = RCC_CR_HSION;
			ready_mask = RCC_CR_HSIRDY;
			break;
		
		case HSE:
			reg = &RCC->CR;
			set_mask = RCC_CR_HSEON;
			ready_mask = RCC_CR_HSERDY;
		
			/* if setting, set bypass bit first */
			if (state)
				*reg = (HSE_BYP) ? 
					(*reg | RCC_CR_HSEBYP) : 
					(*reg & ~RCC_CR_HSEBYP);
			break;
			
		case PLL:
			reg = &RCC->CR;
			set_mask = RCC_CR_PLLON;
			ready_mask = RCC_CR_PLLRDY;
			break;
		
		case PLLSAI:
			reg = &RCC->CR;
			set_mask = RCC_CR_PLLSAION;
			ready_mask = RCC_CR_PLLSAIRDY;
			break;
		
		case PLLI2S:
			reg = &RCC->CR;
			set_mask = RCC_CR_PLLI2SON;
			ready_mask = RCC_CR_PLLI2SRDY;
			break;
		
		case LSI:
			reg = &RCC->CSR;
			set_mask = RCC_CSR_LSION;
			ready_mask = RCC_CSR_LSIRDY;
			break;
		
		case LSE:
			reg = &RCC->BDCR;
			set_mask = RCC_BDCR_LSEON;
			set_mask = RCC_BDCR_LSERDY;
		
			/* if setting, set bypass bit first */
			if (state)
				*reg = (HSE_BYP) ? 
					(*reg | RCC_CR_HSEBYP) : 
					(*reg & ~RCC_CR_HSEBYP);
			break;
			
		default: return false;
	}
	
	/* set or clear the appropriate bit */
	*reg = (state) ?
		(*reg | set_mask) : 
		(*reg & ~set_mask);
	
	do {
		result = (state) ?
			(*reg & ready_mask) :	/* turn on  = wait for bit to be set	*/
			~(*reg & ready_mask);	/* turn off = wait for bit to cleared	*/
	} while(result);
	
	return true;
}

bool rcc_changeSysClockSrc(clk_src_t clk) {
	//uint32_t set_mask, ready_mask;
	
	switch (clk) {
		case HSI: break;
		case HSE: break;
		case PLL: break;
		default: return false;
	}
	
	return true;
}

void rcc_setPLLs() {
	
}
