
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source F:/Workspace/ASM/Hard/ZPC/pa.fromHdl.tcl
# create_project -name ZPC -dir "F:/Workspace/ASM/Hard/ZPC/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "F:/Workspace/ASM/Hard/VGA/ucf.ucf" [current_fileset -constrset]
Adding file 'F:/Workspace/ASM/Hard/VGA/ucf.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/CM.ngc}]
# add_files [list {ipcore_dir/BB.ngc}]
# add_files [list {ipcore_dir/VM.ngc}]
# set hdlfile [add_files [list {ipcore_dir/CM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/VM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/BB.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../VGA/char.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../CPU/Ctrl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../VGA/VGA.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../Mem/Mem.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../CPU/CPU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top PC $srcset
# add_files [list {F:/Workspace/ASM/Hard/VGA/ucf.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/BB.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/CM.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/VM.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/CM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/VM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/ipcore_dir/BB.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/char.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/CPU/Ctrl.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/VGA.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/Mem/Mem.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/CPU/CPU.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/ZPC/PC.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design BB.ngc ...
WARNING:NetListWriters:298 - No output is written to BB.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BB.edif ...
ngc2edif: Total memory usage is 87540 kilobytes

Reading core file 'F:/Workspace/ASM/Hard/ZPC/ipcore_dir/BB.ngc' for (cell view 'BB', library 'work', file 'BB.v')
Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/BB.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/BB.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design VM.ngc ...
WARNING:NetListWriters:298 - No output is written to VM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file VM.edif ...
ngc2edif: Total memory usage is 87604 kilobytes

Reading core file 'F:/Workspace/ASM/Hard/ZPC/ipcore_dir/VM.ngc' for (cell view 'VM', library 'work', file 'VM.v')
Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/VM.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/VM.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design CM.ngc ...
WARNING:NetListWriters:298 - No output is written to CM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file CM.edif ...
ngc2edif: Total memory usage is 87604 kilobytes

Reading core file 'F:/Workspace/ASM/Hard/ZPC/ipcore_dir/CM.ngc' for (cell view 'CM', library 'work', file 'CM.v')
Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/CM.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-4704-Key-PC/ngc2edif/CM.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [F:/Workspace/ASM/Hard/VGA/ucf.ucf]
Finished Parsing UCF File [F:/Workspace/ASM/Hard/VGA/ucf.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1f3b9998
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 580.629 ; gain = 185.176
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Oct 15 12:53:12 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
