
Test_STM32_CryptoLib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006428  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000065c  080065c8  080065c8  000075c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 CMOX_CTA_PROTECTED_DATA 00000a00  08006c24  08006c24  00007c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08007624  08007624  000090e8  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08007624  08007624  00008624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800762c  0800762c  000090e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800762c  0800762c  0000862c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08007630  08007630  00008630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         000000e8  20000000  08007634  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000350  200000e8  0800771c  000090e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000400  20000438  0800771c  00009438  2**0
                  ALLOC
 12 .ARM.attributes 00000034  00000000  00000000  000090e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009b9e  00000000  00000000  0000911c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c96  00000000  00000000  00012cba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000880  00000000  00000000  00014950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000066c  00000000  00000000  000151d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017657  00000000  00000000  0001583c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aff1  00000000  00000000  0002ce93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ac2d  00000000  00000000  00037e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c2ab1  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000050  00000000  00000000  000c2af4  2**2
                  CONTENTS, READONLY
 22 .debug_frame  000029c4  00000000  00000000  000c2b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 000000b1  00000000  00000000  000c5508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000e8 	.word	0x200000e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080065b0 	.word	0x080065b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ec 	.word	0x200000ec
 80001dc:	080065b0 	.word	0x080065b0

080001e0 <CMOX_CBC_DEC_AESFAST_IMPL>:
 80001e0:	08000349 08006b9c                       I....k..

080001e8 <cmox_cbc_decrypt>:
 80001e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80001ea:	b0cb      	sub	sp, #300	@ 0x12c
 80001ec:	4604      	mov	r4, r0
 80001ee:	460d      	mov	r5, r1
 80001f0:	4616      	mov	r6, r2
 80001f2:	461f      	mov	r7, r3
 80001f4:	4909      	ldr	r1, [pc, #36]	@ (800021c <cmox_cbc_decrypt+0x34>)
 80001f6:	a805      	add	r0, sp, #20
 80001f8:	f000 f888 	bl	800030c <cmox_cbc_construct>
 80001fc:	9953      	ldr	r1, [sp, #332]	@ 0x14c
 80001fe:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 8000200:	9104      	str	r1, [sp, #16]
 8000202:	9203      	str	r2, [sp, #12]
 8000204:	9700      	str	r7, [sp, #0]
 8000206:	9951      	ldr	r1, [sp, #324]	@ 0x144
 8000208:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800020a:	9102      	str	r1, [sp, #8]
 800020c:	9201      	str	r2, [sp, #4]
 800020e:	4633      	mov	r3, r6
 8000210:	462a      	mov	r2, r5
 8000212:	4621      	mov	r1, r4
 8000214:	f000 fac0 	bl	8000798 <cmox_cipher_innerCompute>
 8000218:	b04b      	add	sp, #300	@ 0x12c
 800021a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800021c:	080001e0 	.word	0x080001e0

08000220 <CMOX_CBC_ENC_AESFAST_IMPL>:
 8000220:	080006d9 08006ba8                       .....k..

08000228 <cmox_cbc_encrypt>:
 8000228:	b5f0      	push	{r4, r5, r6, r7, lr}
 800022a:	b0cb      	sub	sp, #300	@ 0x12c
 800022c:	4604      	mov	r4, r0
 800022e:	460d      	mov	r5, r1
 8000230:	4616      	mov	r6, r2
 8000232:	461f      	mov	r7, r3
 8000234:	4909      	ldr	r1, [pc, #36]	@ (800025c <cmox_cbc_encrypt+0x34>)
 8000236:	a805      	add	r0, sp, #20
 8000238:	f000 f868 	bl	800030c <cmox_cbc_construct>
 800023c:	9953      	ldr	r1, [sp, #332]	@ 0x14c
 800023e:	9a52      	ldr	r2, [sp, #328]	@ 0x148
 8000240:	9104      	str	r1, [sp, #16]
 8000242:	9203      	str	r2, [sp, #12]
 8000244:	9700      	str	r7, [sp, #0]
 8000246:	9951      	ldr	r1, [sp, #324]	@ 0x144
 8000248:	9a50      	ldr	r2, [sp, #320]	@ 0x140
 800024a:	9102      	str	r1, [sp, #8]
 800024c:	9201      	str	r2, [sp, #4]
 800024e:	4633      	mov	r3, r6
 8000250:	462a      	mov	r2, r5
 8000252:	4621      	mov	r1, r4
 8000254:	f000 faa0 	bl	8000798 <cmox_cipher_innerCompute>
 8000258:	b04b      	add	sp, #300	@ 0x12c
 800025a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800025c:	08000220 	.word	0x08000220

08000260 <cmox_cbc_getByCipher>:
 8000260:	6802      	ldr	r2, [r0, #0]
 8000262:	428a      	cmp	r2, r1
 8000264:	bf18      	it	ne
 8000266:	2000      	movne	r0, #0
 8000268:	4770      	bx	lr
	...

0800026c <cmox_cbc_cleanup>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f7ff fff7 	bl	8000260 <cmox_cbc_getByCipher>
 8000272:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 8000276:	2800      	cmp	r0, #0
 8000278:	bf0e      	itee	eq
 800027a:	4c03      	ldreq	r4, [pc, #12]	@ (8000288 <cmox_cbc_cleanup+0x1c>)
 800027c:	f44f 718a 	movne.w	r1, #276	@ 0x114
 8000280:	f005 fc7f 	blne	8005b82 <__aeabi_memclr>
 8000284:	4620      	mov	r0, r4
 8000286:	bd10      	pop	{r4, pc}
 8000288:	00010003 	.word	0x00010003

0800028c <cmox_cbc_init>:
 800028c:	b538      	push	{r3, r4, r5, lr}
 800028e:	0004      	movs	r4, r0
 8000290:	4d06      	ldr	r5, [pc, #24]	@ (80002ac <cmox_cbc_init+0x20>)
 8000292:	d008      	beq.n	80002a6 <cmox_cbc_init+0x1a>
 8000294:	f7ff ffe4 	bl	8000260 <cmox_cbc_getByCipher>
 8000298:	b128      	cbz	r0, 80002a6 <cmox_cbc_init+0x1a>
 800029a:	f100 0108 	add.w	r1, r0, #8
 800029e:	4620      	mov	r0, r4
 80002a0:	f000 faac 	bl	80007fc <cmox_cipherMode_init>
 80002a4:	4605      	mov	r5, r0
 80002a6:	4628      	mov	r0, r5
 80002a8:	bd32      	pop	{r1, r4, r5, pc}
 80002aa:	bf00      	nop
 80002ac:	00010003 	.word	0x00010003

080002b0 <cmox_cbc_setKey>:
 80002b0:	b570      	push	{r4, r5, r6, lr}
 80002b2:	460c      	mov	r4, r1
 80002b4:	4615      	mov	r5, r2
 80002b6:	4619      	mov	r1, r3
 80002b8:	4e06      	ldr	r6, [pc, #24]	@ (80002d4 <cmox_cbc_setKey+0x24>)
 80002ba:	b140      	cbz	r0, 80002ce <cmox_cbc_setKey+0x1e>
 80002bc:	f7ff ffd0 	bl	8000260 <cmox_cbc_getByCipher>
 80002c0:	b128      	cbz	r0, 80002ce <cmox_cbc_setKey+0x1e>
 80002c2:	462a      	mov	r2, r5
 80002c4:	4621      	mov	r1, r4
 80002c6:	3008      	adds	r0, #8
 80002c8:	f000 faa0 	bl	800080c <cmox_cipherMode_setKey>
 80002cc:	4606      	mov	r6, r0
 80002ce:	4630      	mov	r0, r6
 80002d0:	bd70      	pop	{r4, r5, r6, pc}
 80002d2:	bf00      	nop
 80002d4:	00010003 	.word	0x00010003

080002d8 <cmox_cbc_setIV>:
 80002d8:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80002da:	0004      	movs	r4, r0
 80002dc:	460d      	mov	r5, r1
 80002de:	4616      	mov	r6, r2
 80002e0:	d003      	beq.n	80002ea <cmox_cbc_setIV+0x12>
 80002e2:	4619      	mov	r1, r3
 80002e4:	f7ff ffbc 	bl	8000260 <cmox_cbc_getByCipher>
 80002e8:	b908      	cbnz	r0, 80002ee <cmox_cbc_setIV+0x16>
 80002ea:	4807      	ldr	r0, [pc, #28]	@ (8000308 <cmox_cbc_setIV+0x30>)
 80002ec:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80002ee:	2e10      	cmp	r6, #16
 80002f0:	bf0c      	ite	eq
 80002f2:	2101      	moveq	r1, #1
 80002f4:	2100      	movne	r1, #0
 80002f6:	9100      	str	r1, [sp, #0]
 80002f8:	4633      	mov	r3, r6
 80002fa:	f500 7182 	add.w	r1, r0, #260	@ 0x104
 80002fe:	462a      	mov	r2, r5
 8000300:	4620      	mov	r0, r4
 8000302:	f000 fc67 	bl	8000bd4 <cmox_cipherMode_setIV>
 8000306:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8000308:	00010003 	.word	0x00010003

0800030c <cmox_cbc_construct>:
 800030c:	460a      	mov	r2, r1
 800030e:	6853      	ldr	r3, [r2, #4]
 8000310:	6812      	ldr	r2, [r2, #0]
 8000312:	6819      	ldr	r1, [r3, #0]

08000314 <__iar_annotation$$tailcall>:
 8000314:	4710      	bx	r2
	...

08000318 <cmox_cbc_decrypt_cleanup>:
 8000318:	4901      	ldr	r1, [pc, #4]	@ (8000320 <cmox_cbc_decrypt_cleanup+0x8>)
 800031a:	f7ff bfa7 	b.w	800026c <cmox_cbc_cleanup>
 800031e:	bf00      	nop
 8000320:	08006a18 	.word	0x08006a18

08000324 <cmox_cbc_decrypt_init>:
 8000324:	4901      	ldr	r1, [pc, #4]	@ (800032c <cmox_cbc_decrypt_init+0x8>)
 8000326:	f7ff bfb1 	b.w	800028c <cmox_cbc_init>
 800032a:	bf00      	nop
 800032c:	08006a18 	.word	0x08006a18

08000330 <cmox_cbc_decrypt_setKey>:
 8000330:	4b01      	ldr	r3, [pc, #4]	@ (8000338 <cmox_cbc_decrypt_setKey+0x8>)
 8000332:	f7ff bfbd 	b.w	80002b0 <cmox_cbc_setKey>
 8000336:	bf00      	nop
 8000338:	08006a18 	.word	0x08006a18

0800033c <cmox_cbc_decrypt_setIV>:
 800033c:	4b01      	ldr	r3, [pc, #4]	@ (8000344 <cmox_cbc_decrypt_setIV+0x8>)
 800033e:	f7ff bfcb 	b.w	80002d8 <cmox_cbc_setIV>
 8000342:	bf00      	nop
 8000344:	08006a18 	.word	0x08006a18

08000348 <cmox_cbcDecrypt_construct>:
 8000348:	b110      	cbz	r0, 8000350 <cmox_cbcDecrypt_construct+0x8>
 800034a:	4a02      	ldr	r2, [pc, #8]	@ (8000354 <cmox_cbcDecrypt_construct+0xc>)
 800034c:	6002      	str	r2, [r0, #0]
 800034e:	6081      	str	r1, [r0, #8]
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	08006a18 	.word	0x08006a18

08000358 <cmox_cbc_decrypt>:
 8000358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800035c:	4617      	mov	r7, r2
 800035e:	2500      	movs	r5, #0
 8000360:	2f10      	cmp	r7, #16
 8000362:	b089      	sub	sp, #36	@ 0x24
 8000364:	4606      	mov	r6, r0
 8000366:	4689      	mov	r9, r1
 8000368:	4698      	mov	r8, r3
 800036a:	d309      	bcc.n	8000380 <cmox_cbc_decrypt+0x28>
 800036c:	7930      	ldrb	r0, [r6, #4]
 800036e:	07c2      	lsls	r2, r0, #31
 8000370:	d506      	bpl.n	8000380 <cmox_cbc_decrypt+0x28>
 8000372:	496f      	ldr	r1, [pc, #444]	@ (8000530 <cmox_cbc_decrypt+0x1d8>)
 8000374:	4630      	mov	r0, r6
 8000376:	f7ff ff73 	bl	8000260 <cmox_cbc_getByCipher>
 800037a:	ea5f 0a00 	movs.w	sl, r0
 800037e:	d101      	bne.n	8000384 <cmox_cbc_decrypt+0x2c>
 8000380:	486c      	ldr	r0, [pc, #432]	@ (8000534 <cmox_cbc_decrypt+0x1dc>)
 8000382:	e0d2      	b.n	800052a <cmox_cbc_decrypt+0x1d2>
 8000384:	f89a 0010 	ldrb.w	r0, [sl, #16]
 8000388:	f000 0005 	and.w	r0, r0, #5
 800038c:	2805      	cmp	r0, #5
 800038e:	bf18      	it	ne
 8000390:	4869      	ldrne	r0, [pc, #420]	@ (8000538 <cmox_cbc_decrypt+0x1e0>)
 8000392:	d1f6      	bne.n	8000382 <cmox_cbc_decrypt+0x2a>
 8000394:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8000396:	b104      	cbz	r4, 800039a <cmox_cbc_decrypt+0x42>
 8000398:	6025      	str	r5, [r4, #0]
 800039a:	f017 0f0f 	tst.w	r7, #15
 800039e:	bf08      	it	eq
 80003a0:	463d      	moveq	r5, r7
 80003a2:	d009      	beq.n	80003b8 <cmox_cbc_decrypt+0x60>
 80003a4:	2f20      	cmp	r7, #32
 80003a6:	bf38      	it	cc
 80003a8:	6075      	strcc	r5, [r6, #4]
 80003aa:	d305      	bcc.n	80003b8 <cmox_cbc_decrypt+0x60>
 80003ac:	093d      	lsrs	r5, r7, #4
 80003ae:	1e6d      	subs	r5, r5, #1
 80003b0:	2000      	movs	r0, #0
 80003b2:	012d      	lsls	r5, r5, #4
 80003b4:	f8ca 0010 	str.w	r0, [sl, #16]
 80003b8:	2600      	movs	r6, #0
 80003ba:	f50a 7b82 	add.w	fp, sl, #260	@ 0x104
 80003be:	e01f      	b.n	8000400 <cmox_cbc_decrypt+0xa8>
 80003c0:	a904      	add	r1, sp, #16
 80003c2:	eb09 0006 	add.w	r0, r9, r6
 80003c6:	f000 fc39 	bl	8000c3c <convert_block_2_words>
 80003ca:	f8da 3008 	ldr.w	r3, [sl, #8]
 80003ce:	f8d3 c000 	ldr.w	ip, [r3]
 80003d2:	466a      	mov	r2, sp
 80003d4:	a904      	add	r1, sp, #16
 80003d6:	f10a 0008 	add.w	r0, sl, #8
 80003da:	47e0      	blx	ip
 80003dc:	4659      	mov	r1, fp
 80003de:	4668      	mov	r0, sp
 80003e0:	f000 fc57 	bl	8000c92 <xor_blocks>
 80003e4:	eb08 0106 	add.w	r1, r8, r6
 80003e8:	4668      	mov	r0, sp
 80003ea:	f000 fc3b 	bl	8000c64 <convert_block_2_bytes>
 80003ee:	4659      	mov	r1, fp
 80003f0:	a804      	add	r0, sp, #16
 80003f2:	f000 fc5b 	bl	8000cac <copy_block>
 80003f6:	b114      	cbz	r4, 80003fe <cmox_cbc_decrypt+0xa6>
 80003f8:	6820      	ldr	r0, [r4, #0]
 80003fa:	3010      	adds	r0, #16
 80003fc:	6020      	str	r0, [r4, #0]
 80003fe:	3610      	adds	r6, #16
 8000400:	42ae      	cmp	r6, r5
 8000402:	d3dd      	bcc.n	80003c0 <cmox_cbc_decrypt+0x68>
 8000404:	42bd      	cmp	r5, r7
 8000406:	f080 808e 	bcs.w	8000526 <cmox_cbc_decrypt+0x1ce>
 800040a:	a904      	add	r1, sp, #16
 800040c:	eb09 0005 	add.w	r0, r9, r5
 8000410:	f000 fc14 	bl	8000c3c <convert_block_2_words>
 8000414:	f8da 3008 	ldr.w	r3, [sl, #8]
 8000418:	f8d3 c000 	ldr.w	ip, [r3]
 800041c:	466a      	mov	r2, sp
 800041e:	a904      	add	r1, sp, #16
 8000420:	f10a 0008 	add.w	r0, sl, #8
 8000424:	47e0      	blx	ip
 8000426:	f105 0110 	add.w	r1, r5, #16
 800042a:	1a7b      	subs	r3, r7, r1
 800042c:	4620      	mov	r0, r4
 800042e:	f04f 0e00 	mov.w	lr, #0
 8000432:	aa04      	add	r2, sp, #16
 8000434:	089c      	lsrs	r4, r3, #2
 8000436:	e014      	b.n	8000462 <cmox_cbc_decrypt+0x10a>
 8000438:	eb01 038e 	add.w	r3, r1, lr, lsl #2
 800043c:	f859 5003 	ldr.w	r5, [r9, r3]
 8000440:	ba2d      	rev	r5, r5
 8000442:	f842 502e 	str.w	r5, [r2, lr, lsl #2]
 8000446:	f85d 602e 	ldr.w	r6, [sp, lr, lsl #2]
 800044a:	4075      	eors	r5, r6
 800044c:	f84d 502e 	str.w	r5, [sp, lr, lsl #2]
 8000450:	ba2d      	rev	r5, r5
 8000452:	f848 5003 	str.w	r5, [r8, r3]
 8000456:	b110      	cbz	r0, 800045e <cmox_cbc_decrypt+0x106>
 8000458:	6803      	ldr	r3, [r0, #0]
 800045a:	1d1b      	adds	r3, r3, #4
 800045c:	6003      	str	r3, [r0, #0]
 800045e:	f10e 0e01 	add.w	lr, lr, #1
 8000462:	45a6      	cmp	lr, r4
 8000464:	d3e8      	bcc.n	8000438 <cmox_cbc_decrypt+0xe0>
 8000466:	4643      	mov	r3, r8
 8000468:	4688      	mov	r8, r1
 800046a:	2100      	movs	r1, #0
 800046c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8000470:	f04f 0e00 	mov.w	lr, #0
 8000474:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 8000478:	1a7f      	subs	r7, r7, r1
 800047a:	4625      	mov	r5, r4
 800047c:	9108      	str	r1, [sp, #32]
 800047e:	e01c      	b.n	80004ba <cmox_cbc_decrypt+0x162>
 8000480:	9c08      	ldr	r4, [sp, #32]
 8000482:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 8000486:	4474      	add	r4, lr
 8000488:	ea4f 0cce 	mov.w	ip, lr, lsl #3
 800048c:	f819 1004 	ldrb.w	r1, [r9, r4]
 8000490:	f1cc 0c18 	rsb	ip, ip, #24
 8000494:	fa01 f10c 	lsl.w	r1, r1, ip
 8000498:	404e      	eors	r6, r1
 800049a:	f842 6025 	str.w	r6, [r2, r5, lsl #2]
 800049e:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
 80004a2:	f819 1004 	ldrb.w	r1, [r9, r4]
 80004a6:	fa26 f60c 	lsr.w	r6, r6, ip
 80004aa:	404e      	eors	r6, r1
 80004ac:	551e      	strb	r6, [r3, r4]
 80004ae:	b110      	cbz	r0, 80004b6 <cmox_cbc_decrypt+0x15e>
 80004b0:	6804      	ldr	r4, [r0, #0]
 80004b2:	1c64      	adds	r4, r4, #1
 80004b4:	6004      	str	r4, [r0, #0]
 80004b6:	f10e 0e01 	add.w	lr, lr, #1
 80004ba:	45be      	cmp	lr, r7
 80004bc:	d3e0      	bcc.n	8000480 <cmox_cbc_decrypt+0x128>
 80004be:	461e      	mov	r6, r3
 80004c0:	4604      	mov	r4, r0
 80004c2:	f85d 1025 	ldr.w	r1, [sp, r5, lsl #2]
 80004c6:	f04f 33ff 	mov.w	r3, #4294967295
 80004ca:	00ff      	lsls	r7, r7, #3
 80004cc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80004d0:	40fb      	lsrs	r3, r7
 80004d2:	4019      	ands	r1, r3
 80004d4:	4048      	eors	r0, r1
 80004d6:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
 80004da:	1c68      	adds	r0, r5, #1
 80004dc:	2804      	cmp	r0, #4
 80004de:	d20a      	bcs.n	80004f6 <cmox_cbc_decrypt+0x19e>
 80004e0:	4669      	mov	r1, sp
 80004e2:	f1c5 0503 	rsb	r5, r5, #3
 80004e6:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80004ea:	ab04      	add	r3, sp, #16
 80004ec:	00aa      	lsls	r2, r5, #2
 80004ee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80004f2:	f005 fb44 	bl	8005b7e <__aeabi_memcpy>
 80004f6:	f8da 3008 	ldr.w	r3, [sl, #8]
 80004fa:	681f      	ldr	r7, [r3, #0]
 80004fc:	466a      	mov	r2, sp
 80004fe:	a904      	add	r1, sp, #16
 8000500:	f10a 0008 	add.w	r0, sl, #8
 8000504:	47b8      	blx	r7
 8000506:	f50a 7182 	add.w	r1, sl, #260	@ 0x104
 800050a:	4668      	mov	r0, sp
 800050c:	f000 fbc1 	bl	8000c92 <xor_blocks>
 8000510:	eb06 0008 	add.w	r0, r6, r8
 8000514:	f1a0 0110 	sub.w	r1, r0, #16
 8000518:	4668      	mov	r0, sp
 800051a:	f000 fba3 	bl	8000c64 <convert_block_2_bytes>
 800051e:	b114      	cbz	r4, 8000526 <cmox_cbc_decrypt+0x1ce>
 8000520:	6820      	ldr	r0, [r4, #0]
 8000522:	3010      	adds	r0, #16
 8000524:	6020      	str	r0, [r4, #0]
 8000526:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800052a:	b009      	add	sp, #36	@ 0x24
 800052c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000530:	08006a18 	.word	0x08006a18
 8000534:	00010003 	.word	0x00010003
 8000538:	00010004 	.word	0x00010004

0800053c <cmox_cbc_encrypt_cleanup>:
 800053c:	4901      	ldr	r1, [pc, #4]	@ (8000544 <cmox_cbc_encrypt_cleanup+0x8>)
 800053e:	f7ff be95 	b.w	800026c <cmox_cbc_cleanup>
 8000542:	bf00      	nop
 8000544:	08006a44 	.word	0x08006a44

08000548 <cmox_cbc_encrypt_init>:
 8000548:	4901      	ldr	r1, [pc, #4]	@ (8000550 <cmox_cbc_encrypt_init+0x8>)
 800054a:	f7ff be9f 	b.w	800028c <cmox_cbc_init>
 800054e:	bf00      	nop
 8000550:	08006a44 	.word	0x08006a44

08000554 <cmox_cbc_encrypt_setKey>:
 8000554:	4b01      	ldr	r3, [pc, #4]	@ (800055c <cmox_cbc_encrypt_setKey+0x8>)
 8000556:	f7ff beab 	b.w	80002b0 <cmox_cbc_setKey>
 800055a:	bf00      	nop
 800055c:	08006a44 	.word	0x08006a44

08000560 <cmox_cbc_encrypt_setIV>:
 8000560:	4b01      	ldr	r3, [pc, #4]	@ (8000568 <cmox_cbc_encrypt_setIV+0x8>)
 8000562:	f7ff beb9 	b.w	80002d8 <cmox_cbc_setIV>
 8000566:	bf00      	nop
 8000568:	08006a44 	.word	0x08006a44

0800056c <cmox_cbc_encrypt>:
 800056c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000570:	4615      	mov	r5, r2
 8000572:	2d10      	cmp	r5, #16
 8000574:	b086      	sub	sp, #24
 8000576:	4606      	mov	r6, r0
 8000578:	460f      	mov	r7, r1
 800057a:	4698      	mov	r8, r3
 800057c:	d307      	bcc.n	800058e <cmox_cbc_encrypt+0x22>
 800057e:	7930      	ldrb	r0, [r6, #4]
 8000580:	07c2      	lsls	r2, r0, #31
 8000582:	d504      	bpl.n	800058e <cmox_cbc_encrypt+0x22>
 8000584:	4951      	ldr	r1, [pc, #324]	@ (80006cc <cmox_cbc_encrypt+0x160>)
 8000586:	4630      	mov	r0, r6
 8000588:	f7ff fe6a 	bl	8000260 <cmox_cbc_getByCipher>
 800058c:	b908      	cbnz	r0, 8000592 <cmox_cbc_encrypt+0x26>
 800058e:	4850      	ldr	r0, [pc, #320]	@ (80006d0 <cmox_cbc_encrypt+0x164>)
 8000590:	e098      	b.n	80006c4 <cmox_cbc_encrypt+0x158>
 8000592:	7c01      	ldrb	r1, [r0, #16]
 8000594:	f001 0105 	and.w	r1, r1, #5
 8000598:	2905      	cmp	r1, #5
 800059a:	bf18      	it	ne
 800059c:	484d      	ldrne	r0, [pc, #308]	@ (80006d4 <cmox_cbc_encrypt+0x168>)
 800059e:	d1f7      	bne.n	8000590 <cmox_cbc_encrypt+0x24>
 80005a0:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80005a2:	b10c      	cbz	r4, 80005a8 <cmox_cbc_encrypt+0x3c>
 80005a4:	2100      	movs	r1, #0
 80005a6:	6021      	str	r1, [r4, #0]
 80005a8:	f015 0f0f 	tst.w	r5, #15
 80005ac:	bf08      	it	eq
 80005ae:	46a9      	moveq	r9, r5
 80005b0:	d004      	beq.n	80005bc <cmox_cbc_encrypt+0x50>
 80005b2:	0929      	lsrs	r1, r5, #4
 80005b4:	ea4f 1901 	mov.w	r9, r1, lsl #4
 80005b8:	2100      	movs	r1, #0
 80005ba:	6071      	str	r1, [r6, #4]
 80005bc:	2600      	movs	r6, #0
 80005be:	f500 7b82 	add.w	fp, r0, #260	@ 0x104
 80005c2:	4682      	mov	sl, r0
 80005c4:	e01e      	b.n	8000604 <cmox_cbc_encrypt+0x98>
 80005c6:	4669      	mov	r1, sp
 80005c8:	19b8      	adds	r0, r7, r6
 80005ca:	f000 fb37 	bl	8000c3c <convert_block_2_words>
 80005ce:	4659      	mov	r1, fp
 80005d0:	4668      	mov	r0, sp
 80005d2:	f000 fb5e 	bl	8000c92 <xor_blocks>
 80005d6:	f8da 3008 	ldr.w	r3, [sl, #8]
 80005da:	f8d3 c000 	ldr.w	ip, [r3]
 80005de:	466a      	mov	r2, sp
 80005e0:	4669      	mov	r1, sp
 80005e2:	f10a 0008 	add.w	r0, sl, #8
 80005e6:	47e0      	blx	ip
 80005e8:	eb08 0106 	add.w	r1, r8, r6
 80005ec:	4668      	mov	r0, sp
 80005ee:	f000 fb39 	bl	8000c64 <convert_block_2_bytes>
 80005f2:	4659      	mov	r1, fp
 80005f4:	4668      	mov	r0, sp
 80005f6:	f000 fb59 	bl	8000cac <copy_block>
 80005fa:	b114      	cbz	r4, 8000602 <cmox_cbc_encrypt+0x96>
 80005fc:	6820      	ldr	r0, [r4, #0]
 80005fe:	3010      	adds	r0, #16
 8000600:	6020      	str	r0, [r4, #0]
 8000602:	3610      	adds	r6, #16
 8000604:	454e      	cmp	r6, r9
 8000606:	d3de      	bcc.n	80005c6 <cmox_cbc_encrypt+0x5a>
 8000608:	45a9      	cmp	r9, r5
 800060a:	d259      	bcs.n	80006c0 <cmox_cbc_encrypt+0x154>
 800060c:	eba5 0109 	sub.w	r1, r5, r9
 8000610:	0889      	lsrs	r1, r1, #2
 8000612:	2300      	movs	r3, #0
 8000614:	e010      	b.n	8000638 <cmox_cbc_encrypt+0xcc>
 8000616:	eb09 0283 	add.w	r2, r9, r3, lsl #2
 800061a:	58b8      	ldr	r0, [r7, r2]
 800061c:	ba00      	rev	r0, r0
 800061e:	f84d 0023 	str.w	r0, [sp, r3, lsl #2]
 8000622:	f85b 6023 	ldr.w	r6, [fp, r3, lsl #2]
 8000626:	4070      	eors	r0, r6
 8000628:	f84d 0023 	str.w	r0, [sp, r3, lsl #2]
 800062c:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
 8000630:	ba00      	rev	r0, r0
 8000632:	f848 0002 	str.w	r0, [r8, r2]
 8000636:	1c5b      	adds	r3, r3, #1
 8000638:	428b      	cmp	r3, r1
 800063a:	d3ec      	bcc.n	8000616 <cmox_cbc_encrypt+0xaa>
 800063c:	eb09 0281 	add.w	r2, r9, r1, lsl #2
 8000640:	9204      	str	r2, [sp, #16]
 8000642:	4613      	mov	r3, r2
 8000644:	f85b 2021 	ldr.w	r2, [fp, r1, lsl #2]
 8000648:	f84d 2021 	str.w	r2, [sp, r1, lsl #2]
 800064c:	9705      	str	r7, [sp, #20]
 800064e:	2200      	movs	r2, #0
 8000650:	e015      	b.n	800067e <cmox_cbc_encrypt+0x112>
 8000652:	9f04      	ldr	r7, [sp, #16]
 8000654:	9e05      	ldr	r6, [sp, #20]
 8000656:	f85d 0021 	ldr.w	r0, [sp, r1, lsl #2]
 800065a:	19d7      	adds	r7, r2, r7
 800065c:	ea4f 0cc2 	mov.w	ip, r2, lsl #3
 8000660:	5df6      	ldrb	r6, [r6, r7]
 8000662:	f1cc 0c18 	rsb	ip, ip, #24
 8000666:	fa06 f60c 	lsl.w	r6, r6, ip
 800066a:	4070      	eors	r0, r6
 800066c:	f84d 0021 	str.w	r0, [sp, r1, lsl #2]
 8000670:	1c52      	adds	r2, r2, #1
 8000672:	f85b 0021 	ldr.w	r0, [fp, r1, lsl #2]
 8000676:	fa20 f00c 	lsr.w	r0, r0, ip
 800067a:	f808 0007 	strb.w	r0, [r8, r7]
 800067e:	1aef      	subs	r7, r5, r3
 8000680:	42ba      	cmp	r2, r7
 8000682:	d3e6      	bcc.n	8000652 <cmox_cbc_encrypt+0xe6>
 8000684:	e003      	b.n	800068e <cmox_cbc_encrypt+0x122>
 8000686:	f85b 2021 	ldr.w	r2, [fp, r1, lsl #2]
 800068a:	f84d 2021 	str.w	r2, [sp, r1, lsl #2]
 800068e:	1c49      	adds	r1, r1, #1
 8000690:	2904      	cmp	r1, #4
 8000692:	d3f8      	bcc.n	8000686 <cmox_cbc_encrypt+0x11a>
 8000694:	f8da 3008 	ldr.w	r3, [sl, #8]
 8000698:	f8d3 b000 	ldr.w	fp, [r3]
 800069c:	466a      	mov	r2, sp
 800069e:	4669      	mov	r1, sp
 80006a0:	f10a 0008 	add.w	r0, sl, #8
 80006a4:	47d8      	blx	fp
 80006a6:	eb08 0009 	add.w	r0, r8, r9
 80006aa:	f1a0 0110 	sub.w	r1, r0, #16
 80006ae:	4668      	mov	r0, sp
 80006b0:	f000 fad8 	bl	8000c64 <convert_block_2_bytes>
 80006b4:	b124      	cbz	r4, 80006c0 <cmox_cbc_encrypt+0x154>
 80006b6:	6820      	ldr	r0, [r4, #0]
 80006b8:	182d      	adds	r5, r5, r0
 80006ba:	eba5 0509 	sub.w	r5, r5, r9
 80006be:	6025      	str	r5, [r4, #0]
 80006c0:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80006c4:	b007      	add	sp, #28
 80006c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80006ca:	bf00      	nop
 80006cc:	08006a44 	.word	0x08006a44
 80006d0:	00010003 	.word	0x00010003
 80006d4:	00010004 	.word	0x00010004

080006d8 <cmox_cbcEncrypt_construct>:
 80006d8:	b110      	cbz	r0, 80006e0 <cmox_cbcEncrypt_construct+0x8>
 80006da:	4a02      	ldr	r2, [pc, #8]	@ (80006e4 <cmox_cbcEncrypt_construct+0xc>)
 80006dc:	6002      	str	r2, [r0, #0]
 80006de:	6081      	str	r1, [r0, #8]
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	08006a44 	.word	0x08006a44

080006e8 <cmox_cipher_encrypt>:
 80006e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ea:	460c      	mov	r4, r1
 80006ec:	4611      	mov	r1, r2
 80006ee:	0005      	movs	r5, r0
 80006f0:	461a      	mov	r2, r3
 80006f2:	b084      	sub	sp, #16
 80006f4:	4b10      	ldr	r3, [pc, #64]	@ (8000738 <cmox_cipher_encrypt+0x50>)
 80006f6:	d01b      	beq.n	8000730 <cmox_cipher_encrypt+0x48>
 80006f8:	6868      	ldr	r0, [r5, #4]
 80006fa:	283a      	cmp	r0, #58	@ 0x3a
 80006fc:	bf18      	it	ne
 80006fe:	4b0f      	ldrne	r3, [pc, #60]	@ (800073c <cmox_cipher_encrypt+0x54>)
 8000700:	d116      	bne.n	8000730 <cmox_cipher_encrypt+0x48>
 8000702:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8000704:	b90c      	cbnz	r4, 800070a <cmox_cipher_encrypt+0x22>
 8000706:	b109      	cbz	r1, 800070c <cmox_cipher_encrypt+0x24>
 8000708:	e012      	b.n	8000730 <cmox_cipher_encrypt+0x48>
 800070a:	b188      	cbz	r0, 8000730 <cmox_cipher_encrypt+0x48>
 800070c:	b182      	cbz	r2, 8000730 <cmox_cipher_encrypt+0x48>
 800070e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8000710:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000712:	b907      	cbnz	r7, 8000716 <cmox_cipher_encrypt+0x2e>
 8000714:	b966      	cbnz	r6, 8000730 <cmox_cipher_encrypt+0x48>
 8000716:	b158      	cbz	r0, 8000730 <cmox_cipher_encrypt+0x48>
 8000718:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 800071c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800071e:	9002      	str	r0, [sp, #8]
 8000720:	f8cd c00c 	str.w	ip, [sp, #12]
 8000724:	9601      	str	r6, [sp, #4]
 8000726:	9700      	str	r7, [sp, #0]
 8000728:	4620      	mov	r0, r4
 800072a:	682c      	ldr	r4, [r5, #0]
 800072c:	47a0      	blx	r4
 800072e:	4603      	mov	r3, r0
 8000730:	4618      	mov	r0, r3
 8000732:	b005      	add	sp, #20
 8000734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000736:	bf00      	nop
 8000738:	00010003 	.word	0x00010003
 800073c:	00010002 	.word	0x00010002

08000740 <cmox_cipher_decrypt>:
 8000740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000742:	460c      	mov	r4, r1
 8000744:	4611      	mov	r1, r2
 8000746:	0005      	movs	r5, r0
 8000748:	461a      	mov	r2, r3
 800074a:	b084      	sub	sp, #16
 800074c:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <cmox_cipher_decrypt+0x50>)
 800074e:	d01c      	beq.n	800078a <cmox_cipher_decrypt+0x4a>
 8000750:	6868      	ldr	r0, [r5, #4]
 8000752:	f110 0f3b 	cmn.w	r0, #59	@ 0x3b
 8000756:	bf18      	it	ne
 8000758:	4b0e      	ldrne	r3, [pc, #56]	@ (8000794 <cmox_cipher_decrypt+0x54>)
 800075a:	d116      	bne.n	800078a <cmox_cipher_decrypt+0x4a>
 800075c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800075e:	b90c      	cbnz	r4, 8000764 <cmox_cipher_decrypt+0x24>
 8000760:	b109      	cbz	r1, 8000766 <cmox_cipher_decrypt+0x26>
 8000762:	e012      	b.n	800078a <cmox_cipher_decrypt+0x4a>
 8000764:	b188      	cbz	r0, 800078a <cmox_cipher_decrypt+0x4a>
 8000766:	b182      	cbz	r2, 800078a <cmox_cipher_decrypt+0x4a>
 8000768:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800076a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800076c:	b907      	cbnz	r7, 8000770 <cmox_cipher_decrypt+0x30>
 800076e:	b966      	cbnz	r6, 800078a <cmox_cipher_decrypt+0x4a>
 8000770:	b158      	cbz	r0, 800078a <cmox_cipher_decrypt+0x4a>
 8000772:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
 8000776:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000778:	9002      	str	r0, [sp, #8]
 800077a:	f8cd c00c 	str.w	ip, [sp, #12]
 800077e:	9601      	str	r6, [sp, #4]
 8000780:	9700      	str	r7, [sp, #0]
 8000782:	4620      	mov	r0, r4
 8000784:	682c      	ldr	r4, [r5, #0]
 8000786:	47a0      	blx	r4
 8000788:	4603      	mov	r3, r0
 800078a:	4618      	mov	r0, r3
 800078c:	b005      	add	sp, #20
 800078e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000790:	00010003 	.word	0x00010003
 8000794:	00010002 	.word	0x00010002

08000798 <cmox_cipher_innerCompute>:
 8000798:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800079c:	4604      	mov	r4, r0
 800079e:	460d      	mov	r5, r1
 80007a0:	6821      	ldr	r1, [r4, #0]
 80007a2:	4616      	mov	r6, r2
 80007a4:	684a      	ldr	r2, [r1, #4]
 80007a6:	461f      	mov	r7, r3
 80007a8:	4790      	blx	r2
 80007aa:	4680      	mov	r8, r0
 80007ac:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 80007b0:	d11d      	bne.n	80007ee <cmox_cipher_innerCompute+0x56>
 80007b2:	6823      	ldr	r3, [r4, #0]
 80007b4:	9a08      	ldr	r2, [sp, #32]
 80007b6:	4639      	mov	r1, r7
 80007b8:	689f      	ldr	r7, [r3, #8]
 80007ba:	4620      	mov	r0, r4
 80007bc:	47b8      	blx	r7
 80007be:	4680      	mov	r8, r0
 80007c0:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 80007c4:	d113      	bne.n	80007ee <cmox_cipher_innerCompute+0x56>
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80007ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80007cc:	68df      	ldr	r7, [r3, #12]
 80007ce:	4620      	mov	r0, r4
 80007d0:	47b8      	blx	r7
 80007d2:	4680      	mov	r8, r0
 80007d4:	f5b8 3f80 	cmp.w	r8, #65536	@ 0x10000
 80007d8:	d109      	bne.n	80007ee <cmox_cipher_innerCompute+0x56>
 80007da:	4629      	mov	r1, r5
 80007dc:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80007de:	9000      	str	r0, [sp, #0]
 80007e0:	4632      	mov	r2, r6
 80007e2:	6825      	ldr	r5, [r4, #0]
 80007e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80007e6:	6a2e      	ldr	r6, [r5, #32]
 80007e8:	4620      	mov	r0, r4
 80007ea:	47b0      	blx	r6
 80007ec:	4680      	mov	r8, r0
 80007ee:	6821      	ldr	r1, [r4, #0]
 80007f0:	680a      	ldr	r2, [r1, #0]
 80007f2:	4620      	mov	r0, r4
 80007f4:	4790      	blx	r2
 80007f6:	4640      	mov	r0, r8
 80007f8:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

080007fc <cmox_cipherMode_init>:
 80007fc:	2200      	movs	r2, #0
 80007fe:	6042      	str	r2, [r0, #4]
 8000800:	2001      	movs	r0, #1
 8000802:	6088      	str	r0, [r1, #8]
 8000804:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000808:	4770      	bx	lr
	...

0800080c <cmox_cipherMode_setKey>:
 800080c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000810:	b08c      	sub	sp, #48	@ 0x30
 8000812:	4692      	mov	sl, r2
 8000814:	f1ba 0f10 	cmp.w	sl, #16
 8000818:	4ae7      	ldr	r2, [pc, #924]	@ (8000bb8 <cmox_cipherMode_setKey+0x3ac>)
 800081a:	4be8      	ldr	r3, [pc, #928]	@ (8000bbc <cmox_cipherMode_setKey+0x3b0>)
 800081c:	4de8      	ldr	r5, [pc, #928]	@ (8000bc0 <cmox_cipherMode_setKey+0x3b4>)
 800081e:	f8df 83a4 	ldr.w	r8, [pc, #932]	@ 8000bc4 <cmox_cipherMode_setKey+0x3b8>
 8000822:	4ee9      	ldr	r6, [pc, #932]	@ (8000bc8 <cmox_cipherMode_setKey+0x3bc>)
 8000824:	f8df b3a4 	ldr.w	fp, [pc, #932]	@ 8000bcc <cmox_cipherMode_setKey+0x3c0>
 8000828:	f10d 0c04 	add.w	ip, sp, #4
 800082c:	d008      	beq.n	8000840 <cmox_cipherMode_setKey+0x34>
 800082e:	f1ba 0f18 	cmp.w	sl, #24
 8000832:	f000 8092 	beq.w	800095a <cmox_cipherMode_setKey+0x14e>
 8000836:	f1ba 0f20 	cmp.w	sl, #32
 800083a:	f000 8118 	beq.w	8000a6e <cmox_cipherMode_setKey+0x262>
 800083e:	e1a8      	b.n	8000b92 <cmox_cipherMode_setKey+0x386>
 8000840:	e9db 0400 	ldrd	r0, r4, [fp]
 8000844:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8000848:	4fe1      	ldr	r7, [pc, #900]	@ (8000bd0 <cmox_cipherMode_setKey+0x3c4>)
 800084a:	e9ce 0400 	strd	r0, r4, [lr]
 800084e:	7838      	ldrb	r0, [r7, #0]
 8000850:	2800      	cmp	r0, #0
 8000852:	bf0c      	ite	eq
 8000854:	f04f 0900 	moveq.w	r9, #0
 8000858:	f04f 0904 	movne.w	r9, #4
 800085c:	f856 4009 	ldr.w	r4, [r6, r9]
 8000860:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000864:	443c      	add	r4, r7
 8000866:	6023      	str	r3, [r4, #0]
 8000868:	2301      	movs	r3, #1
 800086a:	6827      	ldr	r7, [r4, #0]
 800086c:	60a3      	str	r3, [r4, #8]
 800086e:	f8d6 9000 	ldr.w	r9, [r6]
 8000872:	6873      	ldr	r3, [r6, #4]
 8000874:	7b8c      	ldrb	r4, [r1, #14]
 8000876:	9400      	str	r4, [sp, #0]
 8000878:	405f      	eors	r7, r3
 800087a:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800087c:	407c      	eors	r4, r7
 800087e:	f8de 7004 	ldr.w	r7, [lr, #4]
 8000882:	ea87 0709 	eor.w	r7, r7, r9
 8000886:	f084 0404 	eor.w	r4, r4, #4
 800088a:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 800088e:	4474      	add	r4, lr
 8000890:	9f00      	ldr	r7, [sp, #0]
 8000892:	f084 0e52 	eor.w	lr, r4, #82	@ 0x52
 8000896:	44be      	add	lr, r7
 8000898:	f88c e00e 	strb.w	lr, [ip, #14]
 800089c:	f04f 0e01 	mov.w	lr, #1
 80008a0:	f811 400e 	ldrb.w	r4, [r1, lr]
 80008a4:	f80c 400e 	strb.w	r4, [ip, lr]
 80008a8:	f10e 0e01 	add.w	lr, lr, #1
 80008ac:	f1be 0f0e 	cmp.w	lr, #14
 80008b0:	d3f6      	bcc.n	80008a0 <cmox_cipherMode_setKey+0x94>
 80008b2:	e9db 4700 	ldrd	r4, r7, [fp]
 80008b6:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 80008ba:	2800      	cmp	r0, #0
 80008bc:	e9ce 4700 	strd	r4, r7, [lr]
 80008c0:	bf0c      	ite	eq
 80008c2:	2700      	moveq	r7, #0
 80008c4:	2704      	movne	r7, #4
 80008c6:	463c      	mov	r4, r7
 80008c8:	59f7      	ldr	r7, [r6, r7]
 80008ca:	f85e 4004 	ldr.w	r4, [lr, r4]
 80008ce:	19e4      	adds	r4, r4, r7
 80008d0:	2701      	movs	r7, #1
 80008d2:	f8c4 8000 	str.w	r8, [r4]
 80008d6:	2800      	cmp	r0, #0
 80008d8:	f8d4 8000 	ldr.w	r8, [r4]
 80008dc:	60a7      	str	r7, [r4, #8]
 80008de:	ea83 0808 	eor.w	r8, r3, r8
 80008e2:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80008e4:	780f      	ldrb	r7, [r1, #0]
 80008e6:	ea84 0408 	eor.w	r4, r4, r8
 80008ea:	f084 0804 	eor.w	r8, r4, #4
 80008ee:	f8de 4004 	ldr.w	r4, [lr, #4]
 80008f2:	ea84 0409 	eor.w	r4, r4, r9
 80008f6:	f084 04fc 	eor.w	r4, r4, #252	@ 0xfc
 80008fa:	4444      	add	r4, r8
 80008fc:	f084 080b 	eor.w	r8, r4, #11
 8000900:	e9db 4e00 	ldrd	r4, lr, [fp]
 8000904:	44b8      	add	r8, r7
 8000906:	af09      	add	r7, sp, #36	@ 0x24
 8000908:	f88d 8004 	strb.w	r8, [sp, #4]
 800090c:	e9c7 4e00 	strd	r4, lr, [r7]
 8000910:	bf0e      	itee	eq
 8000912:	f04f 0e00 	moveq.w	lr, #0
 8000916:	2004      	movne	r0, #4
 8000918:	4686      	movne	lr, r0
 800091a:	ac09      	add	r4, sp, #36	@ 0x24
 800091c:	5836      	ldr	r6, [r6, r0]
 800091e:	f854 000e 	ldr.w	r0, [r4, lr]
 8000922:	1986      	adds	r6, r0, r6
 8000924:	6035      	str	r5, [r6, #0]
 8000926:	2501      	movs	r5, #1
 8000928:	6830      	ldr	r0, [r6, #0]
 800092a:	60b5      	str	r5, [r6, #8]
 800092c:	4043      	eors	r3, r0
 800092e:	7bce      	ldrb	r6, [r1, #15]
 8000930:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000932:	6860      	ldr	r0, [r4, #4]
 8000934:	404b      	eors	r3, r1
 8000936:	ea80 0009 	eor.w	r0, r0, r9
 800093a:	f083 0304 	eor.w	r3, r3, #4
 800093e:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8000942:	4403      	add	r3, r0
 8000944:	f083 0385 	eor.w	r3, r3, #133	@ 0x85
 8000948:	199b      	adds	r3, r3, r6
 800094a:	f88c 300f 	strb.w	r3, [ip, #15]
 800094e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8000950:	7a28      	ldrb	r0, [r5, #8]
 8000952:	07c1      	lsls	r1, r0, #31
 8000954:	f100 811f 	bmi.w	8000b96 <cmox_cipherMode_setKey+0x38a>
 8000958:	e11b      	b.n	8000b92 <cmox_cipherMode_setKey+0x386>
 800095a:	e9db e900 	ldrd	lr, r9, [fp]
 800095e:	a809      	add	r0, sp, #36	@ 0x24
 8000960:	4c9b      	ldr	r4, [pc, #620]	@ (8000bd0 <cmox_cipherMode_setKey+0x3c4>)
 8000962:	e9c0 e900 	strd	lr, r9, [r0]
 8000966:	7820      	ldrb	r0, [r4, #0]
 8000968:	2800      	cmp	r0, #0
 800096a:	bf0c      	ite	eq
 800096c:	f04f 0900 	moveq.w	r9, #0
 8000970:	f04f 0904 	movne.w	r9, #4
 8000974:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8000978:	f856 4009 	ldr.w	r4, [r6, r9]
 800097c:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000980:	443c      	add	r4, r7
 8000982:	6025      	str	r5, [r4, #0]
 8000984:	2501      	movs	r5, #1
 8000986:	6827      	ldr	r7, [r4, #0]
 8000988:	60a5      	str	r5, [r4, #8]
 800098a:	f8d6 9000 	ldr.w	r9, [r6]
 800098e:	6875      	ldr	r5, [r6, #4]
 8000990:	7b8c      	ldrb	r4, [r1, #14]
 8000992:	9400      	str	r4, [sp, #0]
 8000994:	406f      	eors	r7, r5
 8000996:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8000998:	407c      	eors	r4, r7
 800099a:	f8de 7004 	ldr.w	r7, [lr, #4]
 800099e:	ea87 0709 	eor.w	r7, r7, r9
 80009a2:	f084 0404 	eor.w	r4, r4, #4
 80009a6:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 80009aa:	4474      	add	r4, lr
 80009ac:	9f00      	ldr	r7, [sp, #0]
 80009ae:	f084 0e85 	eor.w	lr, r4, #133	@ 0x85
 80009b2:	44be      	add	lr, r7
 80009b4:	f88c e00e 	strb.w	lr, [ip, #14]
 80009b8:	f04f 0e01 	mov.w	lr, #1
 80009bc:	f811 400e 	ldrb.w	r4, [r1, lr]
 80009c0:	f80c 400e 	strb.w	r4, [ip, lr]
 80009c4:	f10e 0e01 	add.w	lr, lr, #1
 80009c8:	f1be 0f0e 	cmp.w	lr, #14
 80009cc:	d3f6      	bcc.n	80009bc <cmox_cipherMode_setKey+0x1b0>
 80009ce:	e9db 4700 	ldrd	r4, r7, [fp]
 80009d2:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 80009d6:	2800      	cmp	r0, #0
 80009d8:	e9ce 4700 	strd	r4, r7, [lr]
 80009dc:	bf0c      	ite	eq
 80009de:	2700      	moveq	r7, #0
 80009e0:	2704      	movne	r7, #4
 80009e2:	463c      	mov	r4, r7
 80009e4:	59f7      	ldr	r7, [r6, r7]
 80009e6:	f85e 4004 	ldr.w	r4, [lr, r4]
 80009ea:	19e4      	adds	r4, r4, r7
 80009ec:	6023      	str	r3, [r4, #0]
 80009ee:	2301      	movs	r3, #1
 80009f0:	6827      	ldr	r7, [r4, #0]
 80009f2:	60a3      	str	r3, [r4, #8]
 80009f4:	406f      	eors	r7, r5
 80009f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80009f8:	780c      	ldrb	r4, [r1, #0]
 80009fa:	405f      	eors	r7, r3
 80009fc:	f8de 3004 	ldr.w	r3, [lr, #4]
 8000a00:	ea83 0309 	eor.w	r3, r3, r9
 8000a04:	f087 0704 	eor.w	r7, r7, #4
 8000a08:	f083 03fc 	eor.w	r3, r3, #252	@ 0xfc
 8000a0c:	441f      	add	r7, r3
 8000a0e:	f087 0752 	eor.w	r7, r7, #82	@ 0x52
 8000a12:	193f      	adds	r7, r7, r4
 8000a14:	f88d 7004 	strb.w	r7, [sp, #4]
 8000a18:	ac09      	add	r4, sp, #36	@ 0x24
 8000a1a:	e9db 7300 	ldrd	r7, r3, [fp]
 8000a1e:	e9c4 7300 	strd	r7, r3, [r4]
 8000a22:	2800      	cmp	r0, #0
 8000a24:	bf0e      	itee	eq
 8000a26:	2300      	moveq	r3, #0
 8000a28:	2004      	movne	r0, #4
 8000a2a:	2304      	movne	r3, #4
 8000a2c:	5836      	ldr	r6, [r6, r0]
 8000a2e:	58e0      	ldr	r0, [r4, r3]
 8000a30:	1986      	adds	r6, r0, r6
 8000a32:	2301      	movs	r3, #1
 8000a34:	f8c6 8000 	str.w	r8, [r6]
 8000a38:	6830      	ldr	r0, [r6, #0]
 8000a3a:	60b3      	str	r3, [r6, #8]
 8000a3c:	4045      	eors	r5, r0
 8000a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000a40:	6860      	ldr	r0, [r4, #4]
 8000a42:	405d      	eors	r5, r3
 8000a44:	ea80 0009 	eor.w	r0, r0, r9
 8000a48:	f085 0504 	eor.w	r5, r5, #4
 8000a4c:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8000a50:	7bce      	ldrb	r6, [r1, #15]
 8000a52:	4405      	add	r5, r0
 8000a54:	f085 050b 	eor.w	r5, r5, #11
 8000a58:	19ad      	adds	r5, r5, r6
 8000a5a:	f88c 500f 	strb.w	r5, [ip, #15]
 8000a5e:	2010      	movs	r0, #16
 8000a60:	5c0b      	ldrb	r3, [r1, r0]
 8000a62:	f80c 3000 	strb.w	r3, [ip, r0]
 8000a66:	1c40      	adds	r0, r0, #1
 8000a68:	2818      	cmp	r0, #24
 8000a6a:	d3f9      	bcc.n	8000a60 <cmox_cipherMode_setKey+0x254>
 8000a6c:	e76f      	b.n	800094e <cmox_cipherMode_setKey+0x142>
 8000a6e:	e9db e900 	ldrd	lr, r9, [fp]
 8000a72:	a809      	add	r0, sp, #36	@ 0x24
 8000a74:	4c56      	ldr	r4, [pc, #344]	@ (8000bd0 <cmox_cipherMode_setKey+0x3c4>)
 8000a76:	e9c0 e900 	strd	lr, r9, [r0]
 8000a7a:	7820      	ldrb	r0, [r4, #0]
 8000a7c:	2800      	cmp	r0, #0
 8000a7e:	bf0c      	ite	eq
 8000a80:	f04f 0900 	moveq.w	r9, #0
 8000a84:	f04f 0904 	movne.w	r9, #4
 8000a88:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8000a8c:	f856 4009 	ldr.w	r4, [r6, r9]
 8000a90:	f85e 7009 	ldr.w	r7, [lr, r9]
 8000a94:	443c      	add	r4, r7
 8000a96:	f8c4 8000 	str.w	r8, [r4]
 8000a9a:	f04f 0801 	mov.w	r8, #1
 8000a9e:	6827      	ldr	r7, [r4, #0]
 8000aa0:	f8c4 8008 	str.w	r8, [r4, #8]
 8000aa4:	f8d6 9000 	ldr.w	r9, [r6]
 8000aa8:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8000aac:	7fcc      	ldrb	r4, [r1, #31]
 8000aae:	9400      	str	r4, [sp, #0]
 8000ab0:	ea88 0707 	eor.w	r7, r8, r7
 8000ab4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8000ab6:	407c      	eors	r4, r7
 8000ab8:	f8de 7004 	ldr.w	r7, [lr, #4]
 8000abc:	ea87 0709 	eor.w	r7, r7, r9
 8000ac0:	f084 0404 	eor.w	r4, r4, #4
 8000ac4:	f087 0efc 	eor.w	lr, r7, #252	@ 0xfc
 8000ac8:	4474      	add	r4, lr
 8000aca:	9f00      	ldr	r7, [sp, #0]
 8000acc:	f084 0e0b 	eor.w	lr, r4, #11
 8000ad0:	44be      	add	lr, r7
 8000ad2:	f88c e01f 	strb.w	lr, [ip, #31]
 8000ad6:	f04f 0e00 	mov.w	lr, #0
 8000ada:	f811 400e 	ldrb.w	r4, [r1, lr]
 8000ade:	f80c 400e 	strb.w	r4, [ip, lr]
 8000ae2:	f10e 0e01 	add.w	lr, lr, #1
 8000ae6:	f1be 0f10 	cmp.w	lr, #16
 8000aea:	d3f6      	bcc.n	8000ada <cmox_cipherMode_setKey+0x2ce>
 8000aec:	e9db 4700 	ldrd	r4, r7, [fp]
 8000af0:	f10d 0e24 	add.w	lr, sp, #36	@ 0x24
 8000af4:	2800      	cmp	r0, #0
 8000af6:	e9ce 4700 	strd	r4, r7, [lr]
 8000afa:	bf0c      	ite	eq
 8000afc:	2700      	moveq	r7, #0
 8000afe:	2704      	movne	r7, #4
 8000b00:	463c      	mov	r4, r7
 8000b02:	59f7      	ldr	r7, [r6, r7]
 8000b04:	f85e 4004 	ldr.w	r4, [lr, r4]
 8000b08:	19e4      	adds	r4, r4, r7
 8000b0a:	6025      	str	r5, [r4, #0]
 8000b0c:	2501      	movs	r5, #1
 8000b0e:	6827      	ldr	r7, [r4, #0]
 8000b10:	60a5      	str	r5, [r4, #8]
 8000b12:	ea88 0707 	eor.w	r7, r8, r7
 8000b16:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000b18:	7c4c      	ldrb	r4, [r1, #17]
 8000b1a:	406f      	eors	r7, r5
 8000b1c:	f8de 5004 	ldr.w	r5, [lr, #4]
 8000b20:	ea85 0509 	eor.w	r5, r5, r9
 8000b24:	f087 0704 	eor.w	r7, r7, #4
 8000b28:	f085 05fc 	eor.w	r5, r5, #252	@ 0xfc
 8000b2c:	442f      	add	r7, r5
 8000b2e:	f087 0785 	eor.w	r7, r7, #133	@ 0x85
 8000b32:	193f      	adds	r7, r7, r4
 8000b34:	f88c 7011 	strb.w	r7, [ip, #17]
 8000b38:	ad09      	add	r5, sp, #36	@ 0x24
 8000b3a:	e9db 4700 	ldrd	r4, r7, [fp]
 8000b3e:	e9c5 4700 	strd	r4, r7, [r5]
 8000b42:	2800      	cmp	r0, #0
 8000b44:	bf0e      	itee	eq
 8000b46:	f04f 0b00 	moveq.w	fp, #0
 8000b4a:	2004      	movne	r0, #4
 8000b4c:	4683      	movne	fp, r0
 8000b4e:	5836      	ldr	r6, [r6, r0]
 8000b50:	f855 000b 	ldr.w	r0, [r5, fp]
 8000b54:	1986      	adds	r6, r0, r6
 8000b56:	6033      	str	r3, [r6, #0]
 8000b58:	2301      	movs	r3, #1
 8000b5a:	6830      	ldr	r0, [r6, #0]
 8000b5c:	60b3      	str	r3, [r6, #8]
 8000b5e:	ea88 0000 	eor.w	r0, r8, r0
 8000b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000b64:	7c0e      	ldrb	r6, [r1, #16]
 8000b66:	4058      	eors	r0, r3
 8000b68:	f080 0804 	eor.w	r8, r0, #4
 8000b6c:	6868      	ldr	r0, [r5, #4]
 8000b6e:	ea80 0009 	eor.w	r0, r0, r9
 8000b72:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8000b76:	4440      	add	r0, r8
 8000b78:	f080 0852 	eor.w	r8, r0, #82	@ 0x52
 8000b7c:	44b0      	add	r8, r6
 8000b7e:	f88c 8010 	strb.w	r8, [ip, #16]
 8000b82:	2012      	movs	r0, #18
 8000b84:	5c0b      	ldrb	r3, [r1, r0]
 8000b86:	f80c 3000 	strb.w	r3, [ip, r0]
 8000b8a:	1c40      	adds	r0, r0, #1
 8000b8c:	281f      	cmp	r0, #31
 8000b8e:	d3f9      	bcc.n	8000b84 <cmox_cipherMode_setKey+0x378>
 8000b90:	e6dd      	b.n	800094e <cmox_cipherMode_setKey+0x142>
 8000b92:	4610      	mov	r0, r2
 8000b94:	e00d      	b.n	8000bb2 <cmox_cipherMode_setKey+0x3a6>
 8000b96:	682b      	ldr	r3, [r5, #0]
 8000b98:	685e      	ldr	r6, [r3, #4]
 8000b9a:	4652      	mov	r2, sl
 8000b9c:	a901      	add	r1, sp, #4
 8000b9e:	4628      	mov	r0, r5
 8000ba0:	47b0      	blx	r6
 8000ba2:	68a8      	ldr	r0, [r5, #8]
 8000ba4:	f8c5 a004 	str.w	sl, [r5, #4]
 8000ba8:	f040 0004 	orr.w	r0, r0, #4
 8000bac:	60a8      	str	r0, [r5, #8]
 8000bae:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000bb2:	b00d      	add	sp, #52	@ 0x34
 8000bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000bb8:	00010003 	.word	0x00010003
 8000bbc:	f78e2254 	.word	0xf78e2254
 8000bc0:	2e8f137d 	.word	0x2e8f137d
 8000bc4:	910e0ba4 	.word	0x910e0ba4
 8000bc8:	08006a7c 	.word	0x08006a7c
 8000bcc:	08000c34 	.word	0x08000c34
 8000bd0:	20000104 	.word	0x20000104

08000bd4 <cmox_cipherMode_setIV>:
 8000bd4:	b530      	push	{r4, r5, lr}
 8000bd6:	9c03      	ldr	r4, [sp, #12]
 8000bd8:	2c00      	cmp	r4, #0
 8000bda:	bf18      	it	ne
 8000bdc:	2a00      	cmpne	r2, #0
 8000bde:	d101      	bne.n	8000be4 <cmox_cipherMode_setIV+0x10>
 8000be0:	4809      	ldr	r0, [pc, #36]	@ (8000c08 <cmox_cipherMode_setIV+0x34>)
 8000be2:	bd30      	pop	{r4, r5, pc}
 8000be4:	2400      	movs	r4, #0
 8000be6:	e004      	b.n	8000bf2 <cmox_cipherMode_setIV+0x1e>
 8000be8:	5955      	ldr	r5, [r2, r5]
 8000bea:	ba2d      	rev	r5, r5
 8000bec:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 8000bf0:	1c64      	adds	r4, r4, #1
 8000bf2:	00a5      	lsls	r5, r4, #2
 8000bf4:	429d      	cmp	r5, r3
 8000bf6:	d3f7      	bcc.n	8000be8 <cmox_cipherMode_setIV+0x14>
 8000bf8:	6841      	ldr	r1, [r0, #4]
 8000bfa:	f041 0101 	orr.w	r1, r1, #1
 8000bfe:	6041      	str	r1, [r0, #4]
 8000c00:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c04:	bd30      	pop	{r4, r5, pc}
 8000c06:	bf00      	nop
 8000c08:	00010003 	.word	0x00010003

08000c0c <cmox_cipher_setTagLen_empty>:
 8000c0c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c10:	4770      	bx	lr

08000c12 <cmox_cipher_setPayloadLen_empty>:
 8000c12:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c16:	4770      	bx	lr

08000c18 <cmox_cipher_setADLen_empty>:
 8000c18:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c1c:	4770      	bx	lr

08000c1e <cmox_cipher_appendAD_empty>:
 8000c1e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000c22:	4770      	bx	lr

08000c24 <cmox_cipher_generateTag_empty>:
 8000c24:	4800      	ldr	r0, [pc, #0]	@ (8000c28 <cmox_cipher_generateTag_empty+0x4>)
 8000c26:	4770      	bx	lr
 8000c28:	00010002 	.word	0x00010002

08000c2c <cmox_cipher_verifyTag_empty>:
 8000c2c:	4800      	ldr	r0, [pc, #0]	@ (8000c30 <cmox_cipher_verifyTag_empty+0x4>)
 8000c2e:	4770      	bx	lr
 8000c30:	00010002 	.word	0x00010002
 8000c34:	0101b004 	.word	0x0101b004
 8000c38:	45011700 	.word	0x45011700

08000c3c <convert_block_2_words>:
 8000c3c:	b530      	push	{r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8000c44:	785d      	ldrb	r5, [r3, #1]
 8000c46:	781c      	ldrb	r4, [r3, #0]
 8000c48:	042d      	lsls	r5, r5, #16
 8000c4a:	ea45 6504 	orr.w	r5, r5, r4, lsl #24
 8000c4e:	789c      	ldrb	r4, [r3, #2]
 8000c50:	78db      	ldrb	r3, [r3, #3]
 8000c52:	ea45 2504 	orr.w	r5, r5, r4, lsl #8
 8000c56:	431d      	orrs	r5, r3
 8000c58:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8000c5c:	1c52      	adds	r2, r2, #1
 8000c5e:	2a04      	cmp	r2, #4
 8000c60:	d3ee      	bcc.n	8000c40 <convert_block_2_words+0x4>
 8000c62:	bd30      	pop	{r4, r5, pc}

08000c64 <convert_block_2_bytes>:
 8000c64:	b530      	push	{r4, r5, lr}
 8000c66:	2200      	movs	r2, #0
 8000c68:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8000c6c:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8000c70:	70dc      	strb	r4, [r3, #3]
 8000c72:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8000c76:	0a2d      	lsrs	r5, r5, #8
 8000c78:	709d      	strb	r5, [r3, #2]
 8000c7a:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8000c7e:	0c24      	lsrs	r4, r4, #16
 8000c80:	705c      	strb	r4, [r3, #1]
 8000c82:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 8000c86:	1c52      	adds	r2, r2, #1
 8000c88:	0e24      	lsrs	r4, r4, #24
 8000c8a:	2a04      	cmp	r2, #4
 8000c8c:	701c      	strb	r4, [r3, #0]
 8000c8e:	d3eb      	bcc.n	8000c68 <convert_block_2_bytes+0x4>
 8000c90:	bd30      	pop	{r4, r5, pc}

08000c92 <xor_blocks>:
 8000c92:	b510      	push	{r4, lr}
 8000c94:	2200      	movs	r2, #0
 8000c96:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8000c9a:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 8000c9e:	4063      	eors	r3, r4
 8000ca0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8000ca4:	1c52      	adds	r2, r2, #1
 8000ca6:	2a04      	cmp	r2, #4
 8000ca8:	d3f5      	bcc.n	8000c96 <xor_blocks+0x4>
 8000caa:	bd10      	pop	{r4, pc}

08000cac <copy_block>:
 8000cac:	2200      	movs	r2, #0
 8000cae:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8000cb2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8000cb6:	1c52      	adds	r2, r2, #1
 8000cb8:	2a04      	cmp	r2, #4
 8000cba:	d3f8      	bcc.n	8000cae <copy_block+0x2>
 8000cbc:	4770      	bx	lr

08000cbe <cmox_sha256_setDefaultMacLen>:
 8000cbe:	2120      	movs	r1, #32
 8000cc0:	6041      	str	r1, [r0, #4]
 8000cc2:	4770      	bx	lr

08000cc4 <cmox_sha256_getDefaultMacLen>:
 8000cc4:	2020      	movs	r0, #32
 8000cc6:	4770      	bx	lr

08000cc8 <cmox_sha256_getBlockLen>:
 8000cc8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8000cca:	4770      	bx	lr

08000ccc <CMOX_HMAC_SUPPORT_SHA256>:
 8000ccc:	0cbf 0800 0cc5 0800 0cc9 0800               ............

08000cd8 <CMOX_HMAC_SHA256_TABLE>:
 8000cd8:	0cdd 0800                                   ....

08000cdc <cmox_hmac_sha256_constructor>:
 8000cdc:	b510      	push	{r4, lr}
 8000cde:	4604      	mov	r4, r0
 8000ce0:	f104 0010 	add.w	r0, r4, #16
 8000ce4:	f000 f9fe 	bl	80010e4 <cmox_sha256_construct>
 8000ce8:	f8c4 00f8 	str.w	r0, [r4, #248]	@ 0xf8
 8000cec:	4801      	ldr	r0, [pc, #4]	@ (8000cf4 <cmox_hmac_sha256_constructor+0x18>)
 8000cee:	f8c4 017c 	str.w	r0, [r4, #380]	@ 0x17c
 8000cf2:	bd10      	pop	{r4, pc}
 8000cf4:	08000ccc 	.word	0x08000ccc

08000cf8 <cmox_hmac_sha256_compute>:
 8000cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cfa:	b0e6      	sub	sp, #408	@ 0x198
 8000cfc:	4604      	mov	r4, r0
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4616      	mov	r6, r2
 8000d02:	461f      	mov	r7, r3
 8000d04:	490a      	ldr	r1, [pc, #40]	@ (8000d30 <cmox_hmac_sha256_compute+0x38>)
 8000d06:	a806      	add	r0, sp, #24
 8000d08:	f001 f8d6 	bl	8001eb8 <cmox_hmac_construct>
 8000d0c:	9970      	ldr	r1, [sp, #448]	@ 0x1c0
 8000d0e:	9a6f      	ldr	r2, [sp, #444]	@ 0x1bc
 8000d10:	9105      	str	r1, [sp, #20]
 8000d12:	9204      	str	r2, [sp, #16]
 8000d14:	9700      	str	r7, [sp, #0]
 8000d16:	4633      	mov	r3, r6
 8000d18:	996e      	ldr	r1, [sp, #440]	@ 0x1b8
 8000d1a:	9a6d      	ldr	r2, [sp, #436]	@ 0x1b4
 8000d1c:	9103      	str	r1, [sp, #12]
 8000d1e:	9202      	str	r2, [sp, #8]
 8000d20:	462a      	mov	r2, r5
 8000d22:	996c      	ldr	r1, [sp, #432]	@ 0x1b0
 8000d24:	9101      	str	r1, [sp, #4]
 8000d26:	4621      	mov	r1, r4
 8000d28:	f000 f860 	bl	8000dec <cmox_mac_innerCompute>
 8000d2c:	b067      	add	sp, #412	@ 0x19c
 8000d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d30:	08000cd8 	.word	0x08000cd8

08000d34 <cmox_hmac_sha256_verify>:
 8000d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d36:	b0e6      	sub	sp, #408	@ 0x198
 8000d38:	4604      	mov	r4, r0
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4616      	mov	r6, r2
 8000d3e:	461f      	mov	r7, r3
 8000d40:	4909      	ldr	r1, [pc, #36]	@ (8000d68 <cmox_hmac_sha256_verify+0x34>)
 8000d42:	a806      	add	r0, sp, #24
 8000d44:	f001 f8b8 	bl	8001eb8 <cmox_hmac_construct>
 8000d48:	996f      	ldr	r1, [sp, #444]	@ 0x1bc
 8000d4a:	9a6e      	ldr	r2, [sp, #440]	@ 0x1b8
 8000d4c:	9104      	str	r1, [sp, #16]
 8000d4e:	9203      	str	r2, [sp, #12]
 8000d50:	9700      	str	r7, [sp, #0]
 8000d52:	996d      	ldr	r1, [sp, #436]	@ 0x1b4
 8000d54:	9a6c      	ldr	r2, [sp, #432]	@ 0x1b0
 8000d56:	9102      	str	r1, [sp, #8]
 8000d58:	9201      	str	r2, [sp, #4]
 8000d5a:	4633      	mov	r3, r6
 8000d5c:	462a      	mov	r2, r5
 8000d5e:	4621      	mov	r1, r4
 8000d60:	f000 f887 	bl	8000e72 <cmox_mac_innerVerify>
 8000d64:	b067      	add	sp, #412	@ 0x19c
 8000d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d68:	08000cd8 	.word	0x08000cd8

08000d6c <cmox_initialize>:
 8000d6c:	b538      	push	{r3, r4, r5, lr}
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	bf1c      	itt	ne
 8000d72:	6801      	ldrne	r1, [r0, #0]
 8000d74:	2900      	cmpne	r1, #0
 8000d76:	4a18      	ldr	r2, [pc, #96]	@ (8000dd8 <cmox_initialize+0x6c>)
 8000d78:	d123      	bne.n	8000dc2 <cmox_initialize+0x56>
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <cmox_initialize+0x70>)
 8000d7c:	681c      	ldr	r4, [r3, #0]
 8000d7e:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8000d82:	400c      	ands	r4, r1
 8000d84:	f24c 2540 	movw	r5, #49728	@ 0xc240
 8000d88:	42ac      	cmp	r4, r5
 8000d8a:	bf1f      	itttt	ne
 8000d8c:	681b      	ldrne	r3, [r3, #0]
 8000d8e:	4019      	andne	r1, r3
 8000d90:	f24c 2470 	movwne	r4, #49776	@ 0xc270
 8000d94:	42a1      	cmpne	r1, r4
 8000d96:	d112      	bne.n	8000dbe <cmox_initialize+0x52>
 8000d98:	4d11      	ldr	r5, [pc, #68]	@ (8000de0 <cmox_initialize+0x74>)
 8000d9a:	6829      	ldr	r1, [r5, #0]
 8000d9c:	b979      	cbnz	r1, 8000dbe <cmox_initialize+0x52>
 8000d9e:	4911      	ldr	r1, [pc, #68]	@ (8000de4 <cmox_initialize+0x78>)
 8000da0:	680b      	ldr	r3, [r1, #0]
 8000da2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000da6:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 8000daa:	bf1f      	itttt	ne
 8000dac:	6809      	ldrne	r1, [r1, #0]
 8000dae:	f3c1 010b 	ubfxne	r1, r1, #0, #12
 8000db2:	f240 4383 	movwne	r3, #1155	@ 0x483
 8000db6:	4299      	cmpne	r1, r3
 8000db8:	bf04      	itt	eq
 8000dba:	2101      	moveq	r1, #1
 8000dbc:	7011      	strbeq	r1, [r2, #0]
 8000dbe:	b928      	cbnz	r0, 8000dcc <cmox_initialize+0x60>
 8000dc0:	e005      	b.n	8000dce <cmox_initialize+0x62>
 8000dc2:	4b09      	ldr	r3, [pc, #36]	@ (8000de8 <cmox_initialize+0x7c>)
 8000dc4:	4299      	cmp	r1, r3
 8000dc6:	bf04      	itt	eq
 8000dc8:	2101      	moveq	r1, #1
 8000dca:	7011      	strbeq	r1, [r2, #0]
 8000dcc:	6840      	ldr	r0, [r0, #4]
 8000dce:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}
 8000dd2:	f001 bd63 	b.w	800289c <cmox_ll_init>
 8000dd6:	bf00      	nop
 8000dd8:	20000104 	.word	0x20000104
 8000ddc:	e000ed00 	.word	0xe000ed00
 8000de0:	e0042000 	.word	0xe0042000
 8000de4:	5c001000 	.word	0x5c001000
 8000de8:	48370000 	.word	0x48370000

08000dec <cmox_mac_innerCompute>:
 8000dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000df0:	4604      	mov	r4, r0
 8000df2:	460d      	mov	r5, r1
 8000df4:	6821      	ldr	r1, [r4, #0]
 8000df6:	4616      	mov	r6, r2
 8000df8:	684a      	ldr	r2, [r1, #4]
 8000dfa:	461f      	mov	r7, r3
 8000dfc:	4790      	blx	r2
 8000dfe:	4680      	mov	r8, r0
 8000e00:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e04:	d12e      	bne.n	8000e64 <cmox_mac_innerCompute+0x78>
 8000e06:	6822      	ldr	r2, [r4, #0]
 8000e08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000e0a:	6893      	ldr	r3, [r2, #8]
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	4798      	blx	r3
 8000e10:	4680      	mov	r8, r0
 8000e12:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e16:	d125      	bne.n	8000e64 <cmox_mac_innerCompute+0x78>
 8000e18:	6823      	ldr	r3, [r4, #0]
 8000e1a:	9a08      	ldr	r2, [sp, #32]
 8000e1c:	9907      	ldr	r1, [sp, #28]
 8000e1e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8000e22:	4620      	mov	r0, r4
 8000e24:	47e0      	blx	ip
 8000e26:	4680      	mov	r8, r0
 8000e28:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e2c:	d11a      	bne.n	8000e64 <cmox_mac_innerCompute+0x78>
 8000e2e:	6823      	ldr	r3, [r4, #0]
 8000e30:	9a06      	ldr	r2, [sp, #24]
 8000e32:	4639      	mov	r1, r7
 8000e34:	691f      	ldr	r7, [r3, #16]
 8000e36:	4620      	mov	r0, r4
 8000e38:	47b8      	blx	r7
 8000e3a:	4680      	mov	r8, r0
 8000e3c:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e40:	d110      	bne.n	8000e64 <cmox_mac_innerCompute+0x78>
 8000e42:	6823      	ldr	r3, [r4, #0]
 8000e44:	4629      	mov	r1, r5
 8000e46:	695d      	ldr	r5, [r3, #20]
 8000e48:	4632      	mov	r2, r6
 8000e4a:	4620      	mov	r0, r4
 8000e4c:	47a8      	blx	r5
 8000e4e:	4680      	mov	r8, r0
 8000e50:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e54:	d106      	bne.n	8000e64 <cmox_mac_innerCompute+0x78>
 8000e56:	6823      	ldr	r3, [r4, #0]
 8000e58:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8000e5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000e5c:	699d      	ldr	r5, [r3, #24]
 8000e5e:	4620      	mov	r0, r4
 8000e60:	47a8      	blx	r5
 8000e62:	4680      	mov	r8, r0
 8000e64:	6821      	ldr	r1, [r4, #0]
 8000e66:	680a      	ldr	r2, [r1, #0]
 8000e68:	4620      	mov	r0, r4
 8000e6a:	4790      	blx	r2
 8000e6c:	4640      	mov	r0, r8
 8000e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000e72 <cmox_mac_innerVerify>:
 8000e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e76:	4604      	mov	r4, r0
 8000e78:	460d      	mov	r5, r1
 8000e7a:	6821      	ldr	r1, [r4, #0]
 8000e7c:	4616      	mov	r6, r2
 8000e7e:	684a      	ldr	r2, [r1, #4]
 8000e80:	461f      	mov	r7, r3
 8000e82:	4790      	blx	r2
 8000e84:	4680      	mov	r8, r0
 8000e86:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e8a:	d12e      	bne.n	8000eea <cmox_mac_innerVerify+0x78>
 8000e8c:	6822      	ldr	r2, [r4, #0]
 8000e8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8000e90:	6893      	ldr	r3, [r2, #8]
 8000e92:	4620      	mov	r0, r4
 8000e94:	4798      	blx	r3
 8000e96:	4680      	mov	r8, r0
 8000e98:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000e9c:	d125      	bne.n	8000eea <cmox_mac_innerVerify+0x78>
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	9a08      	ldr	r2, [sp, #32]
 8000ea2:	9907      	ldr	r1, [sp, #28]
 8000ea4:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8000ea8:	4620      	mov	r0, r4
 8000eaa:	47e0      	blx	ip
 8000eac:	4680      	mov	r8, r0
 8000eae:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000eb2:	d11a      	bne.n	8000eea <cmox_mac_innerVerify+0x78>
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	9a06      	ldr	r2, [sp, #24]
 8000eb8:	4639      	mov	r1, r7
 8000eba:	691f      	ldr	r7, [r3, #16]
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	47b8      	blx	r7
 8000ec0:	4680      	mov	r8, r0
 8000ec2:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000ec6:	d110      	bne.n	8000eea <cmox_mac_innerVerify+0x78>
 8000ec8:	6823      	ldr	r3, [r4, #0]
 8000eca:	4629      	mov	r1, r5
 8000ecc:	695d      	ldr	r5, [r3, #20]
 8000ece:	4632      	mov	r2, r6
 8000ed0:	4620      	mov	r0, r4
 8000ed2:	47a8      	blx	r5
 8000ed4:	4680      	mov	r8, r0
 8000ed6:	f5b8 3f40 	cmp.w	r8, #196608	@ 0x30000
 8000eda:	d106      	bne.n	8000eea <cmox_mac_innerVerify+0x78>
 8000edc:	6823      	ldr	r3, [r4, #0]
 8000ede:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8000ee0:	69dd      	ldr	r5, [r3, #28]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	47a8      	blx	r5
 8000ee8:	4680      	mov	r8, r0
 8000eea:	6821      	ldr	r1, [r4, #0]
 8000eec:	680a      	ldr	r2, [r1, #0]
 8000eee:	4620      	mov	r0, r4
 8000ef0:	4790      	blx	r2
 8000ef2:	4640      	mov	r0, r8
 8000ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000ef8 <cmox_mac_setCustomData_empty>:
 8000ef8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000efc:	4770      	bx	lr
	...

08000f00 <cmox_mac_compute>:
 8000f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f02:	460c      	mov	r4, r1
 8000f04:	b085      	sub	sp, #20
 8000f06:	4611      	mov	r1, r2
 8000f08:	2800      	cmp	r0, #0
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	bf1c      	itt	ne
 8000f0e:	6805      	ldrne	r5, [r0, #0]
 8000f10:	2d00      	cmpne	r5, #0
 8000f12:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <cmox_mac_compute+0x40>)
 8000f14:	d011      	beq.n	8000f3a <cmox_mac_compute+0x3a>
 8000f16:	b182      	cbz	r2, 8000f3a <cmox_mac_compute+0x3a>
 8000f18:	b904      	cbnz	r4, 8000f1c <cmox_mac_compute+0x1c>
 8000f1a:	b971      	cbnz	r1, 8000f3a <cmox_mac_compute+0x3a>
 8000f1c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8000f1e:	b160      	cbz	r0, 8000f3a <cmox_mac_compute+0x3a>
 8000f20:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 8000f22:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8000f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8000f26:	9002      	str	r0, [sp, #8]
 8000f28:	9604      	str	r6, [sp, #16]
 8000f2a:	9703      	str	r7, [sp, #12]
 8000f2c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8000f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000f30:	9000      	str	r0, [sp, #0]
 8000f32:	9601      	str	r6, [sp, #4]
 8000f34:	4620      	mov	r0, r4
 8000f36:	47a8      	blx	r5
 8000f38:	4603      	mov	r3, r0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	b005      	add	sp, #20
 8000f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f40:	00030002 	.word	0x00030002

08000f44 <cmox_mac_verify>:
 8000f44:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000f46:	0005      	movs	r5, r0
 8000f48:	4608      	mov	r0, r1
 8000f4a:	4611      	mov	r1, r2
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	bf1c      	itt	ne
 8000f50:	682c      	ldrne	r4, [r5, #0]
 8000f52:	2c00      	cmpne	r4, #0
 8000f54:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <cmox_mac_verify+0x40>)
 8000f56:	d011      	beq.n	8000f7c <cmox_mac_verify+0x38>
 8000f58:	9c08      	ldr	r4, [sp, #32]
 8000f5a:	b902      	cbnz	r2, 8000f5e <cmox_mac_verify+0x1a>
 8000f5c:	b974      	cbnz	r4, 8000f7c <cmox_mac_verify+0x38>
 8000f5e:	b900      	cbnz	r0, 8000f62 <cmox_mac_verify+0x1e>
 8000f60:	b961      	cbnz	r1, 8000f7c <cmox_mac_verify+0x38>
 8000f62:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8000f64:	b156      	cbz	r6, 8000f7c <cmox_mac_verify+0x38>
 8000f66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000f68:	9303      	str	r3, [sp, #12]
 8000f6a:	9602      	str	r6, [sp, #8]
 8000f6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f6e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	9601      	str	r6, [sp, #4]
 8000f74:	4623      	mov	r3, r4
 8000f76:	686c      	ldr	r4, [r5, #4]
 8000f78:	47a0      	blx	r4
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	b004      	add	sp, #16
 8000f80:	bd70      	pop	{r4, r5, r6, pc}
 8000f82:	bf00      	nop
 8000f84:	00030002 	.word	0x00030002

08000f88 <cmox_sha256_cleanup>:
 8000f88:	b500      	push	{lr}
 8000f8a:	b081      	sub	sp, #4
 8000f8c:	6801      	ldr	r1, [r0, #0]
 8000f8e:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <cmox_sha256_cleanup+0x24>)
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d100      	bne.n	8000f96 <cmox_sha256_cleanup+0xe>
 8000f94:	b910      	cbnz	r0, 8000f9c <cmox_sha256_cleanup+0x14>
 8000f96:	4806      	ldr	r0, [pc, #24]	@ (8000fb0 <cmox_sha256_cleanup+0x28>)
 8000f98:	b001      	add	sp, #4
 8000f9a:	bd00      	pop	{pc}
 8000f9c:	217c      	movs	r1, #124	@ 0x7c
 8000f9e:	f004 fdf0 	bl	8005b82 <__aeabi_memclr>
 8000fa2:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000fa6:	b001      	add	sp, #4
 8000fa8:	bd00      	pop	{pc}
 8000faa:	bf00      	nop
 8000fac:	08001094 	.word	0x08001094
 8000fb0:	00020003 	.word	0x00020003

08000fb4 <cmox_sha256_init>:
 8000fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe8 <cmox_sha256_init+0x34>)
 8000fba:	e892 51f8 	ldmia.w	r2, {r3, r4, r5, r6, r7, r8, ip, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	4669      	mov	r1, sp
 8000fc2:	e881 51f8 	stmia.w	r1, {r3, r4, r5, r6, r7, r8, ip, lr}
 8000fc6:	6802      	ldr	r2, [r0, #0]
 8000fc8:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <cmox_sha256_init+0x38>)
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d100      	bne.n	8000fd0 <cmox_sha256_init+0x1c>
 8000fce:	b918      	cbnz	r0, 8000fd8 <cmox_sha256_init+0x24>
 8000fd0:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <cmox_sha256_init+0x3c>)
 8000fd2:	b008      	add	sp, #32
 8000fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fd8:	2220      	movs	r2, #32
 8000fda:	3008      	adds	r0, #8
 8000fdc:	f000 ffb1 	bl	8001f42 <cmox_md_init>
 8000fe0:	b008      	add	sp, #32
 8000fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fe6:	bf00      	nop
 8000fe8:	08001074 	.word	0x08001074
 8000fec:	08001094 	.word	0x08001094
 8000ff0:	00020003 	.word	0x00020003

08000ff4 <cmox_sha256_setTagLen>:
 8000ff4:	2921      	cmp	r1, #33	@ 0x21
 8000ff6:	d204      	bcs.n	8001002 <cmox_sha256_setTagLen+0xe>
 8000ff8:	6802      	ldr	r2, [r0, #0]
 8000ffa:	4b04      	ldr	r3, [pc, #16]	@ (800100c <cmox_sha256_setTagLen+0x18>)
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d100      	bne.n	8001002 <cmox_sha256_setTagLen+0xe>
 8001000:	b908      	cbnz	r0, 8001006 <cmox_sha256_setTagLen+0x12>
 8001002:	4803      	ldr	r0, [pc, #12]	@ (8001010 <cmox_sha256_setTagLen+0x1c>)
 8001004:	4770      	bx	lr
 8001006:	3008      	adds	r0, #8
 8001008:	f000 bfaa 	b.w	8001f60 <cmox_md_setTagSize>
 800100c:	08001094 	.word	0x08001094
 8001010:	00020003 	.word	0x00020003

08001014 <cmox_sha256_append>:
 8001014:	b410      	push	{r4}
 8001016:	b081      	sub	sp, #4
 8001018:	4613      	mov	r3, r2
 800101a:	6802      	ldr	r2, [r0, #0]
 800101c:	4c07      	ldr	r4, [pc, #28]	@ (800103c <cmox_sha256_append+0x28>)
 800101e:	42a2      	cmp	r2, r4
 8001020:	d100      	bne.n	8001024 <cmox_sha256_append+0x10>
 8001022:	b918      	cbnz	r0, 800102c <cmox_sha256_append+0x18>
 8001024:	b001      	add	sp, #4
 8001026:	bc10      	pop	{r4}
 8001028:	4805      	ldr	r0, [pc, #20]	@ (8001040 <cmox_sha256_append+0x2c>)
 800102a:	4770      	bx	lr
 800102c:	b001      	add	sp, #4
 800102e:	f100 0224 	add.w	r2, r0, #36	@ 0x24
 8001032:	bc10      	pop	{r4}
 8001034:	3008      	adds	r0, #8
 8001036:	f000 bf97 	b.w	8001f68 <cmox_md_append>
 800103a:	bf00      	nop
 800103c:	08001094 	.word	0x08001094
 8001040:	00020003 	.word	0x00020003

08001044 <cmox_sha256_generateTag>:
 8001044:	b410      	push	{r4}
 8001046:	b081      	sub	sp, #4
 8001048:	4613      	mov	r3, r2
 800104a:	6802      	ldr	r2, [r0, #0]
 800104c:	4c07      	ldr	r4, [pc, #28]	@ (800106c <cmox_sha256_generateTag+0x28>)
 800104e:	42a2      	cmp	r2, r4
 8001050:	d100      	bne.n	8001054 <cmox_sha256_generateTag+0x10>
 8001052:	b918      	cbnz	r0, 800105c <cmox_sha256_generateTag+0x18>
 8001054:	b001      	add	sp, #4
 8001056:	bc10      	pop	{r4}
 8001058:	4805      	ldr	r0, [pc, #20]	@ (8001070 <cmox_sha256_generateTag+0x2c>)
 800105a:	4770      	bx	lr
 800105c:	460a      	mov	r2, r1
 800105e:	b001      	add	sp, #4
 8001060:	f100 0124 	add.w	r1, r0, #36	@ 0x24
 8001064:	bc10      	pop	{r4}
 8001066:	3008      	adds	r0, #8
 8001068:	f000 bfd2 	b.w	8002010 <cmox_md_generateTag>
 800106c:	08001094 	.word	0x08001094
 8001070:	00020003 	.word	0x00020003
 8001074:	6a09e667 	.word	0x6a09e667
 8001078:	bb67ae85 	.word	0xbb67ae85
 800107c:	3c6ef372 	.word	0x3c6ef372
 8001080:	a54ff53a 	.word	0xa54ff53a
 8001084:	510e527f 	.word	0x510e527f
 8001088:	9b05688c 	.word	0x9b05688c
 800108c:	1f83d9ab 	.word	0x1f83d9ab
 8001090:	5be0cd19 	.word	0x5be0cd19

08001094 <CMOX_SHA256_VTABLE>:
 8001094:	08000f89 08000fb5 08000ff5 08001015     ................
 80010a4:	08001045                                E...

080010a8 <cmox_sha256_compute>:
 80010a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010aa:	b0a3      	sub	sp, #140	@ 0x8c
 80010ac:	4604      	mov	r4, r0
 80010ae:	480b      	ldr	r0, [pc, #44]	@ (80010dc <cmox_sha256_compute+0x34>)
 80010b0:	9002      	str	r0, [sp, #8]
 80010b2:	460d      	mov	r5, r1
 80010b4:	4616      	mov	r6, r2
 80010b6:	461f      	mov	r7, r3
 80010b8:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <cmox_sha256_compute+0x38>)
 80010ba:	2208      	movs	r2, #8
 80010bc:	2140      	movs	r1, #64	@ 0x40
 80010be:	a804      	add	r0, sp, #16
 80010c0:	f000 ff3b 	bl	8001f3a <cmox_md_construct>
 80010c4:	9828      	ldr	r0, [sp, #160]	@ 0xa0
 80010c6:	9001      	str	r0, [sp, #4]
 80010c8:	9700      	str	r7, [sp, #0]
 80010ca:	4633      	mov	r3, r6
 80010cc:	462a      	mov	r2, r5
 80010ce:	4621      	mov	r1, r4
 80010d0:	a802      	add	r0, sp, #8
 80010d2:	f000 fc85 	bl	80019e0 <cmox_hash_common_compute>
 80010d6:	b023      	add	sp, #140	@ 0x8c
 80010d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010da:	bf00      	nop
 80010dc:	08001094 	.word	0x08001094
 80010e0:	08006b84 	.word	0x08006b84

080010e4 <cmox_sha256_construct>:
 80010e4:	b510      	push	{r4, lr}
 80010e6:	0004      	movs	r4, r0
 80010e8:	bf08      	it	eq
 80010ea:	2400      	moveq	r4, #0
 80010ec:	d008      	beq.n	8001100 <cmox_sha256_construct+0x1c>
 80010ee:	4805      	ldr	r0, [pc, #20]	@ (8001104 <cmox_sha256_construct+0x20>)
 80010f0:	4b05      	ldr	r3, [pc, #20]	@ (8001108 <cmox_sha256_construct+0x24>)
 80010f2:	6020      	str	r0, [r4, #0]
 80010f4:	2208      	movs	r2, #8
 80010f6:	2140      	movs	r1, #64	@ 0x40
 80010f8:	f104 0008 	add.w	r0, r4, #8
 80010fc:	f000 ff1d 	bl	8001f3a <cmox_md_construct>
 8001100:	4620      	mov	r0, r4
 8001102:	bd10      	pop	{r4, pc}
 8001104:	08001094 	.word	0x08001094
 8001108:	08006b84 	.word	0x08006b84

0800110c <cmox_sha256_transform>:
 800110c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001110:	b0c1      	sub	sp, #260	@ 0x104
 8001112:	680b      	ldr	r3, [r1, #0]
 8001114:	ba1b      	rev	r3, r3
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	4602      	mov	r2, r0
 800111a:	684b      	ldr	r3, [r1, #4]
 800111c:	a801      	add	r0, sp, #4
 800111e:	ba1b      	rev	r3, r3
 8001120:	6043      	str	r3, [r0, #4]
 8001122:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 8001126:	688b      	ldr	r3, [r1, #8]
 8001128:	ba1b      	rev	r3, r3
 800112a:	6083      	str	r3, [r0, #8]
 800112c:	68cb      	ldr	r3, [r1, #12]
 800112e:	ba1b      	rev	r3, r3
 8001130:	60c3      	str	r3, [r0, #12]
 8001132:	690b      	ldr	r3, [r1, #16]
 8001134:	ba1b      	rev	r3, r3
 8001136:	6103      	str	r3, [r0, #16]
 8001138:	694b      	ldr	r3, [r1, #20]
 800113a:	ba1b      	rev	r3, r3
 800113c:	6143      	str	r3, [r0, #20]
 800113e:	698b      	ldr	r3, [r1, #24]
 8001140:	ba1b      	rev	r3, r3
 8001142:	6183      	str	r3, [r0, #24]
 8001144:	69cb      	ldr	r3, [r1, #28]
 8001146:	ba1b      	rev	r3, r3
 8001148:	61c3      	str	r3, [r0, #28]
 800114a:	6a0b      	ldr	r3, [r1, #32]
 800114c:	ba1b      	rev	r3, r3
 800114e:	6203      	str	r3, [r0, #32]
 8001150:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8001152:	ba1b      	rev	r3, r3
 8001154:	6243      	str	r3, [r0, #36]	@ 0x24
 8001156:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8001158:	ba1b      	rev	r3, r3
 800115a:	6283      	str	r3, [r0, #40]	@ 0x28
 800115c:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800115e:	ba1b      	rev	r3, r3
 8001160:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8001162:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8001164:	ba1b      	rev	r3, r3
 8001166:	6303      	str	r3, [r0, #48]	@ 0x30
 8001168:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800116a:	ba1b      	rev	r3, r3
 800116c:	6343      	str	r3, [r0, #52]	@ 0x34
 800116e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8001170:	ba1b      	rev	r3, r3
 8001172:	6383      	str	r3, [r0, #56]	@ 0x38
 8001174:	6bc9      	ldr	r1, [r1, #60]	@ 0x3c
 8001176:	ba09      	rev	r1, r1
 8001178:	63c1      	str	r1, [r0, #60]	@ 0x3c
 800117a:	2018      	movs	r0, #24
 800117c:	f85c 4c08 	ldr.w	r4, [ip, #-8]
 8001180:	ea4f 41f4 	mov.w	r1, r4, ror #19
 8001184:	ea91 4374 	eors.w	r3, r1, r4, ror #17
 8001188:	f85c 1c3c 	ldr.w	r1, [ip, #-60]
 800118c:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
 8001190:	ea4f 47b1 	mov.w	r7, r1, ror #18
 8001194:	f85c 4c1c 	ldr.w	r4, [ip, #-28]
 8001198:	ea97 16f1 	eors.w	r6, r7, r1, ror #7
 800119c:	4423      	add	r3, r4
 800119e:	ea86 06d1 	eor.w	r6, r6, r1, lsr #3
 80011a2:	18f3      	adds	r3, r6, r3
 80011a4:	f85c 6c40 	ldr.w	r6, [ip, #-64]
 80011a8:	18f3      	adds	r3, r6, r3
 80011aa:	f8cc 3000 	str.w	r3, [ip]
 80011ae:	f85c 4c04 	ldr.w	r4, [ip, #-4]
 80011b2:	ea4f 46f4 	mov.w	r6, r4, ror #19
 80011b6:	ea96 4374 	eors.w	r3, r6, r4, ror #17
 80011ba:	f85c 6c38 	ldr.w	r6, [ip, #-56]
 80011be:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
 80011c2:	ea4f 4ab6 	mov.w	sl, r6, ror #18
 80011c6:	f85c 4c18 	ldr.w	r4, [ip, #-24]
 80011ca:	ea8a 17f6 	eor.w	r7, sl, r6, ror #7
 80011ce:	4423      	add	r3, r4
 80011d0:	ea87 07d6 	eor.w	r7, r7, r6, lsr #3
 80011d4:	18fb      	adds	r3, r7, r3
 80011d6:	18c9      	adds	r1, r1, r3
 80011d8:	f8cc 1004 	str.w	r1, [ip, #4]
 80011dc:	1e40      	subs	r0, r0, #1
 80011de:	f10c 0c08 	add.w	ip, ip, #8
 80011e2:	d1cb      	bne.n	800117c <cmox_sha256_transform+0x70>
 80011e4:	4610      	mov	r0, r2
 80011e6:	9200      	str	r2, [sp, #0]
 80011e8:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 80011ea:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80011ec:	f8d0 e060 	ldr.w	lr, [r0, #96]	@ 0x60
 80011f0:	f8d0 8070 	ldr.w	r8, [r0, #112]	@ 0x70
 80011f4:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 80011f6:	6f44      	ldr	r4, [r0, #116]	@ 0x74
 80011f8:	f8d0 a068 	ldr.w	sl, [r0, #104]	@ 0x68
 80011fc:	6f85      	ldr	r5, [r0, #120]	@ 0x78
 80011fe:	f8df 90f4 	ldr.w	r9, [pc, #244]	@ 80012f4 <cmox_sha256_transform+0x1e8>
 8001202:	f10d 0c04 	add.w	ip, sp, #4
 8001206:	2020      	movs	r0, #32
 8001208:	ea4f 16b3 	mov.w	r6, r3, ror #6
 800120c:	ea86 26f3 	eor.w	r6, r6, r3, ror #11
 8001210:	ea86 6673 	eor.w	r6, r6, r3, ror #25
 8001214:	1975      	adds	r5, r6, r5
 8001216:	ea84 0608 	eor.w	r6, r4, r8
 800121a:	401e      	ands	r6, r3
 800121c:	4066      	eors	r6, r4
 800121e:	1975      	adds	r5, r6, r5
 8001220:	f859 6b04 	ldr.w	r6, [r9], #4
 8001224:	f85c 7b04 	ldr.w	r7, [ip], #4
 8001228:	1975      	adds	r5, r6, r5
 800122a:	197e      	adds	r6, r7, r5
 800122c:	ea4f 07b1 	mov.w	r7, r1, ror #2
 8001230:	ea4e 0b01 	orr.w	fp, lr, r1
 8001234:	ea87 3771 	eor.w	r7, r7, r1, ror #13
 8001238:	ea0e 0501 	and.w	r5, lr, r1
 800123c:	ea0b 0b02 	and.w	fp, fp, r2
 8001240:	ea87 57b1 	eor.w	r7, r7, r1, ror #22
 8001244:	ea4b 0505 	orr.w	r5, fp, r5
 8001248:	19ef      	adds	r7, r5, r7
 800124a:	4645      	mov	r5, r8
 800124c:	eb06 080a 	add.w	r8, r6, sl
 8001250:	4692      	mov	sl, r2
 8001252:	4672      	mov	r2, lr
 8001254:	eb07 0e06 	add.w	lr, r7, r6
 8001258:	ea4f 16b8 	mov.w	r6, r8, ror #6
 800125c:	ea86 26f8 	eor.w	r6, r6, r8, ror #11
 8001260:	ea86 6678 	eor.w	r6, r6, r8, ror #25
 8001264:	1934      	adds	r4, r6, r4
 8001266:	ea85 0603 	eor.w	r6, r5, r3
 800126a:	ea06 0608 	and.w	r6, r6, r8
 800126e:	406e      	eors	r6, r5
 8001270:	1934      	adds	r4, r6, r4
 8001272:	f859 6b04 	ldr.w	r6, [r9], #4
 8001276:	f85c 7b04 	ldr.w	r7, [ip], #4
 800127a:	1934      	adds	r4, r6, r4
 800127c:	193e      	adds	r6, r7, r4
 800127e:	ea4f 07be 	mov.w	r7, lr, ror #2
 8001282:	ea41 0b0e 	orr.w	fp, r1, lr
 8001286:	ea87 377e 	eor.w	r7, r7, lr, ror #13
 800128a:	ea01 040e 	and.w	r4, r1, lr
 800128e:	ea0b 0b02 	and.w	fp, fp, r2
 8001292:	ea87 57be 	eor.w	r7, r7, lr, ror #22
 8001296:	ea4b 0404 	orr.w	r4, fp, r4
 800129a:	19e7      	adds	r7, r4, r7
 800129c:	461c      	mov	r4, r3
 800129e:	eb06 030a 	add.w	r3, r6, sl
 80012a2:	4692      	mov	sl, r2
 80012a4:	460a      	mov	r2, r1
 80012a6:	19b9      	adds	r1, r7, r6
 80012a8:	1e40      	subs	r0, r0, #1
 80012aa:	d1ad      	bne.n	8001208 <cmox_sha256_transform+0xfc>
 80012ac:	9800      	ldr	r0, [sp, #0]
 80012ae:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 80012b0:	4431      	add	r1, r6
 80012b2:	65c1      	str	r1, [r0, #92]	@ 0x5c
 80012b4:	9900      	ldr	r1, [sp, #0]
 80012b6:	6e08      	ldr	r0, [r1, #96]	@ 0x60
 80012b8:	4470      	add	r0, lr
 80012ba:	6608      	str	r0, [r1, #96]	@ 0x60
 80012bc:	9800      	ldr	r0, [sp, #0]
 80012be:	6e41      	ldr	r1, [r0, #100]	@ 0x64
 80012c0:	1852      	adds	r2, r2, r1
 80012c2:	6642      	str	r2, [r0, #100]	@ 0x64
 80012c4:	9900      	ldr	r1, [sp, #0]
 80012c6:	6e88      	ldr	r0, [r1, #104]	@ 0x68
 80012c8:	4450      	add	r0, sl
 80012ca:	6688      	str	r0, [r1, #104]	@ 0x68
 80012cc:	9800      	ldr	r0, [sp, #0]
 80012ce:	6ec1      	ldr	r1, [r0, #108]	@ 0x6c
 80012d0:	185b      	adds	r3, r3, r1
 80012d2:	66c3      	str	r3, [r0, #108]	@ 0x6c
 80012d4:	9900      	ldr	r1, [sp, #0]
 80012d6:	6f08      	ldr	r0, [r1, #112]	@ 0x70
 80012d8:	4440      	add	r0, r8
 80012da:	6708      	str	r0, [r1, #112]	@ 0x70
 80012dc:	9800      	ldr	r0, [sp, #0]
 80012de:	6f41      	ldr	r1, [r0, #116]	@ 0x74
 80012e0:	1864      	adds	r4, r4, r1
 80012e2:	6744      	str	r4, [r0, #116]	@ 0x74
 80012e4:	9900      	ldr	r1, [sp, #0]
 80012e6:	6f88      	ldr	r0, [r1, #120]	@ 0x78
 80012e8:	182d      	adds	r5, r5, r0
 80012ea:	678d      	str	r5, [r1, #120]	@ 0x78
 80012ec:	b041      	add	sp, #260	@ 0x104
 80012ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012f2:	bf00      	nop
 80012f4:	08006a84 	.word	0x08006a84

080012f8 <cmox_aesFast_decrypt>:
 80012f8:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012fc:	f100 050c 	add.w	r5, r0, #12
 8001300:	b08c      	sub	sp, #48	@ 0x30
 8001302:	680e      	ldr	r6, [r1, #0]
 8001304:	684c      	ldr	r4, [r1, #4]
 8001306:	6842      	ldr	r2, [r0, #4]
 8001308:	68cf      	ldr	r7, [r1, #12]
 800130a:	08d3      	lsrs	r3, r2, #3
 800130c:	08d2      	lsrs	r2, r2, #3
 800130e:	00d2      	lsls	r2, r2, #3
 8001310:	f102 0818 	add.w	r8, r2, #24
 8001314:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 8001318:	1cdb      	adds	r3, r3, #3
 800131a:	682a      	ldr	r2, [r5, #0]
 800131c:	4056      	eors	r6, r2
 800131e:	686a      	ldr	r2, [r5, #4]
 8001320:	ea82 0e04 	eor.w	lr, r2, r4
 8001324:	688c      	ldr	r4, [r1, #8]
 8001326:	68aa      	ldr	r2, [r5, #8]
 8001328:	68e9      	ldr	r1, [r5, #12]
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	eb00 0088 	add.w	r0, r0, r8, lsl #2
 8001330:	4054      	eors	r4, r2
 8001332:	404f      	eors	r7, r1
 8001334:	f1a0 0514 	sub.w	r5, r0, #20
 8001338:	f8df 8290 	ldr.w	r8, [pc, #656]	@ 80015cc <cmox_aesFast_decrypt+0x2d4>
 800133c:	e056      	b.n	80013ec <cmox_aesFast_decrypt+0xf4>
 800133e:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8001340:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8001344:	f8dd b028 	ldr.w	fp, [sp, #40]	@ 0x28
 8001348:	f858 6026 	ldr.w	r6, [r8, r6, lsl #2]
 800134c:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8001350:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8001354:	ea4f 2037 	mov.w	r0, r7, ror #8
 8001358:	f858 702b 	ldr.w	r7, [r8, fp, lsl #2]
 800135c:	4070      	eors	r0, r6
 800135e:	ea90 4037 	eors.w	r0, r0, r7, ror #16
 8001362:	ea90 6031 	eors.w	r0, r0, r1, ror #24
 8001366:	ea82 0600 	eor.w	r6, r2, r0
 800136a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800136c:	f858 1020 	ldr.w	r1, [r8, r0, lsl #2]
 8001370:	f858 202e 	ldr.w	r2, [r8, lr, lsl #2]
 8001374:	ea4f 2031 	mov.w	r0, r1, ror #8
 8001378:	ea4f 4132 	mov.w	r1, r2, ror #16
 800137c:	ea4f 6233 	mov.w	r2, r3, ror #24
 8001380:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8001384:	4058      	eors	r0, r3
 8001386:	4048      	eors	r0, r1
 8001388:	ea82 0100 	eor.w	r1, r2, r0
 800138c:	6868      	ldr	r0, [r5, #4]
 800138e:	9b05      	ldr	r3, [sp, #20]
 8001390:	ea80 0e01 	eor.w	lr, r0, r1
 8001394:	9908      	ldr	r1, [sp, #32]
 8001396:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 800139a:	9907      	ldr	r1, [sp, #28]
 800139c:	ea4f 2430 	mov.w	r4, r0, ror #8
 80013a0:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 80013a4:	9906      	ldr	r1, [sp, #24]
 80013a6:	f858 2021 	ldr.w	r2, [r8, r1, lsl #2]
 80013aa:	ea4f 6132 	mov.w	r1, r2, ror #24
 80013ae:	f858 2023 	ldr.w	r2, [r8, r3, lsl #2]
 80013b2:	9b01      	ldr	r3, [sp, #4]
 80013b4:	4054      	eors	r4, r2
 80013b6:	ea94 4430 	eors.w	r4, r4, r0, ror #16
 80013ba:	68a8      	ldr	r0, [r5, #8]
 80013bc:	404c      	eors	r4, r1
 80013be:	9904      	ldr	r1, [sp, #16]
 80013c0:	4044      	eors	r4, r0
 80013c2:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 80013c6:	9903      	ldr	r1, [sp, #12]
 80013c8:	ea4f 2730 	mov.w	r7, r0, ror #8
 80013cc:	f858 0021 	ldr.w	r0, [r8, r1, lsl #2]
 80013d0:	9902      	ldr	r1, [sp, #8]
 80013d2:	f858 2021 	ldr.w	r2, [r8, r1, lsl #2]
 80013d6:	ea4f 6132 	mov.w	r1, r2, ror #24
 80013da:	f858 2023 	ldr.w	r2, [r8, r3, lsl #2]
 80013de:	4057      	eors	r7, r2
 80013e0:	ea97 4730 	eors.w	r7, r7, r0, ror #16
 80013e4:	68e8      	ldr	r0, [r5, #12]
 80013e6:	404f      	eors	r7, r1
 80013e8:	4047      	eors	r7, r0
 80013ea:	3d20      	subs	r5, #32
 80013ec:	0238      	lsls	r0, r7, #8
 80013ee:	0e00      	lsrs	r0, r0, #24
 80013f0:	f858 1020 	ldr.w	r1, [r8, r0, lsl #2]
 80013f4:	0420      	lsls	r0, r4, #16
 80013f6:	ea4f 2231 	mov.w	r2, r1, ror #8
 80013fa:	0e00      	lsrs	r0, r0, #24
 80013fc:	f858 1020 	ldr.w	r1, [r8, r0, lsl #2]
 8001400:	ea4f 4031 	mov.w	r0, r1, ror #16
 8001404:	fa5f f38e 	uxtb.w	r3, lr
 8001408:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
 800140c:	0e33      	lsrs	r3, r6, #24
 800140e:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8001412:	405a      	eors	r2, r3
 8001414:	4042      	eors	r2, r0
 8001416:	6928      	ldr	r0, [r5, #16]
 8001418:	ea92 6231 	eors.w	r2, r2, r1, ror #24
 800141c:	0231      	lsls	r1, r6, #8
 800141e:	0e09      	lsrs	r1, r1, #24
 8001420:	4042      	eors	r2, r0
 8001422:	f858 3021 	ldr.w	r3, [r8, r1, lsl #2]
 8001426:	0438      	lsls	r0, r7, #16
 8001428:	ea4f 2133 	mov.w	r1, r3, ror #8
 800142c:	0e00      	lsrs	r0, r0, #24
 800142e:	f858 3020 	ldr.w	r3, [r8, r0, lsl #2]
 8001432:	ea4f 4033 	mov.w	r0, r3, ror #16
 8001436:	b2e3      	uxtb	r3, r4
 8001438:	f858 b023 	ldr.w	fp, [r8, r3, lsl #2]
 800143c:	ea4f 633b 	mov.w	r3, fp, ror #24
 8001440:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
 8001444:	f858 b02b 	ldr.w	fp, [r8, fp, lsl #2]
 8001448:	ea81 010b 	eor.w	r1, r1, fp
 800144c:	4041      	eors	r1, r0
 800144e:	6968      	ldr	r0, [r5, #20]
 8001450:	4059      	eors	r1, r3
 8001452:	ea4f 230e 	mov.w	r3, lr, lsl #8
 8001456:	4041      	eors	r1, r0
 8001458:	0e1b      	lsrs	r3, r3, #24
 800145a:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800145e:	ea4f 2330 	mov.w	r3, r0, ror #8
 8001462:	0430      	lsls	r0, r6, #16
 8001464:	0e00      	lsrs	r0, r0, #24
 8001466:	f858 b020 	ldr.w	fp, [r8, r0, lsl #2]
 800146a:	ea4f 4b3b 	mov.w	fp, fp, ror #16
 800146e:	f8cd b004 	str.w	fp, [sp, #4]
 8001472:	b2f8      	uxtb	r0, r7
 8001474:	f858 b020 	ldr.w	fp, [r8, r0, lsl #2]
 8001478:	ea4f 603b 	mov.w	r0, fp, ror #24
 800147c:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 8001480:	f858 b02b 	ldr.w	fp, [r8, fp, lsl #2]
 8001484:	ea83 030b 	eor.w	r3, r3, fp
 8001488:	f8dd b004 	ldr.w	fp, [sp, #4]
 800148c:	ea8b 0303 	eor.w	r3, fp, r3
 8001490:	4043      	eors	r3, r0
 8001492:	0224      	lsls	r4, r4, #8
 8001494:	69a8      	ldr	r0, [r5, #24]
 8001496:	0e24      	lsrs	r4, r4, #24
 8001498:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800149c:	4043      	eors	r3, r0
 800149e:	ea4f 2034 	mov.w	r0, r4, ror #8
 80014a2:	ea4f 440e 	mov.w	r4, lr, lsl #16
 80014a6:	0e3f      	lsrs	r7, r7, #24
 80014a8:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 80014ac:	f858 7027 	ldr.w	r7, [r8, r7, lsl #2]
 80014b0:	f858 e02e 	ldr.w	lr, [r8, lr, lsl #2]
 80014b4:	b2f6      	uxtb	r6, r6
 80014b6:	f858 4026 	ldr.w	r4, [r8, r6, lsl #2]
 80014ba:	4047      	eors	r7, r0
 80014bc:	ea87 473e 	eor.w	r7, r7, lr, ror #16
 80014c0:	69e8      	ldr	r0, [r5, #28]
 80014c2:	ea97 6734 	eors.w	r7, r7, r4, ror #24
 80014c6:	9c00      	ldr	r4, [sp, #0]
 80014c8:	4047      	eors	r7, r0
 80014ca:	0438      	lsls	r0, r7, #16
 80014cc:	ea4f 6e10 	mov.w	lr, r0, lsr #24
 80014d0:	0210      	lsls	r0, r2, #8
 80014d2:	0e00      	lsrs	r0, r0, #24
 80014d4:	1e64      	subs	r4, r4, #1
 80014d6:	9400      	str	r4, [sp, #0]
 80014d8:	0e3e      	lsrs	r6, r7, #24
 80014da:	040c      	lsls	r4, r1, #16
 80014dc:	9601      	str	r6, [sp, #4]
 80014de:	0e24      	lsrs	r4, r4, #24
 80014e0:	021e      	lsls	r6, r3, #8
 80014e2:	9403      	str	r4, [sp, #12]
 80014e4:	0e36      	lsrs	r6, r6, #24
 80014e6:	9604      	str	r6, [sp, #16]
 80014e8:	0e1c      	lsrs	r4, r3, #24
 80014ea:	0416      	lsls	r6, r2, #16
 80014ec:	9405      	str	r4, [sp, #20]
 80014ee:	0e36      	lsrs	r6, r6, #24
 80014f0:	020c      	lsls	r4, r1, #8
 80014f2:	9607      	str	r6, [sp, #28]
 80014f4:	0e24      	lsrs	r4, r4, #24
 80014f6:	0e16      	lsrs	r6, r2, #24
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	9408      	str	r4, [sp, #32]
 80014fc:	9009      	str	r0, [sp, #36]	@ 0x24
 80014fe:	0e0c      	lsrs	r4, r1, #24
 8001500:	0418      	lsls	r0, r3, #16
 8001502:	0e00      	lsrs	r0, r0, #24
 8001504:	900a      	str	r0, [sp, #40]	@ 0x28
 8001506:	9202      	str	r2, [sp, #8]
 8001508:	0238      	lsls	r0, r7, #8
 800150a:	0e00      	lsrs	r0, r0, #24
 800150c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800150e:	b2ff      	uxtb	r7, r7
 8001510:	9706      	str	r7, [sp, #24]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	9800      	ldr	r0, [sp, #0]
 8001516:	682a      	ldr	r2, [r5, #0]
 8001518:	2800      	cmp	r0, #0
 800151a:	b2c9      	uxtb	r1, r1
 800151c:	f47f af0f 	bne.w	800133e <cmox_aesFast_decrypt+0x46>
 8001520:	f8df 90ac 	ldr.w	r9, [pc, #172]	@ 80015d0 <cmox_aesFast_decrypt+0x2d8>
 8001524:	f819 0006 	ldrb.w	r0, [r9, r6]
 8001528:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800152a:	f819 6006 	ldrb.w	r6, [r9, r6]
 800152e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001532:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8001534:	0436      	lsls	r6, r6, #16
 8001536:	ea46 6000 	orr.w	r0, r6, r0, lsl #24
 800153a:	f819 600a 	ldrb.w	r6, [r9, sl]
 800153e:	ea40 2606 	orr.w	r6, r0, r6, lsl #8
 8001542:	f819 0001 	ldrb.w	r0, [r9, r1]
 8001546:	4330      	orrs	r0, r6
 8001548:	4042      	eors	r2, r0
 800154a:	603a      	str	r2, [r7, #0]
 800154c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800154e:	f819 2000 	ldrb.w	r2, [r9, r0]
 8001552:	f819 1004 	ldrb.w	r1, [r9, r4]
 8001556:	f819 000e 	ldrb.w	r0, [r9, lr]
 800155a:	0412      	lsls	r2, r2, #16
 800155c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001560:	f819 1003 	ldrb.w	r1, [r9, r3]
 8001564:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001568:	6868      	ldr	r0, [r5, #4]
 800156a:	430a      	orrs	r2, r1
 800156c:	4042      	eors	r2, r0
 800156e:	607a      	str	r2, [r7, #4]
 8001570:	9905      	ldr	r1, [sp, #20]
 8001572:	f819 0001 	ldrb.w	r0, [r9, r1]
 8001576:	9908      	ldr	r1, [sp, #32]
 8001578:	f819 2001 	ldrb.w	r2, [r9, r1]
 800157c:	9b06      	ldr	r3, [sp, #24]
 800157e:	0412      	lsls	r2, r2, #16
 8001580:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8001584:	9807      	ldr	r0, [sp, #28]
 8001586:	f819 1000 	ldrb.w	r1, [r9, r0]
 800158a:	68a8      	ldr	r0, [r5, #8]
 800158c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001590:	f819 1003 	ldrb.w	r1, [r9, r3]
 8001594:	430a      	orrs	r2, r1
 8001596:	4042      	eors	r2, r0
 8001598:	60ba      	str	r2, [r7, #8]
 800159a:	9901      	ldr	r1, [sp, #4]
 800159c:	f819 0001 	ldrb.w	r0, [r9, r1]
 80015a0:	9904      	ldr	r1, [sp, #16]
 80015a2:	f819 2001 	ldrb.w	r2, [r9, r1]
 80015a6:	9b02      	ldr	r3, [sp, #8]
 80015a8:	0412      	lsls	r2, r2, #16
 80015aa:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80015ae:	9803      	ldr	r0, [sp, #12]
 80015b0:	f819 1000 	ldrb.w	r1, [r9, r0]
 80015b4:	f819 0003 	ldrb.w	r0, [r9, r3]
 80015b8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80015bc:	68e9      	ldr	r1, [r5, #12]
 80015be:	4302      	orrs	r2, r0
 80015c0:	404a      	eors	r2, r1
 80015c2:	60fa      	str	r2, [r7, #12]
 80015c4:	b00d      	add	sp, #52	@ 0x34
 80015c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015ca:	bf00      	nop
 80015cc:	08006c24 	.word	0x08006c24
 80015d0:	08007524 	.word	0x08007524

080015d4 <cmox_aesFast_keySchedule_dec>:
 80015d4:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
 80015d8:	4615      	mov	r5, r2
 80015da:	f100 040c 	add.w	r4, r0, #12
 80015de:	f000 fe9d 	bl	800231c <cmox_aesSmall_keySchedule>
 80015e2:	08ed      	lsrs	r5, r5, #3
 80015e4:	1ce8      	adds	r0, r5, #3
 80015e6:	0040      	lsls	r0, r0, #1
 80015e8:	2802      	cmp	r0, #2
 80015ea:	f0c0 808c 	bcc.w	8001706 <cmox_aesFast_keySchedule_dec+0x132>
 80015ee:	006d      	lsls	r5, r5, #1
 80015f0:	1d68      	adds	r0, r5, #5
 80015f2:	4a46      	ldr	r2, [pc, #280]	@ (800170c <cmox_aesFast_keySchedule_dec+0x138>)
 80015f4:	f8df 3118 	ldr.w	r3, [pc, #280]	@ 8001710 <cmox_aesFast_keySchedule_dec+0x13c>
 80015f8:	f854 7f10 	ldr.w	r7, [r4, #16]!
 80015fc:	0239      	lsls	r1, r7, #8
 80015fe:	0e09      	lsrs	r1, r1, #24
 8001600:	043e      	lsls	r6, r7, #16
 8001602:	f812 c001 	ldrb.w	ip, [r2, r1]
 8001606:	f853 102c 	ldr.w	r1, [r3, ip, lsl #2]
 800160a:	0e36      	lsrs	r6, r6, #24
 800160c:	ea4f 2c31 	mov.w	ip, r1, ror #8
 8001610:	f812 e006 	ldrb.w	lr, [r2, r6]
 8001614:	f853 102e 	ldr.w	r1, [r3, lr, lsl #2]
 8001618:	b2fe      	uxtb	r6, r7
 800161a:	ea4f 4e31 	mov.w	lr, r1, ror #16
 800161e:	5d96      	ldrb	r6, [r2, r6]
 8001620:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8001624:	0e3f      	lsrs	r7, r7, #24
 8001626:	ea4f 6631 	mov.w	r6, r1, ror #24
 800162a:	5dd7      	ldrb	r7, [r2, r7]
 800162c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8001630:	ea8c 0101 	eor.w	r1, ip, r1
 8001634:	ea8e 0101 	eor.w	r1, lr, r1
 8001638:	4071      	eors	r1, r6
 800163a:	6021      	str	r1, [r4, #0]
 800163c:	6867      	ldr	r7, [r4, #4]
 800163e:	0239      	lsls	r1, r7, #8
 8001640:	0e09      	lsrs	r1, r1, #24
 8001642:	f812 e001 	ldrb.w	lr, [r2, r1]
 8001646:	f853 602e 	ldr.w	r6, [r3, lr, lsl #2]
 800164a:	0439      	lsls	r1, r7, #16
 800164c:	0e09      	lsrs	r1, r1, #24
 800164e:	ea4f 2c36 	mov.w	ip, r6, ror #8
 8001652:	f812 9001 	ldrb.w	r9, [r2, r1]
 8001656:	f853 6029 	ldr.w	r6, [r3, r9, lsl #2]
 800165a:	ea4f 4e36 	mov.w	lr, r6, ror #16
 800165e:	b2fe      	uxtb	r6, r7
 8001660:	0e3f      	lsrs	r7, r7, #24
 8001662:	5dd7      	ldrb	r7, [r2, r7]
 8001664:	f812 9006 	ldrb.w	r9, [r2, r6]
 8001668:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 800166c:	f853 6029 	ldr.w	r6, [r3, r9, lsl #2]
 8001670:	ea8c 0101 	eor.w	r1, ip, r1
 8001674:	ea8e 0101 	eor.w	r1, lr, r1
 8001678:	ea91 6136 	eors.w	r1, r1, r6, ror #24
 800167c:	6061      	str	r1, [r4, #4]
 800167e:	68a7      	ldr	r7, [r4, #8]
 8001680:	0239      	lsls	r1, r7, #8
 8001682:	0e09      	lsrs	r1, r1, #24
 8001684:	f812 e001 	ldrb.w	lr, [r2, r1]
 8001688:	f853 602e 	ldr.w	r6, [r3, lr, lsl #2]
 800168c:	0439      	lsls	r1, r7, #16
 800168e:	0e09      	lsrs	r1, r1, #24
 8001690:	ea4f 2c36 	mov.w	ip, r6, ror #8
 8001694:	f812 9001 	ldrb.w	r9, [r2, r1]
 8001698:	f853 6029 	ldr.w	r6, [r3, r9, lsl #2]
 800169c:	ea4f 4e36 	mov.w	lr, r6, ror #16
 80016a0:	b2fe      	uxtb	r6, r7
 80016a2:	0e3f      	lsrs	r7, r7, #24
 80016a4:	5dd7      	ldrb	r7, [r2, r7]
 80016a6:	f812 9006 	ldrb.w	r9, [r2, r6]
 80016aa:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 80016ae:	f853 6029 	ldr.w	r6, [r3, r9, lsl #2]
 80016b2:	ea8c 0101 	eor.w	r1, ip, r1
 80016b6:	ea8e 0101 	eor.w	r1, lr, r1
 80016ba:	ea91 6136 	eors.w	r1, r1, r6, ror #24
 80016be:	60a1      	str	r1, [r4, #8]
 80016c0:	68e7      	ldr	r7, [r4, #12]
 80016c2:	0239      	lsls	r1, r7, #8
 80016c4:	0e09      	lsrs	r1, r1, #24
 80016c6:	f812 e001 	ldrb.w	lr, [r2, r1]
 80016ca:	f853 602e 	ldr.w	r6, [r3, lr, lsl #2]
 80016ce:	0439      	lsls	r1, r7, #16
 80016d0:	0e09      	lsrs	r1, r1, #24
 80016d2:	ea4f 2536 	mov.w	r5, r6, ror #8
 80016d6:	f812 e001 	ldrb.w	lr, [r2, r1]
 80016da:	f853 602e 	ldr.w	r6, [r3, lr, lsl #2]
 80016de:	b2f9      	uxtb	r1, r7
 80016e0:	0e3f      	lsrs	r7, r7, #24
 80016e2:	f812 c001 	ldrb.w	ip, [r2, r1]
 80016e6:	f853 102c 	ldr.w	r1, [r3, ip, lsl #2]
 80016ea:	5dd7      	ldrb	r7, [r2, r7]
 80016ec:	ea4f 6c31 	mov.w	ip, r1, ror #24
 80016f0:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 80016f4:	404d      	eors	r5, r1
 80016f6:	ea85 4536 	eor.w	r5, r5, r6, ror #16
 80016fa:	ea8c 0505 	eor.w	r5, ip, r5
 80016fe:	1e40      	subs	r0, r0, #1
 8001700:	60e5      	str	r5, [r4, #12]
 8001702:	f47f af79 	bne.w	80015f8 <cmox_aesFast_keySchedule_dec+0x24>
 8001706:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
 800170a:	bf00      	nop
 800170c:	08007424 	.word	0x08007424
 8001710:	08006c24 	.word	0x08006c24

08001714 <cmox_aesFast_encrypt>:
 8001714:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001718:	f100 030c 	add.w	r3, r0, #12
 800171c:	b08c      	sub	sp, #48	@ 0x30
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	684c      	ldr	r4, [r1, #4]
 8001722:	688f      	ldr	r7, [r1, #8]
 8001724:	6845      	ldr	r5, [r0, #4]
 8001726:	6808      	ldr	r0, [r1, #0]
 8001728:	4050      	eors	r0, r2
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	4054      	eors	r4, r2
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	4057      	eors	r7, r2
 8001732:	68ca      	ldr	r2, [r1, #12]
 8001734:	68d9      	ldr	r1, [r3, #12]
 8001736:	08ed      	lsrs	r5, r5, #3
 8001738:	1ced      	adds	r5, r5, #3
 800173a:	ea81 0e02 	eor.w	lr, r1, r2
 800173e:	4aa6      	ldr	r2, [pc, #664]	@ (80019d8 <cmox_aesFast_encrypt+0x2c4>)
 8001740:	9500      	str	r5, [sp, #0]
 8001742:	4621      	mov	r1, r4
 8001744:	e059      	b.n	80017fa <cmox_aesFast_encrypt+0xe6>
 8001746:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8001748:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 800174c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001750:	f852 c02a 	ldr.w	ip, [r2, sl, lsl #2]
 8001754:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001758:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 800175c:	ea4f 2034 	mov.w	r0, r4, ror #8
 8001760:	f852 4028 	ldr.w	r4, [r2, r8, lsl #2]
 8001764:	4060      	eors	r0, r4
 8001766:	ea80 403c 	eor.w	r0, r0, ip, ror #16
 800176a:	ea90 6031 	eors.w	r0, r0, r1, ror #24
 800176e:	6819      	ldr	r1, [r3, #0]
 8001770:	f8dd c024 	ldr.w	ip, [sp, #36]	@ 0x24
 8001774:	685c      	ldr	r4, [r3, #4]
 8001776:	4048      	eors	r0, r1
 8001778:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 800177c:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 8001780:	f852 e029 	ldr.w	lr, [r2, r9, lsl #2]
 8001784:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8001788:	ea97 2131 	eors.w	r1, r7, r1, ror #8
 800178c:	ea81 413c 	eor.w	r1, r1, ip, ror #16
 8001790:	ea81 613e 	eor.w	r1, r1, lr, ror #24
 8001794:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8001798:	9f08      	ldr	r7, [sp, #32]
 800179a:	f852 c02e 	ldr.w	ip, [r2, lr, lsl #2]
 800179e:	f8dd e018 	ldr.w	lr, [sp, #24]
 80017a2:	4061      	eors	r1, r4
 80017a4:	f852 4027 	ldr.w	r4, [r2, r7, lsl #2]
 80017a8:	ea4f 2734 	mov.w	r7, r4, ror #8
 80017ac:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 80017b0:	ea4f 6e34 	mov.w	lr, r4, ror #24
 80017b4:	f852 4029 	ldr.w	r4, [r2, r9, lsl #2]
 80017b8:	4067      	eors	r7, r4
 80017ba:	ea87 473c 	eor.w	r7, r7, ip, ror #16
 80017be:	689c      	ldr	r4, [r3, #8]
 80017c0:	ea8e 0707 	eor.w	r7, lr, r7
 80017c4:	f8dd e010 	ldr.w	lr, [sp, #16]
 80017c8:	4067      	eors	r7, r4
 80017ca:	f852 402e 	ldr.w	r4, [r2, lr, lsl #2]
 80017ce:	ea4f 2e34 	mov.w	lr, r4, ror #8
 80017d2:	9c03      	ldr	r4, [sp, #12]
 80017d4:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 80017d8:	ea4f 4435 	mov.w	r4, r5, ror #16
 80017dc:	9d02      	ldr	r5, [sp, #8]
 80017de:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 80017e2:	ea4f 6536 	mov.w	r5, r6, ror #24
 80017e6:	9e01      	ldr	r6, [sp, #4]
 80017e8:	f852 6026 	ldr.w	r6, [r2, r6, lsl #2]
 80017ec:	ea8e 0606 	eor.w	r6, lr, r6
 80017f0:	4074      	eors	r4, r6
 80017f2:	4065      	eors	r5, r4
 80017f4:	68dc      	ldr	r4, [r3, #12]
 80017f6:	ea84 0e05 	eor.w	lr, r4, r5
 80017fa:	020d      	lsls	r5, r1, #8
 80017fc:	fa5f f88e 	uxtb.w	r8, lr
 8001800:	0e2d      	lsrs	r5, r5, #24
 8001802:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
 8001806:	043c      	lsls	r4, r7, #16
 8001808:	ea4f 6b10 	mov.w	fp, r0, lsr #24
 800180c:	ea4f 2936 	mov.w	r9, r6, ror #8
 8001810:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8001814:	f852 4028 	ldr.w	r4, [r2, r8, lsl #2]
 8001818:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 800181c:	691d      	ldr	r5, [r3, #16]
 800181e:	ea4f 6834 	mov.w	r8, r4, ror #24
 8001822:	f852 402b 	ldr.w	r4, [r2, fp, lsl #2]
 8001826:	ea89 0404 	eor.w	r4, r9, r4
 800182a:	ea84 4436 	eor.w	r4, r4, r6, ror #16
 800182e:	ea88 0404 	eor.w	r4, r8, r4
 8001832:	406c      	eors	r4, r5
 8001834:	023d      	lsls	r5, r7, #8
 8001836:	ea4f 6815 	mov.w	r8, r5, lsr #24
 800183a:	ea4f 450e 	mov.w	r5, lr, lsl #16
 800183e:	ea4f 6c15 	mov.w	ip, r5, lsr #24
 8001842:	f852 a028 	ldr.w	sl, [r2, r8, lsl #2]
 8001846:	f852 502c 	ldr.w	r5, [r2, ip, lsl #2]
 800184a:	ea4f 4c35 	mov.w	ip, r5, ror #16
 800184e:	fa5f f880 	uxtb.w	r8, r0
 8001852:	f852 5028 	ldr.w	r5, [r2, r8, lsl #2]
 8001856:	ea4f 6835 	mov.w	r8, r5, ror #24
 800185a:	ea4f 6b11 	mov.w	fp, r1, lsr #24
 800185e:	f852 502b 	ldr.w	r5, [r2, fp, lsl #2]
 8001862:	695e      	ldr	r6, [r3, #20]
 8001864:	ea85 253a 	eor.w	r5, r5, sl, ror #8
 8001868:	ea8c 0505 	eor.w	r5, ip, r5
 800186c:	ea88 0505 	eor.w	r5, r8, r5
 8001870:	4075      	eors	r5, r6
 8001872:	ea4f 260e 	mov.w	r6, lr, lsl #8
 8001876:	ea4f 6816 	mov.w	r8, r6, lsr #24
 800187a:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
 800187e:	0406      	lsls	r6, r0, #16
 8001880:	ea4f 6c16 	mov.w	ip, r6, lsr #24
 8001884:	f852 802c 	ldr.w	r8, [r2, ip, lsl #2]
 8001888:	ea4f 4838 	mov.w	r8, r8, ror #16
 800188c:	f8cd 8004 	str.w	r8, [sp, #4]
 8001890:	fa5f fc81 	uxtb.w	ip, r1
 8001894:	f852 602c 	ldr.w	r6, [r2, ip, lsl #2]
 8001898:	ea4f 6c36 	mov.w	ip, r6, ror #24
 800189c:	ea4f 6817 	mov.w	r8, r7, lsr #24
 80018a0:	f852 6028 	ldr.w	r6, [r2, r8, lsl #2]
 80018a4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80018a8:	ea86 263b 	eor.w	r6, r6, fp, ror #8
 80018ac:	ea88 0606 	eor.w	r6, r8, r6
 80018b0:	ea8c 0606 	eor.w	r6, ip, r6
 80018b4:	0409      	lsls	r1, r1, #16
 80018b6:	f8d3 c018 	ldr.w	ip, [r3, #24]
 80018ba:	0e09      	lsrs	r1, r1, #24
 80018bc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80018c0:	ea8c 0606 	eor.w	r6, ip, r6
 80018c4:	0200      	lsls	r0, r0, #8
 80018c6:	0e00      	lsrs	r0, r0, #24
 80018c8:	ea4f 4c31 	mov.w	ip, r1, ror #16
 80018cc:	ea4f 6e1e 	mov.w	lr, lr, lsr #24
 80018d0:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80018d4:	f852 102e 	ldr.w	r1, [r2, lr, lsl #2]
 80018d8:	b2ff      	uxtb	r7, r7
 80018da:	f852 7027 	ldr.w	r7, [r2, r7, lsl #2]
 80018de:	ea91 2030 	eors.w	r0, r1, r0, ror #8
 80018e2:	ea8c 0100 	eor.w	r1, ip, r0
 80018e6:	69d8      	ldr	r0, [r3, #28]
 80018e8:	ea91 6137 	eors.w	r1, r1, r7, ror #24
 80018ec:	9f00      	ldr	r7, [sp, #0]
 80018ee:	4041      	eors	r1, r0
 80018f0:	1e7f      	subs	r7, r7, #1
 80018f2:	9700      	str	r7, [sp, #0]
 80018f4:	0e08      	lsrs	r0, r1, #24
 80018f6:	042f      	lsls	r7, r5, #16
 80018f8:	9001      	str	r0, [sp, #4]
 80018fa:	0e3f      	lsrs	r7, r7, #24
 80018fc:	0220      	lsls	r0, r4, #8
 80018fe:	9703      	str	r7, [sp, #12]
 8001900:	0e00      	lsrs	r0, r0, #24
 8001902:	9004      	str	r0, [sp, #16]
 8001904:	0e37      	lsrs	r7, r6, #24
 8001906:	0420      	lsls	r0, r4, #16
 8001908:	9705      	str	r7, [sp, #20]
 800190a:	0e00      	lsrs	r0, r0, #24
 800190c:	020f      	lsls	r7, r1, #8
 800190e:	9007      	str	r0, [sp, #28]
 8001910:	0e3f      	lsrs	r7, r7, #24
 8001912:	0408      	lsls	r0, r1, #16
 8001914:	ea4f 6e10 	mov.w	lr, r0, lsr #24
 8001918:	0230      	lsls	r0, r6, #8
 800191a:	0e00      	lsrs	r0, r0, #24
 800191c:	9708      	str	r7, [sp, #32]
 800191e:	9009      	str	r0, [sp, #36]	@ 0x24
 8001920:	3320      	adds	r3, #32
 8001922:	0430      	lsls	r0, r6, #16
 8001924:	0e00      	lsrs	r0, r0, #24
 8001926:	900a      	str	r0, [sp, #40]	@ 0x28
 8001928:	0e2f      	lsrs	r7, r5, #24
 800192a:	0228      	lsls	r0, r5, #8
 800192c:	0e00      	lsrs	r0, r0, #24
 800192e:	900b      	str	r0, [sp, #44]	@ 0x2c
 8001930:	ea4f 6814 	mov.w	r8, r4, lsr #24
 8001934:	b2f0      	uxtb	r0, r6
 8001936:	9002      	str	r0, [sp, #8]
 8001938:	fa5f f984 	uxtb.w	r9, r4
 800193c:	b2e8      	uxtb	r0, r5
 800193e:	9006      	str	r0, [sp, #24]
 8001940:	b2c9      	uxtb	r1, r1
 8001942:	9800      	ldr	r0, [sp, #0]
 8001944:	2800      	cmp	r0, #0
 8001946:	f47f aefe 	bne.w	8001746 <cmox_aesFast_encrypt+0x32>
 800194a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800194c:	4c23      	ldr	r4, [pc, #140]	@ (80019dc <cmox_aesFast_encrypt+0x2c8>)
 800194e:	5d66      	ldrb	r6, [r4, r5]
 8001950:	f814 0008 	ldrb.w	r0, [r4, r8]
 8001954:	5c61      	ldrb	r1, [r4, r1]
 8001956:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8001958:	0436      	lsls	r6, r6, #16
 800195a:	ea46 6600 	orr.w	r6, r6, r0, lsl #24
 800195e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8001960:	5c25      	ldrb	r5, [r4, r0]
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 8001968:	430e      	orrs	r6, r1
 800196a:	4046      	eors	r6, r0
 800196c:	6016      	str	r6, [r2, #0]
 800196e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001970:	5c26      	ldrb	r6, [r4, r0]
 8001972:	5de5      	ldrb	r5, [r4, r7]
 8001974:	f814 1009 	ldrb.w	r1, [r4, r9]
 8001978:	6858      	ldr	r0, [r3, #4]
 800197a:	0436      	lsls	r6, r6, #16
 800197c:	ea46 6605 	orr.w	r6, r6, r5, lsl #24
 8001980:	f814 500e 	ldrb.w	r5, [r4, lr]
 8001984:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
 8001988:	430e      	orrs	r6, r1
 800198a:	4046      	eors	r6, r0
 800198c:	6056      	str	r6, [r2, #4]
 800198e:	9905      	ldr	r1, [sp, #20]
 8001990:	5c60      	ldrb	r0, [r4, r1]
 8001992:	9908      	ldr	r1, [sp, #32]
 8001994:	5c65      	ldrb	r5, [r4, r1]
 8001996:	9e06      	ldr	r6, [sp, #24]
 8001998:	042d      	lsls	r5, r5, #16
 800199a:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 800199e:	9807      	ldr	r0, [sp, #28]
 80019a0:	5c21      	ldrb	r1, [r4, r0]
 80019a2:	6898      	ldr	r0, [r3, #8]
 80019a4:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 80019a8:	5da1      	ldrb	r1, [r4, r6]
 80019aa:	430d      	orrs	r5, r1
 80019ac:	4045      	eors	r5, r0
 80019ae:	6095      	str	r5, [r2, #8]
 80019b0:	9901      	ldr	r1, [sp, #4]
 80019b2:	5c60      	ldrb	r0, [r4, r1]
 80019b4:	9904      	ldr	r1, [sp, #16]
 80019b6:	5c65      	ldrb	r5, [r4, r1]
 80019b8:	9e02      	ldr	r6, [sp, #8]
 80019ba:	042d      	lsls	r5, r5, #16
 80019bc:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
 80019c0:	9803      	ldr	r0, [sp, #12]
 80019c2:	5c21      	ldrb	r1, [r4, r0]
 80019c4:	5da0      	ldrb	r0, [r4, r6]
 80019c6:	ea45 2501 	orr.w	r5, r5, r1, lsl #8
 80019ca:	68d9      	ldr	r1, [r3, #12]
 80019cc:	4305      	orrs	r5, r0
 80019ce:	404d      	eors	r5, r1
 80019d0:	60d5      	str	r5, [r2, #12]
 80019d2:	b00d      	add	sp, #52	@ 0x34
 80019d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019d8:	08007024 	.word	0x08007024
 80019dc:	08007424 	.word	0x08007424

080019e0 <cmox_hash_common_compute>:
 80019e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019e4:	4604      	mov	r4, r0
 80019e6:	460e      	mov	r6, r1
 80019e8:	6821      	ldr	r1, [r4, #0]
 80019ea:	4617      	mov	r7, r2
 80019ec:	684a      	ldr	r2, [r1, #4]
 80019ee:	461d      	mov	r5, r3
 80019f0:	4790      	blx	r2
 80019f2:	4680      	mov	r8, r0
 80019f4:	f5b8 3f00 	cmp.w	r8, #131072	@ 0x20000
 80019f8:	d119      	bne.n	8001a2e <cmox_hash_common_compute+0x4e>
 80019fa:	6822      	ldr	r2, [r4, #0]
 80019fc:	9906      	ldr	r1, [sp, #24]
 80019fe:	6893      	ldr	r3, [r2, #8]
 8001a00:	4620      	mov	r0, r4
 8001a02:	4798      	blx	r3
 8001a04:	4680      	mov	r8, r0
 8001a06:	f5b8 3f00 	cmp.w	r8, #131072	@ 0x20000
 8001a0a:	d110      	bne.n	8001a2e <cmox_hash_common_compute+0x4e>
 8001a0c:	6823      	ldr	r3, [r4, #0]
 8001a0e:	4631      	mov	r1, r6
 8001a10:	68de      	ldr	r6, [r3, #12]
 8001a12:	463a      	mov	r2, r7
 8001a14:	4620      	mov	r0, r4
 8001a16:	47b0      	blx	r6
 8001a18:	4680      	mov	r8, r0
 8001a1a:	f5b8 3f00 	cmp.w	r8, #131072	@ 0x20000
 8001a1e:	d106      	bne.n	8001a2e <cmox_hash_common_compute+0x4e>
 8001a20:	6823      	ldr	r3, [r4, #0]
 8001a22:	9a07      	ldr	r2, [sp, #28]
 8001a24:	4629      	mov	r1, r5
 8001a26:	691d      	ldr	r5, [r3, #16]
 8001a28:	4620      	mov	r0, r4
 8001a2a:	47a8      	blx	r5
 8001a2c:	4680      	mov	r8, r0
 8001a2e:	6821      	ldr	r1, [r4, #0]
 8001a30:	680a      	ldr	r2, [r1, #0]
 8001a32:	4620      	mov	r0, r4
 8001a34:	4790      	blx	r2
 8001a36:	4640      	mov	r0, r8
 8001a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001a3c <cmox_hmac_cleanup>:
 8001a3c:	b510      	push	{r4, lr}
 8001a3e:	f000 fa33 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001a42:	f44f 3440 	mov.w	r4, #196608	@ 0x30000
 8001a46:	2800      	cmp	r0, #0
 8001a48:	bf0e      	itee	eq
 8001a4a:	4c03      	ldreq	r4, [pc, #12]	@ (8001a58 <cmox_hmac_cleanup+0x1c>)
 8001a4c:	f44f 71c0 	movne.w	r1, #384	@ 0x180
 8001a50:	f004 f897 	blne	8005b82 <__aeabi_memclr>
 8001a54:	4620      	mov	r0, r4
 8001a56:	bd10      	pop	{r4, pc}
 8001a58:	00030002 	.word	0x00030002

08001a5c <cmox_hmac_init>:
 8001a5c:	b510      	push	{r4, lr}
 8001a5e:	4604      	mov	r4, r0
 8001a60:	f000 fa22 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001a64:	b908      	cbnz	r0, 8001a6a <cmox_hmac_init+0xe>
 8001a66:	4805      	ldr	r0, [pc, #20]	@ (8001a7c <cmox_hmac_init+0x20>)
 8001a68:	bd10      	pop	{r4, pc}
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	60a1      	str	r1, [r4, #8]
 8001a6e:	f8d0 217c 	ldr.w	r2, [r0, #380]	@ 0x17c
 8001a72:	6811      	ldr	r1, [r2, #0]
 8001a74:	4788      	blx	r1
 8001a76:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001a7a:	bd10      	pop	{r4, pc}
 8001a7c:	00030002 	.word	0x00030002

08001a80 <cmox_hmac_setTagLen>:
 8001a80:	b570      	push	{r4, r5, r6, lr}
 8001a82:	4604      	mov	r4, r0
 8001a84:	460d      	mov	r5, r1
 8001a86:	f000 fa0f 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001a8a:	4e06      	ldr	r6, [pc, #24]	@ (8001aa4 <cmox_hmac_setTagLen+0x24>)
 8001a8c:	b140      	cbz	r0, 8001aa0 <cmox_hmac_setTagLen+0x20>
 8001a8e:	f8d0 017c 	ldr.w	r0, [r0, #380]	@ 0x17c
 8001a92:	6841      	ldr	r1, [r0, #4]
 8001a94:	4788      	blx	r1
 8001a96:	42a8      	cmp	r0, r5
 8001a98:	bf24      	itt	cs
 8001a9a:	6065      	strcs	r5, [r4, #4]
 8001a9c:	f44f 3640 	movcs.w	r6, #196608	@ 0x30000
 8001aa0:	4630      	mov	r0, r6
 8001aa2:	bd70      	pop	{r4, r5, r6, pc}
 8001aa4:	00030002 	.word	0x00030002

08001aa8 <cmox_hmac_setKey>:
 8001aa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001aac:	0015      	movs	r5, r2
 8001aae:	460c      	mov	r4, r1
 8001ab0:	d000      	beq.n	8001ab4 <cmox_hmac_setKey+0xc>
 8001ab2:	b12c      	cbz	r4, 8001ac0 <cmox_hmac_setKey+0x18>
 8001ab4:	4606      	mov	r6, r0
 8001ab6:	f000 f9f7 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001aba:	ea5f 0800 	movs.w	r8, r0
 8001abe:	d101      	bne.n	8001ac4 <cmox_hmac_setKey+0x1c>
 8001ac0:	4864      	ldr	r0, [pc, #400]	@ (8001c54 <cmox_hmac_setKey+0x1ac>)
 8001ac2:	e0c3      	b.n	8001c4c <cmox_hmac_setKey+0x1a4>
 8001ac4:	f8d8 00f8 	ldr.w	r0, [r8, #248]	@ 0xf8
 8001ac8:	6801      	ldr	r1, [r0, #0]
 8001aca:	684a      	ldr	r2, [r1, #4]
 8001acc:	4790      	blx	r2
 8001ace:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001ad2:	d117      	bne.n	8001b04 <cmox_hmac_setKey+0x5c>
 8001ad4:	f8d8 117c 	ldr.w	r1, [r8, #380]	@ 0x17c
 8001ad8:	688a      	ldr	r2, [r1, #8]
 8001ada:	4640      	mov	r0, r8
 8001adc:	4790      	blx	r2
 8001ade:	4681      	mov	r9, r0
 8001ae0:	f1b9 0f81 	cmp.w	r9, #129	@ 0x81
 8001ae4:	f080 809e 	bcs.w	8001c24 <cmox_hmac_setKey+0x17c>
 8001ae8:	45a9      	cmp	r9, r5
 8001aea:	f108 0afc 	add.w	sl, r8, #252	@ 0xfc
 8001aee:	d217      	bcs.n	8001b20 <cmox_hmac_setKey+0x78>
 8001af0:	f8d8 00f8 	ldr.w	r0, [r8, #248]	@ 0xf8
 8001af4:	6803      	ldr	r3, [r0, #0]
 8001af6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8001afa:	462a      	mov	r2, r5
 8001afc:	4621      	mov	r1, r4
 8001afe:	47e0      	blx	ip
 8001b00:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001b04:	f040 808e 	bne.w	8001c24 <cmox_hmac_setKey+0x17c>
 8001b08:	f8d8 00f8 	ldr.w	r0, [r8, #248]	@ 0xf8
 8001b0c:	6803      	ldr	r3, [r0, #0]
 8001b0e:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8001b12:	466a      	mov	r2, sp
 8001b14:	4651      	mov	r1, sl
 8001b16:	47e0      	blx	ip
 8001b18:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001b1c:	d176      	bne.n	8001c0c <cmox_hmac_setKey+0x164>
 8001b1e:	e00a      	b.n	8001b36 <cmox_hmac_setKey+0x8e>
 8001b20:	2000      	movs	r0, #0
 8001b22:	e004      	b.n	8001b2e <cmox_hmac_setKey+0x86>
 8001b24:	5c21      	ldrb	r1, [r4, r0]
 8001b26:	f80a 1000 	strb.w	r1, [sl, r0]
 8001b2a:	9800      	ldr	r0, [sp, #0]
 8001b2c:	1c40      	adds	r0, r0, #1
 8001b2e:	9000      	str	r0, [sp, #0]
 8001b30:	9800      	ldr	r0, [sp, #0]
 8001b32:	42a8      	cmp	r0, r5
 8001b34:	d3f6      	bcc.n	8001b24 <cmox_hmac_setKey+0x7c>
 8001b36:	f04f 0c00 	mov.w	ip, #0
 8001b3a:	4947      	ldr	r1, [pc, #284]	@ (8001c58 <cmox_hmac_setKey+0x1b0>)
 8001b3c:	4a47      	ldr	r2, [pc, #284]	@ (8001c5c <cmox_hmac_setKey+0x1b4>)
 8001b3e:	4b48      	ldr	r3, [pc, #288]	@ (8001c60 <cmox_hmac_setKey+0x1b8>)
 8001b40:	ac01      	add	r4, sp, #4
 8001b42:	9800      	ldr	r0, [sp, #0]
 8001b44:	4584      	cmp	ip, r0
 8001b46:	d258      	bcs.n	8001bfa <cmox_hmac_setKey+0x152>
 8001b48:	e9d3 7000 	ldrd	r7, r0, [r3]
 8001b4c:	ad01      	add	r5, sp, #4
 8001b4e:	e9c5 7000 	strd	r7, r0, [r5]
 8001b52:	7810      	ldrb	r0, [r2, #0]
 8001b54:	2800      	cmp	r0, #0
 8001b56:	bf1a      	itte	ne
 8001b58:	2004      	movne	r0, #4
 8001b5a:	4686      	movne	lr, r0
 8001b5c:	f04f 0e00 	moveq.w	lr, #0
 8001b60:	5808      	ldr	r0, [r1, r0]
 8001b62:	f854 500e 	ldr.w	r5, [r4, lr]
 8001b66:	4428      	add	r0, r5
 8001b68:	4d3e      	ldr	r5, [pc, #248]	@ (8001c64 <cmox_hmac_setKey+0x1bc>)
 8001b6a:	6005      	str	r5, [r0, #0]
 8001b6c:	2701      	movs	r7, #1
 8001b6e:	f8d0 e000 	ldr.w	lr, [r0]
 8001b72:	6087      	str	r7, [r0, #8]
 8001b74:	9d01      	ldr	r5, [sp, #4]
 8001b76:	684f      	ldr	r7, [r1, #4]
 8001b78:	f81a 000c 	ldrb.w	r0, [sl, ip]
 8001b7c:	407d      	eors	r5, r7
 8001b7e:	ea8e 0505 	eor.w	r5, lr, r5
 8001b82:	f085 0e04 	eor.w	lr, r5, #4
 8001b86:	6865      	ldr	r5, [r4, #4]
 8001b88:	680f      	ldr	r7, [r1, #0]
 8001b8a:	407d      	eors	r5, r7
 8001b8c:	f085 05fc 	eor.w	r5, r5, #252	@ 0xfc
 8001b90:	4475      	add	r5, lr
 8001b92:	f085 05a3 	eor.w	r5, r5, #163	@ 0xa3
 8001b96:	4068      	eors	r0, r5
 8001b98:	f80a 000c 	strb.w	r0, [sl, ip]
 8001b9c:	f10c 0c01 	add.w	ip, ip, #1
 8001ba0:	e7cf      	b.n	8001b42 <cmox_hmac_setKey+0x9a>
 8001ba2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001ba6:	a801      	add	r0, sp, #4
 8001ba8:	e9c0 4500 	strd	r4, r5, [r0]
 8001bac:	7810      	ldrb	r0, [r2, #0]
 8001bae:	4d2e      	ldr	r5, [pc, #184]	@ (8001c68 <cmox_hmac_setKey+0x1c0>)
 8001bb0:	2800      	cmp	r0, #0
 8001bb2:	bf14      	ite	ne
 8001bb4:	f04f 0e04 	movne.w	lr, #4
 8001bb8:	f04f 0e00 	moveq.w	lr, #0
 8001bbc:	a801      	add	r0, sp, #4
 8001bbe:	4674      	mov	r4, lr
 8001bc0:	f851 e00e 	ldr.w	lr, [r1, lr]
 8001bc4:	5904      	ldr	r4, [r0, r4]
 8001bc6:	44a6      	add	lr, r4
 8001bc8:	2701      	movs	r7, #1
 8001bca:	f8ce 5000 	str.w	r5, [lr]
 8001bce:	f8de 4000 	ldr.w	r4, [lr]
 8001bd2:	f8ce 7008 	str.w	r7, [lr, #8]
 8001bd6:	684d      	ldr	r5, [r1, #4]
 8001bd8:	9f01      	ldr	r7, [sp, #4]
 8001bda:	6840      	ldr	r0, [r0, #4]
 8001bdc:	407d      	eors	r5, r7
 8001bde:	406c      	eors	r4, r5
 8001be0:	680d      	ldr	r5, [r1, #0]
 8001be2:	4068      	eors	r0, r5
 8001be4:	f084 0404 	eor.w	r4, r4, #4
 8001be8:	f080 00fc 	eor.w	r0, r0, #252	@ 0xfc
 8001bec:	1904      	adds	r4, r0, r4
 8001bee:	f084 0457 	eor.w	r4, r4, #87	@ 0x57
 8001bf2:	f80a 400c 	strb.w	r4, [sl, ip]
 8001bf6:	f10c 0c01 	add.w	ip, ip, #1
 8001bfa:	45cc      	cmp	ip, r9
 8001bfc:	d3d1      	bcc.n	8001ba2 <cmox_hmac_setKey+0xfa>
 8001bfe:	f8d8 00f8 	ldr.w	r0, [r8, #248]	@ 0xf8
 8001c02:	6801      	ldr	r1, [r0, #0]
 8001c04:	684a      	ldr	r2, [r1, #4]
 8001c06:	4790      	blx	r2
 8001c08:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001c0c:	d10a      	bne.n	8001c24 <cmox_hmac_setKey+0x17c>
 8001c0e:	f8d8 00f8 	ldr.w	r0, [r8, #248]	@ 0xf8
 8001c12:	6803      	ldr	r3, [r0, #0]
 8001c14:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8001c18:	464a      	mov	r2, r9
 8001c1a:	4651      	mov	r1, sl
 8001c1c:	47c0      	blx	r8
 8001c1e:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001c22:	d001      	beq.n	8001c28 <cmox_hmac_setKey+0x180>
 8001c24:	4811      	ldr	r0, [pc, #68]	@ (8001c6c <cmox_hmac_setKey+0x1c4>)
 8001c26:	e011      	b.n	8001c4c <cmox_hmac_setKey+0x1a4>
 8001c28:	2000      	movs	r0, #0
 8001c2a:	e006      	b.n	8001c3a <cmox_hmac_setKey+0x192>
 8001c2c:	f85a 1020 	ldr.w	r1, [sl, r0, lsl #2]
 8001c30:	f081 316a 	eor.w	r1, r1, #1785358954	@ 0x6a6a6a6a
 8001c34:	f84a 1020 	str.w	r1, [sl, r0, lsl #2]
 8001c38:	1c40      	adds	r0, r0, #1
 8001c3a:	ebb0 0f99 	cmp.w	r0, r9, lsr #2
 8001c3e:	d3f5      	bcc.n	8001c2c <cmox_hmac_setKey+0x184>
 8001c40:	68b0      	ldr	r0, [r6, #8]
 8001c42:	f040 0001 	orr.w	r0, r0, #1
 8001c46:	60b0      	str	r0, [r6, #8]
 8001c48:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001c4c:	b004      	add	sp, #16
 8001c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c52:	bf00      	nop
 8001c54:	00030002 	.word	0x00030002
 8001c58:	08006a7c 	.word	0x08006a7c
 8001c5c:	20000104 	.word	0x20000104
 8001c60:	08001e80 	.word	0x08001e80
 8001c64:	d74ebead 	.word	0xd74ebead
 8001c68:	a175be0d 	.word	0xa175be0d
 8001c6c:	00030001 	.word	0x00030001

08001c70 <cmox_hmac_append>:
 8001c70:	b538      	push	{r3, r4, r5, lr}
 8001c72:	460c      	mov	r4, r1
 8001c74:	7a01      	ldrb	r1, [r0, #8]
 8001c76:	4615      	mov	r5, r2
 8001c78:	07ca      	lsls	r2, r1, #31
 8001c7a:	d502      	bpl.n	8001c82 <cmox_hmac_append+0x12>
 8001c7c:	f000 f914 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001c80:	b908      	cbnz	r0, 8001c86 <cmox_hmac_append+0x16>
 8001c82:	4808      	ldr	r0, [pc, #32]	@ (8001ca4 <cmox_hmac_append+0x34>)
 8001c84:	bd32      	pop	{r1, r4, r5, pc}
 8001c86:	f8d0 00f8 	ldr.w	r0, [r0, #248]	@ 0xf8
 8001c8a:	6803      	ldr	r3, [r0, #0]
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	68dc      	ldr	r4, [r3, #12]
 8001c90:	462a      	mov	r2, r5
 8001c92:	47a0      	blx	r4
 8001c94:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001c98:	d001      	beq.n	8001c9e <cmox_hmac_append+0x2e>
 8001c9a:	4803      	ldr	r0, [pc, #12]	@ (8001ca8 <cmox_hmac_append+0x38>)
 8001c9c:	bd32      	pop	{r1, r4, r5, pc}
 8001c9e:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8001ca2:	bd32      	pop	{r1, r4, r5, pc}
 8001ca4:	00030002 	.word	0x00030002
 8001ca8:	00030001 	.word	0x00030001

08001cac <cmox_hmac_generateTag>:
 8001cac:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 8001cb0:	b091      	sub	sp, #68	@ 0x44
 8001cb2:	4605      	mov	r5, r0
 8001cb4:	460e      	mov	r6, r1
 8001cb6:	4617      	mov	r7, r2
 8001cb8:	2140      	movs	r1, #64	@ 0x40
 8001cba:	a801      	add	r0, sp, #4
 8001cbc:	f003 ff61 	bl	8005b82 <__aeabi_memclr>
 8001cc0:	7a29      	ldrb	r1, [r5, #8]
 8001cc2:	07c8      	lsls	r0, r1, #31
 8001cc4:	d504      	bpl.n	8001cd0 <cmox_hmac_generateTag+0x24>
 8001cc6:	4628      	mov	r0, r5
 8001cc8:	f000 f8ee 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001ccc:	0004      	movs	r4, r0
 8001cce:	d102      	bne.n	8001cd6 <cmox_hmac_generateTag+0x2a>
 8001cd0:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8001d78 <cmox_hmac_generateTag+0xcc>
 8001cd4:	e04b      	b.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001cd6:	f8d4 00f8 	ldr.w	r0, [r4, #248]	@ 0xf8
 8001cda:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8001d7c <cmox_hmac_generateTag+0xd0>
 8001cde:	6803      	ldr	r3, [r0, #0]
 8001ce0:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8001ce4:	466a      	mov	r2, sp
 8001ce6:	a901      	add	r1, sp, #4
 8001ce8:	47e0      	blx	ip
 8001cea:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001cee:	d13e      	bne.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001cf0:	f8d4 00f8 	ldr.w	r0, [r4, #248]	@ 0xf8
 8001cf4:	6801      	ldr	r1, [r0, #0]
 8001cf6:	684a      	ldr	r2, [r1, #4]
 8001cf8:	4790      	blx	r2
 8001cfa:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001cfe:	d136      	bne.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001d00:	f8d4 117c 	ldr.w	r1, [r4, #380]	@ 0x17c
 8001d04:	688a      	ldr	r2, [r1, #8]
 8001d06:	4620      	mov	r0, r4
 8001d08:	4790      	blx	r2
 8001d0a:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8
 8001d0e:	4602      	mov	r2, r0
 8001d10:	4618      	mov	r0, r3
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8001d18:	f104 01fc 	add.w	r1, r4, #252	@ 0xfc
 8001d1c:	47e0      	blx	ip
 8001d1e:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001d22:	d124      	bne.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001d24:	f8d4 017c 	ldr.w	r0, [r4, #380]	@ 0x17c
 8001d28:	6841      	ldr	r1, [r0, #4]
 8001d2a:	4788      	blx	r1
 8001d2c:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8
 8001d30:	4602      	mov	r2, r0
 8001d32:	4618      	mov	r0, r3
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8001d3a:	a901      	add	r1, sp, #4
 8001d3c:	47e0      	blx	ip
 8001d3e:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001d42:	d114      	bne.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001d44:	f8d4 00f8 	ldr.w	r0, [r4, #248]	@ 0xf8
 8001d48:	6802      	ldr	r2, [r0, #0]
 8001d4a:	6869      	ldr	r1, [r5, #4]
 8001d4c:	6893      	ldr	r3, [r2, #8]
 8001d4e:	4798      	blx	r3
 8001d50:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001d54:	d10b      	bne.n	8001d6e <cmox_hmac_generateTag+0xc2>
 8001d56:	f8d4 00f8 	ldr.w	r0, [r4, #248]	@ 0xf8
 8001d5a:	6803      	ldr	r3, [r0, #0]
 8001d5c:	691c      	ldr	r4, [r3, #16]
 8001d5e:	463a      	mov	r2, r7
 8001d60:	4631      	mov	r1, r6
 8001d62:	47a0      	blx	r4
 8001d64:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001d68:	bf08      	it	eq
 8001d6a:	f44f 3840 	moveq.w	r8, #196608	@ 0x30000
 8001d6e:	4640      	mov	r0, r8
 8001d70:	b012      	add	sp, #72	@ 0x48
 8001d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d76:	bf00      	nop
 8001d78:	00030002 	.word	0x00030002
 8001d7c:	00030001 	.word	0x00030001

08001d80 <cmox_hmac_verifyTag>:
 8001d80:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 8001d84:	b0a5      	sub	sp, #148	@ 0x94
 8001d86:	4607      	mov	r7, r0
 8001d88:	4688      	mov	r8, r1
 8001d8a:	4616      	mov	r6, r2
 8001d8c:	2140      	movs	r1, #64	@ 0x40
 8001d8e:	a815      	add	r0, sp, #84	@ 0x54
 8001d90:	f003 fef7 	bl	8005b82 <__aeabi_memclr>
 8001d94:	2200      	movs	r2, #0
 8001d96:	9204      	str	r2, [sp, #16]
 8001d98:	2140      	movs	r1, #64	@ 0x40
 8001d9a:	a805      	add	r0, sp, #20
 8001d9c:	f003 fef1 	bl	8005b82 <__aeabi_memclr>
 8001da0:	7a38      	ldrb	r0, [r7, #8]
 8001da2:	07c1      	lsls	r1, r0, #31
 8001da4:	d55e      	bpl.n	8001e64 <cmox_hmac_verifyTag+0xe4>
 8001da6:	4638      	mov	r0, r7
 8001da8:	f000 f87e 	bl	8001ea8 <cmox_hmac_getByMAC>
 8001dac:	0005      	movs	r5, r0
 8001dae:	d059      	beq.n	8001e64 <cmox_hmac_verifyTag+0xe4>
 8001db0:	f8d5 00f8 	ldr.w	r0, [r5, #248]	@ 0xf8
 8001db4:	4c2d      	ldr	r4, [pc, #180]	@ (8001e6c <cmox_hmac_verifyTag+0xec>)
 8001db6:	6803      	ldr	r3, [r0, #0]
 8001db8:	f8d3 c010 	ldr.w	ip, [r3, #16]
 8001dbc:	466a      	mov	r2, sp
 8001dbe:	a905      	add	r1, sp, #20
 8001dc0:	47e0      	blx	ip
 8001dc2:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001dc6:	d13c      	bne.n	8001e42 <cmox_hmac_verifyTag+0xc2>
 8001dc8:	f8d5 00f8 	ldr.w	r0, [r5, #248]	@ 0xf8
 8001dcc:	6801      	ldr	r1, [r0, #0]
 8001dce:	684a      	ldr	r2, [r1, #4]
 8001dd0:	4790      	blx	r2
 8001dd2:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001dd6:	d134      	bne.n	8001e42 <cmox_hmac_verifyTag+0xc2>
 8001dd8:	f8d5 117c 	ldr.w	r1, [r5, #380]	@ 0x17c
 8001ddc:	688a      	ldr	r2, [r1, #8]
 8001dde:	4628      	mov	r0, r5
 8001de0:	4790      	blx	r2
 8001de2:	f8d5 30f8 	ldr.w	r3, [r5, #248]	@ 0xf8
 8001de6:	4602      	mov	r2, r0
 8001de8:	4618      	mov	r0, r3
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8001df0:	f105 01fc 	add.w	r1, r5, #252	@ 0xfc
 8001df4:	47e0      	blx	ip
 8001df6:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001dfa:	d122      	bne.n	8001e42 <cmox_hmac_verifyTag+0xc2>
 8001dfc:	f8d5 017c 	ldr.w	r0, [r5, #380]	@ 0x17c
 8001e00:	6841      	ldr	r1, [r0, #4]
 8001e02:	4788      	blx	r1
 8001e04:	f8d5 30f8 	ldr.w	r3, [r5, #248]	@ 0xf8
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8001e12:	a905      	add	r1, sp, #20
 8001e14:	47e0      	blx	ip
 8001e16:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001e1a:	d112      	bne.n	8001e42 <cmox_hmac_verifyTag+0xc2>
 8001e1c:	f8d5 00f8 	ldr.w	r0, [r5, #248]	@ 0xf8
 8001e20:	6802      	ldr	r2, [r0, #0]
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	6893      	ldr	r3, [r2, #8]
 8001e26:	4798      	blx	r3
 8001e28:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001e2c:	d109      	bne.n	8001e42 <cmox_hmac_verifyTag+0xc2>
 8001e2e:	f8d5 00f8 	ldr.w	r0, [r5, #248]	@ 0xf8
 8001e32:	6803      	ldr	r3, [r0, #0]
 8001e34:	691d      	ldr	r5, [r3, #16]
 8001e36:	aa04      	add	r2, sp, #16
 8001e38:	a915      	add	r1, sp, #84	@ 0x54
 8001e3a:	47a8      	blx	r5
 8001e3c:	f5b0 3f00 	cmp.w	r0, #131072	@ 0x20000
 8001e40:	d001      	beq.n	8001e46 <cmox_hmac_verifyTag+0xc6>
 8001e42:	4620      	mov	r0, r4
 8001e44:	e00f      	b.n	8001e66 <cmox_hmac_verifyTag+0xe6>
 8001e46:	4b0a      	ldr	r3, [pc, #40]	@ (8001e70 <cmox_hmac_verifyTag+0xf0>)
 8001e48:	490a      	ldr	r1, [pc, #40]	@ (8001e74 <cmox_hmac_verifyTag+0xf4>)
 8001e4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001e78 <cmox_hmac_verifyTag+0xf8>)
 8001e4c:	9603      	str	r6, [sp, #12]
 8001e4e:	9102      	str	r1, [sp, #8]
 8001e50:	9201      	str	r2, [sp, #4]
 8001e52:	4640      	mov	r0, r8
 8001e54:	681c      	ldr	r4, [r3, #0]
 8001e56:	9b04      	ldr	r3, [sp, #16]
 8001e58:	9400      	str	r4, [sp, #0]
 8001e5a:	aa15      	add	r2, sp, #84	@ 0x54
 8001e5c:	6879      	ldr	r1, [r7, #4]
 8001e5e:	f000 f9e5 	bl	800222c <cmox_utils_robustCmp>
 8001e62:	e000      	b.n	8001e66 <cmox_hmac_verifyTag+0xe6>
 8001e64:	4805      	ldr	r0, [pc, #20]	@ (8001e7c <cmox_hmac_verifyTag+0xfc>)
 8001e66:	b026      	add	sp, #152	@ 0x98
 8001e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e6c:	00030001 	.word	0x00030001
 8001e70:	08006bac 	.word	0x08006bac
 8001e74:	00036e93 	.word	0x00036e93
 8001e78:	0003c726 	.word	0x0003c726
 8001e7c:	00030002 	.word	0x00030002
 8001e80:	0101b004 	.word	0x0101b004
 8001e84:	45011700 	.word	0x45011700

08001e88 <hmac_table>:
 8001e88:	08001a3d 08001a5d 08001a81 08000ef9     =...]...........
 8001e98:	08001aa9 08001c71 08001cad 08001d81     ....q...........

08001ea8 <cmox_hmac_getByMAC>:
 8001ea8:	6801      	ldr	r1, [r0, #0]
 8001eaa:	4a02      	ldr	r2, [pc, #8]	@ (8001eb4 <cmox_hmac_getByMAC+0xc>)
 8001eac:	4291      	cmp	r1, r2
 8001eae:	bf18      	it	ne
 8001eb0:	2000      	movne	r0, #0
 8001eb2:	4770      	bx	lr
 8001eb4:	08001e88 	.word	0x08001e88

08001eb8 <cmox_hmac_construct>:
 8001eb8:	b510      	push	{r4, lr}
 8001eba:	0004      	movs	r4, r0
 8001ebc:	bf08      	it	eq
 8001ebe:	2400      	moveq	r4, #0
 8001ec0:	d004      	beq.n	8001ecc <cmox_hmac_construct+0x14>
 8001ec2:	4803      	ldr	r0, [pc, #12]	@ (8001ed0 <cmox_hmac_construct+0x18>)
 8001ec4:	6020      	str	r0, [r4, #0]
 8001ec6:	4620      	mov	r0, r4
 8001ec8:	6809      	ldr	r1, [r1, #0]
 8001eca:	4788      	blx	r1
 8001ecc:	4620      	mov	r0, r4
 8001ece:	bd10      	pop	{r4, pc}
 8001ed0:	08001e88 	.word	0x08001e88

08001ed4 <cmox_md_updateState_small>:
 8001ed4:	2220      	movs	r2, #32
 8001ed6:	305c      	adds	r0, #92	@ 0x5c
 8001ed8:	f003 be51 	b.w	8005b7e <__aeabi_memcpy>

08001edc <cmox_md_copyLastState_small>:
 8001edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ede:	6884      	ldr	r4, [r0, #8]
 8001ee0:	08a3      	lsrs	r3, r4, #2
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f004 0403 	and.w	r4, r4, #3
 8001ee8:	e007      	b.n	8001efa <cmox_md_copyLastState_small+0x1e>
 8001eea:	f100 055c 	add.w	r5, r0, #92	@ 0x5c
 8001eee:	f855 6022 	ldr.w	r6, [r5, r2, lsl #2]
 8001ef2:	ba35      	rev	r5, r6
 8001ef4:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8001ef8:	1c52      	adds	r2, r2, #1
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d3f5      	bcc.n	8001eea <cmox_md_copyLastState_small+0xe>
 8001efe:	2200      	movs	r2, #0
 8001f00:	e00b      	b.n	8001f1a <cmox_md_copyLastState_small+0x3e>
 8001f02:	f100 055c 	add.w	r5, r0, #92	@ 0x5c
 8001f06:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 8001f0a:	f855 6023 	ldr.w	r6, [r5, r3, lsl #2]
 8001f0e:	00d5      	lsls	r5, r2, #3
 8001f10:	f1c5 0518 	rsb	r5, r5, #24
 8001f14:	40ee      	lsrs	r6, r5
 8001f16:	55ce      	strb	r6, [r1, r7]
 8001f18:	1c52      	adds	r2, r2, #1
 8001f1a:	42a2      	cmp	r2, r4
 8001f1c:	d3f1      	bcc.n	8001f02 <cmox_md_copyLastState_small+0x26>
 8001f1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001f20 <cmox_md_padMsgLen_small>:
 8001f20:	b530      	push	{r4, r5, lr}
 8001f22:	68c4      	ldr	r4, [r0, #12]
 8001f24:	6903      	ldr	r3, [r0, #16]
 8001f26:	2200      	movs	r2, #0
 8001f28:	1ae3      	subs	r3, r4, r3
 8001f2a:	18d5      	adds	r5, r2, r3
 8001f2c:	5c8c      	ldrb	r4, [r1, r2]
 8001f2e:	4405      	add	r5, r0
 8001f30:	1c52      	adds	r2, r2, #1
 8001f32:	2a08      	cmp	r2, #8
 8001f34:	772c      	strb	r4, [r5, #28]
 8001f36:	d3f8      	bcc.n	8001f2a <cmox_md_padMsgLen_small+0xa>
 8001f38:	bd30      	pop	{r4, r5, pc}

08001f3a <cmox_md_construct>:
 8001f3a:	6003      	str	r3, [r0, #0]
 8001f3c:	60c1      	str	r1, [r0, #12]
 8001f3e:	6102      	str	r2, [r0, #16]
 8001f40:	4770      	bx	lr

08001f42 <cmox_md_init>:
 8001f42:	b538      	push	{r3, r4, r5, lr}
 8001f44:	4604      	mov	r4, r0
 8001f46:	4615      	mov	r5, r2
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6062      	str	r2, [r4, #4]
 8001f4c:	6823      	ldr	r3, [r4, #0]
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	4790      	blx	r2
 8001f52:	2000      	movs	r0, #0
 8001f54:	6160      	str	r0, [r4, #20]
 8001f56:	61a0      	str	r0, [r4, #24]
 8001f58:	60a5      	str	r5, [r4, #8]
 8001f5a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001f5e:	bd32      	pop	{r1, r4, r5, pc}

08001f60 <cmox_md_setTagSize>:
 8001f60:	6081      	str	r1, [r0, #8]
 8001f62:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001f66:	4770      	bx	lr

08001f68 <cmox_md_append>:
 8001f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001f6c:	4604      	mov	r4, r0
 8001f6e:	7920      	ldrb	r0, [r4, #4]
 8001f70:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8001f74:	0745      	lsls	r5, r0, #29
 8001f76:	bf48      	it	mi
 8001f78:	4824      	ldrmi	r0, [pc, #144]	@ (800200c <cmox_md_append+0xa4>)
 8001f7a:	d445      	bmi.n	8002008 <cmox_md_append+0xa0>
 8001f7c:	6966      	ldr	r6, [r4, #20]
 8001f7e:	461d      	mov	r5, r3
 8001f80:	f1a8 0001 	sub.w	r0, r8, #1
 8001f84:	ea00 03d6 	and.w	r3, r0, r6, lsr #3
 8001f88:	eb06 06c5 	add.w	r6, r6, r5, lsl #3
 8001f8c:	ebb6 0fc5 	cmp.w	r6, r5, lsl #3
 8001f90:	6166      	str	r6, [r4, #20]
 8001f92:	d202      	bcs.n	8001f9a <cmox_md_append+0x32>
 8001f94:	69a6      	ldr	r6, [r4, #24]
 8001f96:	1c76      	adds	r6, r6, #1
 8001f98:	61a6      	str	r6, [r4, #24]
 8001f9a:	4617      	mov	r7, r2
 8001f9c:	69a6      	ldr	r6, [r4, #24]
 8001f9e:	eb06 7655 	add.w	r6, r6, r5, lsr #29
 8001fa2:	61a6      	str	r6, [r4, #24]
 8001fa4:	460e      	mov	r6, r1
 8001fa6:	18e9      	adds	r1, r5, r3
 8001fa8:	4288      	cmp	r0, r1
 8001faa:	d225      	bcs.n	8001ff8 <cmox_md_append+0x90>
 8001fac:	eba8 0903 	sub.w	r9, r8, r3
 8001fb0:	464a      	mov	r2, r9
 8001fb2:	4631      	mov	r1, r6
 8001fb4:	18f8      	adds	r0, r7, r3
 8001fb6:	f003 fde2 	bl	8005b7e <__aeabi_memcpy>
 8001fba:	6822      	ldr	r2, [r4, #0]
 8001fbc:	6813      	ldr	r3, [r2, #0]
 8001fbe:	4639      	mov	r1, r7
 8001fc0:	e00f      	b.n	8001fe2 <cmox_md_append+0x7a>
 8001fc2:	4642      	mov	r2, r8
 8001fc4:	4638      	mov	r0, r7
 8001fc6:	f003 fdda 	bl	8005b7e <__aeabi_memcpy>
 8001fca:	6823      	ldr	r3, [r4, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	4639      	mov	r1, r7
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4790      	blx	r2
 8001fd4:	e007      	b.n	8001fe6 <cmox_md_append+0x7e>
 8001fd6:	1831      	adds	r1, r6, r0
 8001fd8:	f011 0003 	ands.w	r0, r1, #3
 8001fdc:	d1f1      	bne.n	8001fc2 <cmox_md_append+0x5a>
 8001fde:	6822      	ldr	r2, [r4, #0]
 8001fe0:	6813      	ldr	r3, [r2, #0]
 8001fe2:	4620      	mov	r0, r4
 8001fe4:	4798      	blx	r3
 8001fe6:	4648      	mov	r0, r9
 8001fe8:	eb00 0908 	add.w	r9, r0, r8
 8001fec:	f1a9 0101 	sub.w	r1, r9, #1
 8001ff0:	42a9      	cmp	r1, r5
 8001ff2:	d3f0      	bcc.n	8001fd6 <cmox_md_append+0x6e>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e000      	b.n	8001ffa <cmox_md_append+0x92>
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	1a2a      	subs	r2, r5, r0
 8001ffc:	1831      	adds	r1, r6, r0
 8001ffe:	18f8      	adds	r0, r7, r3
 8002000:	f003 fdbd 	bl	8005b7e <__aeabi_memcpy>
 8002004:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002008:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}
 800200c:	00020004 	.word	0x00020004

08002010 <cmox_md_generateTag>:
 8002010:	e92d 4ffc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002014:	4602      	mov	r2, r0
 8002016:	b085      	sub	sp, #20
 8002018:	68d0      	ldr	r0, [r2, #12]
 800201a:	6913      	ldr	r3, [r2, #16]
 800201c:	f8df c16c 	ldr.w	ip, [pc, #364]	@ 800218c <cmox_md_generateTag+0x17c>
 8002020:	f8df 816c 	ldr.w	r8, [pc, #364]	@ 8002190 <cmox_md_generateTag+0x180>
 8002024:	eba0 0a03 	sub.w	sl, r0, r3
 8002028:	6850      	ldr	r0, [r2, #4]
 800202a:	f040 0004 	orr.w	r0, r0, #4
 800202e:	6050      	str	r0, [r2, #4]
 8002030:	2700      	movs	r7, #0
 8002032:	a803      	add	r0, sp, #12
 8002034:	9002      	str	r0, [sp, #8]
 8002036:	f10d 0e0c 	add.w	lr, sp, #12
 800203a:	e9d8 3400 	ldrd	r3, r4, [r8]
 800203e:	a803      	add	r0, sp, #12
 8002040:	4d54      	ldr	r5, [pc, #336]	@ (8002194 <cmox_md_generateTag+0x184>)
 8002042:	e9c0 3400 	strd	r3, r4, [r0]
 8002046:	7828      	ldrb	r0, [r5, #0]
 8002048:	4d53      	ldr	r5, [pc, #332]	@ (8002198 <cmox_md_generateTag+0x188>)
 800204a:	2800      	cmp	r0, #0
 800204c:	bf0c      	ite	eq
 800204e:	2300      	moveq	r3, #0
 8002050:	2304      	movne	r3, #4
 8002052:	4699      	mov	r9, r3
 8002054:	f85c 3003 	ldr.w	r3, [ip, r3]
 8002058:	f85e 4009 	ldr.w	r4, [lr, r9]
 800205c:	4423      	add	r3, r4
 800205e:	2601      	movs	r6, #1
 8002060:	601d      	str	r5, [r3, #0]
 8002062:	681c      	ldr	r4, [r3, #0]
 8002064:	609e      	str	r6, [r3, #8]
 8002066:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800206a:	9d03      	ldr	r5, [sp, #12]
 800206c:	f8dc 9000 	ldr.w	r9, [ip]
 8002070:	f8de 6004 	ldr.w	r6, [lr, #4]
 8002074:	405d      	eors	r5, r3
 8002076:	4065      	eors	r5, r4
 8002078:	4c48      	ldr	r4, [pc, #288]	@ (800219c <cmox_md_generateTag+0x18c>)
 800207a:	4065      	eors	r5, r4
 800207c:	ea89 0606 	eor.w	r6, r9, r6
 8002080:	4c47      	ldr	r4, [pc, #284]	@ (80021a0 <cmox_md_generateTag+0x190>)
 8002082:	4066      	eors	r6, r4
 8002084:	1975      	adds	r5, r6, r5
 8002086:	4c47      	ldr	r4, [pc, #284]	@ (80021a4 <cmox_md_generateTag+0x194>)
 8002088:	4065      	eors	r5, r4
 800208a:	e9d8 6b00 	ldrd	r6, fp, [r8]
 800208e:	ac03      	add	r4, sp, #12
 8002090:	2800      	cmp	r0, #0
 8002092:	e9c4 6b00 	strd	r6, fp, [r4]
 8002096:	bf0e      	itee	eq
 8002098:	2400      	moveq	r4, #0
 800209a:	2004      	movne	r0, #4
 800209c:	2404      	movne	r4, #4
 800209e:	9e02      	ldr	r6, [sp, #8]
 80020a0:	f85c 0000 	ldr.w	r0, [ip, r0]
 80020a4:	5934      	ldr	r4, [r6, r4]
 80020a6:	1820      	adds	r0, r4, r0
 80020a8:	4c3f      	ldr	r4, [pc, #252]	@ (80021a8 <cmox_md_generateTag+0x198>)
 80020aa:	6004      	str	r4, [r0, #0]
 80020ac:	2601      	movs	r6, #1
 80020ae:	6804      	ldr	r4, [r0, #0]
 80020b0:	6086      	str	r6, [r0, #8]
 80020b2:	9803      	ldr	r0, [sp, #12]
 80020b4:	9e02      	ldr	r6, [sp, #8]
 80020b6:	4043      	eors	r3, r0
 80020b8:	4063      	eors	r3, r4
 80020ba:	4c38      	ldr	r4, [pc, #224]	@ (800219c <cmox_md_generateTag+0x18c>)
 80020bc:	6870      	ldr	r0, [r6, #4]
 80020be:	4063      	eors	r3, r4
 80020c0:	ea89 0000 	eor.w	r0, r9, r0
 80020c4:	4c36      	ldr	r4, [pc, #216]	@ (80021a0 <cmox_md_generateTag+0x190>)
 80020c6:	4060      	eors	r0, r4
 80020c8:	4403      	add	r3, r0
 80020ca:	4838      	ldr	r0, [pc, #224]	@ (80021ac <cmox_md_generateTag+0x19c>)
 80020cc:	4043      	eors	r3, r0
 80020ce:	0028      	movs	r0, r5
 80020d0:	bf18      	it	ne
 80020d2:	2001      	movne	r0, #1
 80020d4:	1e5b      	subs	r3, r3, #1
 80020d6:	419b      	sbcs	r3, r3
 80020d8:	2f04      	cmp	r7, #4
 80020da:	bf2c      	ite	cs
 80020dc:	b2c0      	uxtbcs	r0, r0
 80020de:	0fd8      	lsrcc	r0, r3, #31
 80020e0:	f102 0314 	add.w	r3, r2, #20
 80020e4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80020e8:	f007 0303 	and.w	r3, r7, #3
 80020ec:	f1c3 0303 	rsb	r3, r3, #3
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	40d8      	lsrs	r0, r3
 80020f4:	f80d 0007 	strb.w	r0, [sp, r7]
 80020f8:	1c7f      	adds	r7, r7, #1
 80020fa:	2f08      	cmp	r7, #8
 80020fc:	d39d      	bcc.n	800203a <cmox_md_generateTag+0x2a>
 80020fe:	4615      	mov	r5, r2
 8002100:	460c      	mov	r4, r1
 8002102:	696a      	ldr	r2, [r5, #20]
 8002104:	69ab      	ldr	r3, [r5, #24]
 8002106:	68e8      	ldr	r0, [r5, #12]
 8002108:	08d2      	lsrs	r2, r2, #3
 800210a:	ea42 7243 	orr.w	r2, r2, r3, lsl #29
 800210e:	1e40      	subs	r0, r0, #1
 8002110:	ea00 0702 	and.w	r7, r0, r2
 8002114:	2300      	movs	r3, #0
 8002116:	4002      	ands	r2, r0
 8002118:	429b      	cmp	r3, r3
 800211a:	d80a      	bhi.n	8002132 <cmox_md_generateTag+0x122>
 800211c:	4552      	cmp	r2, sl
 800211e:	d208      	bcs.n	8002132 <cmox_md_generateTag+0x122>
 8002120:	2080      	movs	r0, #128	@ 0x80
 8002122:	55e0      	strb	r0, [r4, r7]
 8002124:	1c7f      	adds	r7, r7, #1
 8002126:	4557      	cmp	r7, sl
 8002128:	d216      	bcs.n	8002158 <cmox_md_generateTag+0x148>
 800212a:	ebaa 0107 	sub.w	r1, sl, r7
 800212e:	19e0      	adds	r0, r4, r7
 8002130:	e010      	b.n	8002154 <cmox_md_generateTag+0x144>
 8002132:	2080      	movs	r0, #128	@ 0x80
 8002134:	55e0      	strb	r0, [r4, r7]
 8002136:	e000      	b.n	800213a <cmox_md_generateTag+0x12a>
 8002138:	55e3      	strb	r3, [r4, r7]
 800213a:	68e8      	ldr	r0, [r5, #12]
 800213c:	1c7f      	adds	r7, r7, #1
 800213e:	4287      	cmp	r7, r0
 8002140:	d3fa      	bcc.n	8002138 <cmox_md_generateTag+0x128>
 8002142:	682a      	ldr	r2, [r5, #0]
 8002144:	6813      	ldr	r3, [r2, #0]
 8002146:	4628      	mov	r0, r5
 8002148:	4798      	blx	r3
 800214a:	f1ba 0f00 	cmp.w	sl, #0
 800214e:	d003      	beq.n	8002158 <cmox_md_generateTag+0x148>
 8002150:	4651      	mov	r1, sl
 8002152:	4620      	mov	r0, r4
 8002154:	f003 fd15 	bl	8005b82 <__aeabi_memclr>
 8002158:	682a      	ldr	r2, [r5, #0]
 800215a:	9e06      	ldr	r6, [sp, #24]
 800215c:	9f05      	ldr	r7, [sp, #20]
 800215e:	6893      	ldr	r3, [r2, #8]
 8002160:	4669      	mov	r1, sp
 8002162:	4628      	mov	r0, r5
 8002164:	4798      	blx	r3
 8002166:	682a      	ldr	r2, [r5, #0]
 8002168:	f8d2 9000 	ldr.w	r9, [r2]
 800216c:	4621      	mov	r1, r4
 800216e:	4628      	mov	r0, r5
 8002170:	47c8      	blx	r9
 8002172:	682b      	ldr	r3, [r5, #0]
 8002174:	68da      	ldr	r2, [r3, #12]
 8002176:	4639      	mov	r1, r7
 8002178:	4628      	mov	r0, r5
 800217a:	4790      	blx	r2
 800217c:	b10e      	cbz	r6, 8002182 <cmox_md_generateTag+0x172>
 800217e:	68a8      	ldr	r0, [r5, #8]
 8002180:	6030      	str	r0, [r6, #0]
 8002182:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002186:	b007      	add	sp, #28
 8002188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800218c:	08006a7c 	.word	0x08006a7c
 8002190:	080021b0 	.word	0x080021b0
 8002194:	20000104 	.word	0x20000104
 8002198:	9310c55f 	.word	0x9310c55f
 800219c:	12008504 	.word	0x12008504
 80021a0:	7a0168fc 	.word	0x7a0168fc
 80021a4:	ff24f5c0 	.word	0xff24f5c0
 80021a8:	d433af24 	.word	0xd433af24
 80021ac:	8b69af26 	.word	0x8b69af26
 80021b0:	0101b004 	.word	0x0101b004
 80021b4:	45011700 	.word	0x45011700

080021b8 <firstloop_bb_cmp>:
 80021b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ba:	2401      	movs	r4, #1
 80021bc:	9400      	str	r4, [sp, #0]
 80021be:	2300      	movs	r3, #0
 80021c0:	2400      	movs	r4, #0
 80021c2:	e00d      	b.n	80021e0 <firstloop_bb_cmp+0x28>
 80021c4:	9d00      	ldr	r5, [sp, #0]
 80021c6:	5d06      	ldrb	r6, [r0, r4]
 80021c8:	5d0f      	ldrb	r7, [r1, r4]
 80021ca:	407e      	eors	r6, r7
 80021cc:	43f6      	mvns	r6, r6
 80021ce:	1c76      	adds	r6, r6, #1
 80021d0:	0ff6      	lsrs	r6, r6, #31
 80021d2:	f086 0601 	eor.w	r6, r6, #1
 80021d6:	4035      	ands	r5, r6
 80021d8:	9500      	str	r5, [sp, #0]
 80021da:	1c64      	adds	r4, r4, #1
 80021dc:	9d00      	ldr	r5, [sp, #0]
 80021de:	18eb      	adds	r3, r5, r3
 80021e0:	4294      	cmp	r4, r2
 80021e2:	d3ef      	bcc.n	80021c4 <firstloop_bb_cmp+0xc>
 80021e4:	4618      	mov	r0, r3
 80021e6:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080021e8 <secondloop_bb_cmp>:
 80021e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ea:	2300      	movs	r3, #0
 80021ec:	2401      	movs	r4, #1
 80021ee:	9400      	str	r4, [sp, #0]
 80021f0:	2a00      	cmp	r2, #0
 80021f2:	e011      	b.n	8002218 <secondloop_bb_cmp+0x30>
 80021f4:	9c00      	ldr	r4, [sp, #0]
 80021f6:	1885      	adds	r5, r0, r2
 80021f8:	188f      	adds	r7, r1, r2
 80021fa:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 80021fe:	f817 5c01 	ldrb.w	r5, [r7, #-1]
 8002202:	406e      	eors	r6, r5
 8002204:	43f6      	mvns	r6, r6
 8002206:	1c76      	adds	r6, r6, #1
 8002208:	0ff6      	lsrs	r6, r6, #31
 800220a:	f086 0601 	eor.w	r6, r6, #1
 800220e:	4034      	ands	r4, r6
 8002210:	9400      	str	r4, [sp, #0]
 8002212:	9c00      	ldr	r4, [sp, #0]
 8002214:	18e3      	adds	r3, r4, r3
 8002216:	1e52      	subs	r2, r2, #1
 8002218:	d1ec      	bne.n	80021f4 <secondloop_bb_cmp+0xc>
 800221a:	4618      	mov	r0, r3
 800221c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002220 <bufType_bb>:
 8002220:	21b9 0800 21e9 0800 0001 0000               .!...!......

0800222c <cmox_utils_robustCmp>:
 800222c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002230:	461d      	mov	r5, r3
 8002232:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8002236:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8002238:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	460e      	mov	r6, r1
 8002242:	4692      	mov	sl, r2
 8002244:	f8d9 b000 	ldr.w	fp, [r9]
 8002248:	4680      	mov	r8, r0
 800224a:	4632      	mov	r2, r6
 800224c:	4651      	mov	r1, sl
 800224e:	47d8      	blx	fp
 8002250:	4683      	mov	fp, r0
 8002252:	b364      	cbz	r4, 80022ae <cmox_utils_robustCmp+0x82>
 8002254:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002258:	4632      	mov	r2, r6
 800225a:	4651      	mov	r1, sl
 800225c:	4640      	mov	r0, r8
 800225e:	4798      	blx	r3
 8002260:	ea6f 020b 	mvn.w	r2, fp
 8002264:	1c52      	adds	r2, r2, #1
 8002266:	ea42 020b 	orr.w	r2, r2, fp
 800226a:	9900      	ldr	r1, [sp, #0]
 800226c:	ea6f 73d2 	mvn.w	r3, r2, lsr #31
 8002270:	1c5b      	adds	r3, r3, #1
 8002272:	4019      	ands	r1, r3
 8002274:	43c2      	mvns	r2, r0
 8002276:	9100      	str	r1, [sp, #0]
 8002278:	1c52      	adds	r2, r2, #1
 800227a:	4302      	orrs	r2, r0
 800227c:	9900      	ldr	r1, [sp, #0]
 800227e:	ea6f 73d2 	mvn.w	r3, r2, lsr #31
 8002282:	1c5b      	adds	r3, r3, #1
 8002284:	4019      	ands	r1, r3
 8002286:	9100      	str	r1, [sp, #0]
 8002288:	f086 3155 	eor.w	r1, r6, #1431655765	@ 0x55555555
 800228c:	4048      	eors	r0, r1
 800228e:	ea87 0100 	eor.w	r1, r7, r0
 8002292:	f081 3155 	eor.w	r1, r1, #1431655765	@ 0x55555555
 8002296:	6021      	str	r1, [r4, #0]
 8002298:	f080 3155 	eor.w	r1, r0, #1431655765	@ 0x55555555
 800229c:	43c9      	mvns	r1, r1
 800229e:	1c49      	adds	r1, r1, #1
 80022a0:	4308      	orrs	r0, r1
 80022a2:	9a00      	ldr	r2, [sp, #0]
 80022a4:	ea6f 70d0 	mvn.w	r0, r0, lsr #31
 80022a8:	1c40      	adds	r0, r0, #1
 80022aa:	4382      	bics	r2, r0
 80022ac:	9200      	str	r2, [sp, #0]
 80022ae:	f8d9 0008 	ldr.w	r0, [r9, #8]
 80022b2:	2801      	cmp	r0, #1
 80022b4:	d109      	bne.n	80022ca <cmox_utils_robustCmp+0x9e>
 80022b6:	4075      	eors	r5, r6
 80022b8:	43e9      	mvns	r1, r5
 80022ba:	1c49      	adds	r1, r1, #1
 80022bc:	430d      	orrs	r5, r1
 80022be:	9800      	ldr	r0, [sp, #0]
 80022c0:	ea6f 72d5 	mvn.w	r2, r5, lsr #31
 80022c4:	1c52      	adds	r2, r2, #1
 80022c6:	4390      	bics	r0, r2
 80022c8:	e00a      	b.n	80022e0 <cmox_utils_robustCmp+0xb4>
 80022ca:	1cf1      	adds	r1, r6, #3
 80022cc:	ea85 0291 	eor.w	r2, r5, r1, lsr #2
 80022d0:	43d2      	mvns	r2, r2
 80022d2:	1c52      	adds	r2, r2, #1
 80022d4:	4315      	orrs	r5, r2
 80022d6:	9800      	ldr	r0, [sp, #0]
 80022d8:	ea6f 73d5 	mvn.w	r3, r5, lsr #31
 80022dc:	1c5b      	adds	r3, r3, #1
 80022de:	4398      	bics	r0, r3
 80022e0:	f086 36aa 	eor.w	r6, r6, #2863311530	@ 0xaaaaaaaa
 80022e4:	9000      	str	r0, [sp, #0]
 80022e6:	ea86 060b 	eor.w	r6, r6, fp
 80022ea:	f086 33aa 	eor.w	r3, r6, #2863311530	@ 0xaaaaaaaa
 80022ee:	43f2      	mvns	r2, r6
 80022f0:	43db      	mvns	r3, r3
 80022f2:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80022f4:	f3c2 72c0 	ubfx	r2, r2, #31, #1
 80022f8:	1c5b      	adds	r3, r3, #1
 80022fa:	ea42 72d3 	orr.w	r2, r2, r3, lsr #31
 80022fe:	9900      	ldr	r1, [sp, #0]
 8002300:	43d2      	mvns	r2, r2
 8002302:	1c52      	adds	r2, r2, #1
 8002304:	4391      	bics	r1, r2
 8002306:	9100      	str	r1, [sp, #0]
 8002308:	4077      	eors	r7, r6
 800230a:	9900      	ldr	r1, [sp, #0]
 800230c:	4388      	bics	r0, r1
 800230e:	9900      	ldr	r1, [sp, #0]
 8002310:	f087 37aa 	eor.w	r7, r7, #2863311530	@ 0xaaaaaaaa
 8002314:	400f      	ands	r7, r1
 8002316:	4338      	orrs	r0, r7
 8002318:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800231c <cmox_aesSmall_keySchedule>:
 800231c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002320:	f100 050c 	add.w	r5, r0, #12
 8002324:	2400      	movs	r4, #0
 8002326:	0892      	lsrs	r2, r2, #2
 8002328:	4b3d      	ldr	r3, [pc, #244]	@ (8002420 <cmox_aesSmall_keySchedule+0x104>)
 800232a:	2000      	movs	r0, #0
 800232c:	e005      	b.n	800233a <cmox_aesSmall_keySchedule+0x1e>
 800232e:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8002332:	ba36      	rev	r6, r6
 8002334:	f845 6020 	str.w	r6, [r5, r0, lsl #2]
 8002338:	1c40      	adds	r0, r0, #1
 800233a:	4290      	cmp	r0, r2
 800233c:	d3f7      	bcc.n	800232e <cmox_aesSmall_keySchedule+0x12>
 800233e:	eb05 0882 	add.w	r8, r5, r2, lsl #2
 8002342:	4f38      	ldr	r7, [pc, #224]	@ (8002424 <cmox_aesSmall_keySchedule+0x108>)
 8002344:	f858 0c04 	ldr.w	r0, [r8, #-4]
 8002348:	f8d5 c000 	ldr.w	ip, [r5]
 800234c:	0406      	lsls	r6, r0, #16
 800234e:	0201      	lsls	r1, r0, #8
 8002350:	0e36      	lsrs	r6, r6, #24
 8002352:	0e09      	lsrs	r1, r1, #24
 8002354:	5dbe      	ldrb	r6, [r7, r6]
 8002356:	5c79      	ldrb	r1, [r7, r1]
 8002358:	0436      	lsls	r6, r6, #16
 800235a:	ea46 6601 	orr.w	r6, r6, r1, lsl #24
 800235e:	b2c1      	uxtb	r1, r0
 8002360:	0e00      	lsrs	r0, r0, #24
 8002362:	5c79      	ldrb	r1, [r7, r1]
 8002364:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 8002368:	5c39      	ldrb	r1, [r7, r0]
 800236a:	ea41 0006 	orr.w	r0, r1, r6
 800236e:	4e2e      	ldr	r6, [pc, #184]	@ (8002428 <cmox_aesSmall_keySchedule+0x10c>)
 8002370:	ea80 010c 	eor.w	r1, r0, ip
 8002374:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002378:	4048      	eors	r0, r1
 800237a:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
 800237e:	1c64      	adds	r4, r4, #1
 8002380:	2001      	movs	r0, #1
 8002382:	1f2e      	subs	r6, r5, #4
 8002384:	1881      	adds	r1, r0, r2
 8002386:	f856 6021 	ldr.w	r6, [r6, r1, lsl #2]
 800238a:	f855 c020 	ldr.w	ip, [r5, r0, lsl #2]
 800238e:	ea8c 0606 	eor.w	r6, ip, r6
 8002392:	1c40      	adds	r0, r0, #1
 8002394:	f845 6021 	str.w	r6, [r5, r1, lsl #2]
 8002398:	2804      	cmp	r0, #4
 800239a:	d3f2      	bcc.n	8002382 <cmox_aesSmall_keySchedule+0x66>
 800239c:	2a04      	cmp	r2, #4
 800239e:	d004      	beq.n	80023aa <cmox_aesSmall_keySchedule+0x8e>
 80023a0:	2a06      	cmp	r2, #6
 80023a2:	d00b      	beq.n	80023bc <cmox_aesSmall_keySchedule+0xa0>
 80023a4:	2a08      	cmp	r2, #8
 80023a6:	d014      	beq.n	80023d2 <cmox_aesSmall_keySchedule+0xb6>
 80023a8:	e037      	b.n	800241a <cmox_aesSmall_keySchedule+0xfe>
 80023aa:	2c0a      	cmp	r4, #10
 80023ac:	d204      	bcs.n	80023b8 <cmox_aesSmall_keySchedule+0x9c>
 80023ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023b2:	d001      	beq.n	80023b8 <cmox_aesSmall_keySchedule+0x9c>
 80023b4:	4645      	mov	r5, r8
 80023b6:	e7c2      	b.n	800233e <cmox_aesSmall_keySchedule+0x22>
 80023b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80023bc:	2c07      	cmp	r4, #7
 80023be:	d8fb      	bhi.n	80023b8 <cmox_aesSmall_keySchedule+0x9c>
 80023c0:	6a6f      	ldr	r7, [r5, #36]	@ 0x24
 80023c2:	6928      	ldr	r0, [r5, #16]
 80023c4:	4047      	eors	r7, r0
 80023c6:	62af      	str	r7, [r5, #40]	@ 0x28
 80023c8:	6968      	ldr	r0, [r5, #20]
 80023ca:	ea80 0107 	eor.w	r1, r0, r7
 80023ce:	62e9      	str	r1, [r5, #44]	@ 0x2c
 80023d0:	e7ed      	b.n	80023ae <cmox_aesSmall_keySchedule+0x92>
 80023d2:	2c07      	cmp	r4, #7
 80023d4:	d2f0      	bcs.n	80023b8 <cmox_aesSmall_keySchedule+0x9c>
 80023d6:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80023d8:	6929      	ldr	r1, [r5, #16]
 80023da:	0e06      	lsrs	r6, r0, #24
 80023dc:	f817 e006 	ldrb.w	lr, [r7, r6]
 80023e0:	0206      	lsls	r6, r0, #8
 80023e2:	0e36      	lsrs	r6, r6, #24
 80023e4:	5dbe      	ldrb	r6, [r7, r6]
 80023e6:	0436      	lsls	r6, r6, #16
 80023e8:	ea46 6c0e 	orr.w	ip, r6, lr, lsl #24
 80023ec:	0406      	lsls	r6, r0, #16
 80023ee:	ea4f 6e16 	mov.w	lr, r6, lsr #24
 80023f2:	b2c0      	uxtb	r0, r0
 80023f4:	f817 600e 	ldrb.w	r6, [r7, lr]
 80023f8:	5c38      	ldrb	r0, [r7, r0]
 80023fa:	ea4c 2606 	orr.w	r6, ip, r6, lsl #8
 80023fe:	4330      	orrs	r0, r6
 8002400:	4041      	eors	r1, r0
 8002402:	6329      	str	r1, [r5, #48]	@ 0x30
 8002404:	2005      	movs	r0, #5
 8002406:	eb05 0180 	add.w	r1, r5, r0, lsl #2
 800240a:	69cf      	ldr	r7, [r1, #28]
 800240c:	680e      	ldr	r6, [r1, #0]
 800240e:	1c40      	adds	r0, r0, #1
 8002410:	4077      	eors	r7, r6
 8002412:	2807      	cmp	r0, #7
 8002414:	620f      	str	r7, [r1, #32]
 8002416:	d9f6      	bls.n	8002406 <cmox_aesSmall_keySchedule+0xea>
 8002418:	e7c9      	b.n	80023ae <cmox_aesSmall_keySchedule+0x92>
 800241a:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800241e:	e7c9      	b.n	80023b4 <cmox_aesSmall_keySchedule+0x98>
 8002420:	00010004 	.word	0x00010004
 8002424:	08007424 	.word	0x08007424
 8002428:	08006bb0 	.word	0x08006bb0

0800242c <__aeabi_memset>:
 800242c:	b470      	push	{r4, r5, r6}
 800242e:	0784      	lsls	r4, r0, #30
 8002430:	d046      	beq.n	80024c0 <__aeabi_memset+0x94>
 8002432:	1e4c      	subs	r4, r1, #1
 8002434:	2900      	cmp	r1, #0
 8002436:	d041      	beq.n	80024bc <__aeabi_memset+0x90>
 8002438:	b2d5      	uxtb	r5, r2
 800243a:	4603      	mov	r3, r0
 800243c:	e002      	b.n	8002444 <__aeabi_memset+0x18>
 800243e:	1e61      	subs	r1, r4, #1
 8002440:	b3e4      	cbz	r4, 80024bc <__aeabi_memset+0x90>
 8002442:	460c      	mov	r4, r1
 8002444:	f803 5b01 	strb.w	r5, [r3], #1
 8002448:	0799      	lsls	r1, r3, #30
 800244a:	d1f8      	bne.n	800243e <__aeabi_memset+0x12>
 800244c:	2c03      	cmp	r4, #3
 800244e:	d92e      	bls.n	80024ae <__aeabi_memset+0x82>
 8002450:	b2d5      	uxtb	r5, r2
 8002452:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8002456:	2c0f      	cmp	r4, #15
 8002458:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800245c:	d919      	bls.n	8002492 <__aeabi_memset+0x66>
 800245e:	4626      	mov	r6, r4
 8002460:	f103 0110 	add.w	r1, r3, #16
 8002464:	3e10      	subs	r6, #16
 8002466:	2e0f      	cmp	r6, #15
 8002468:	f841 5c10 	str.w	r5, [r1, #-16]
 800246c:	f841 5c0c 	str.w	r5, [r1, #-12]
 8002470:	f841 5c08 	str.w	r5, [r1, #-8]
 8002474:	f841 5c04 	str.w	r5, [r1, #-4]
 8002478:	f101 0110 	add.w	r1, r1, #16
 800247c:	d8f2      	bhi.n	8002464 <__aeabi_memset+0x38>
 800247e:	f1a4 0110 	sub.w	r1, r4, #16
 8002482:	f021 010f 	bic.w	r1, r1, #15
 8002486:	f004 040f 	and.w	r4, r4, #15
 800248a:	3110      	adds	r1, #16
 800248c:	2c03      	cmp	r4, #3
 800248e:	440b      	add	r3, r1
 8002490:	d90d      	bls.n	80024ae <__aeabi_memset+0x82>
 8002492:	461e      	mov	r6, r3
 8002494:	4621      	mov	r1, r4
 8002496:	3904      	subs	r1, #4
 8002498:	2903      	cmp	r1, #3
 800249a:	f846 5b04 	str.w	r5, [r6], #4
 800249e:	d8fa      	bhi.n	8002496 <__aeabi_memset+0x6a>
 80024a0:	1f21      	subs	r1, r4, #4
 80024a2:	f021 0103 	bic.w	r1, r1, #3
 80024a6:	3104      	adds	r1, #4
 80024a8:	440b      	add	r3, r1
 80024aa:	f004 0403 	and.w	r4, r4, #3
 80024ae:	b12c      	cbz	r4, 80024bc <__aeabi_memset+0x90>
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	441c      	add	r4, r3
 80024b4:	f803 2b01 	strb.w	r2, [r3], #1
 80024b8:	42a3      	cmp	r3, r4
 80024ba:	d1fb      	bne.n	80024b4 <__aeabi_memset+0x88>
 80024bc:	bc70      	pop	{r4, r5, r6}
 80024be:	4770      	bx	lr
 80024c0:	460c      	mov	r4, r1
 80024c2:	4603      	mov	r3, r0
 80024c4:	e7c2      	b.n	800244c <__aeabi_memset+0x20>
	...

080024d0 <memchr>:
 80024d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80024d4:	2a10      	cmp	r2, #16
 80024d6:	db2b      	blt.n	8002530 <memchr+0x60>
 80024d8:	f010 0f07 	tst.w	r0, #7
 80024dc:	d008      	beq.n	80024f0 <memchr+0x20>
 80024de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80024e2:	3a01      	subs	r2, #1
 80024e4:	428b      	cmp	r3, r1
 80024e6:	d02d      	beq.n	8002544 <memchr+0x74>
 80024e8:	f010 0f07 	tst.w	r0, #7
 80024ec:	b342      	cbz	r2, 8002540 <memchr+0x70>
 80024ee:	d1f6      	bne.n	80024de <memchr+0xe>
 80024f0:	b4f0      	push	{r4, r5, r6, r7}
 80024f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80024f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80024fa:	f022 0407 	bic.w	r4, r2, #7
 80024fe:	f07f 0700 	mvns.w	r7, #0
 8002502:	2300      	movs	r3, #0
 8002504:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8002508:	3c08      	subs	r4, #8
 800250a:	ea85 0501 	eor.w	r5, r5, r1
 800250e:	ea86 0601 	eor.w	r6, r6, r1
 8002512:	fa85 f547 	uadd8	r5, r5, r7
 8002516:	faa3 f587 	sel	r5, r3, r7
 800251a:	fa86 f647 	uadd8	r6, r6, r7
 800251e:	faa5 f687 	sel	r6, r5, r7
 8002522:	b98e      	cbnz	r6, 8002548 <memchr+0x78>
 8002524:	d1ee      	bne.n	8002504 <memchr+0x34>
 8002526:	bcf0      	pop	{r4, r5, r6, r7}
 8002528:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800252c:	f002 0207 	and.w	r2, r2, #7
 8002530:	b132      	cbz	r2, 8002540 <memchr+0x70>
 8002532:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002536:	3a01      	subs	r2, #1
 8002538:	ea83 0301 	eor.w	r3, r3, r1
 800253c:	b113      	cbz	r3, 8002544 <memchr+0x74>
 800253e:	d1f8      	bne.n	8002532 <memchr+0x62>
 8002540:	2000      	movs	r0, #0
 8002542:	4770      	bx	lr
 8002544:	3801      	subs	r0, #1
 8002546:	4770      	bx	lr
 8002548:	2d00      	cmp	r5, #0
 800254a:	bf06      	itte	eq
 800254c:	4635      	moveq	r5, r6
 800254e:	3803      	subeq	r0, #3
 8002550:	3807      	subne	r0, #7
 8002552:	f015 0f01 	tst.w	r5, #1
 8002556:	d107      	bne.n	8002568 <memchr+0x98>
 8002558:	3001      	adds	r0, #1
 800255a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800255e:	bf02      	ittt	eq
 8002560:	3001      	addeq	r0, #1
 8002562:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8002566:	3001      	addeq	r0, #1
 8002568:	bcf0      	pop	{r4, r5, r6, r7}
 800256a:	3801      	subs	r0, #1
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop

08002570 <__aeabi_uldivmod>:
 8002570:	b953      	cbnz	r3, 8002588 <__aeabi_uldivmod+0x18>
 8002572:	b94a      	cbnz	r2, 8002588 <__aeabi_uldivmod+0x18>
 8002574:	2900      	cmp	r1, #0
 8002576:	bf08      	it	eq
 8002578:	2800      	cmpeq	r0, #0
 800257a:	bf1c      	itt	ne
 800257c:	f04f 31ff 	movne.w	r1, #4294967295
 8002580:	f04f 30ff 	movne.w	r0, #4294967295
 8002584:	f000 b988 	b.w	8002898 <__aeabi_idiv0>
 8002588:	f1ad 0c08 	sub.w	ip, sp, #8
 800258c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8002590:	f000 f806 	bl	80025a0 <__udivmoddi4>
 8002594:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002598:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800259c:	b004      	add	sp, #16
 800259e:	4770      	bx	lr

080025a0 <__udivmoddi4>:
 80025a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025a4:	9d08      	ldr	r5, [sp, #32]
 80025a6:	468e      	mov	lr, r1
 80025a8:	4604      	mov	r4, r0
 80025aa:	4688      	mov	r8, r1
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d14a      	bne.n	8002646 <__udivmoddi4+0xa6>
 80025b0:	428a      	cmp	r2, r1
 80025b2:	4617      	mov	r7, r2
 80025b4:	d962      	bls.n	800267c <__udivmoddi4+0xdc>
 80025b6:	fab2 f682 	clz	r6, r2
 80025ba:	b14e      	cbz	r6, 80025d0 <__udivmoddi4+0x30>
 80025bc:	f1c6 0320 	rsb	r3, r6, #32
 80025c0:	fa01 f806 	lsl.w	r8, r1, r6
 80025c4:	fa20 f303 	lsr.w	r3, r0, r3
 80025c8:	40b7      	lsls	r7, r6
 80025ca:	ea43 0808 	orr.w	r8, r3, r8
 80025ce:	40b4      	lsls	r4, r6
 80025d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80025d4:	fa1f fc87 	uxth.w	ip, r7
 80025d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80025dc:	0c23      	lsrs	r3, r4, #16
 80025de:	fb0e 8811 	mls	r8, lr, r1, r8
 80025e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80025e6:	fb01 f20c 	mul.w	r2, r1, ip
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d909      	bls.n	8002602 <__udivmoddi4+0x62>
 80025ee:	18fb      	adds	r3, r7, r3
 80025f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80025f4:	f080 80ea 	bcs.w	80027cc <__udivmoddi4+0x22c>
 80025f8:	429a      	cmp	r2, r3
 80025fa:	f240 80e7 	bls.w	80027cc <__udivmoddi4+0x22c>
 80025fe:	3902      	subs	r1, #2
 8002600:	443b      	add	r3, r7
 8002602:	1a9a      	subs	r2, r3, r2
 8002604:	b2a3      	uxth	r3, r4
 8002606:	fbb2 f0fe 	udiv	r0, r2, lr
 800260a:	fb0e 2210 	mls	r2, lr, r0, r2
 800260e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002612:	fb00 fc0c 	mul.w	ip, r0, ip
 8002616:	459c      	cmp	ip, r3
 8002618:	d909      	bls.n	800262e <__udivmoddi4+0x8e>
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	f100 32ff 	add.w	r2, r0, #4294967295
 8002620:	f080 80d6 	bcs.w	80027d0 <__udivmoddi4+0x230>
 8002624:	459c      	cmp	ip, r3
 8002626:	f240 80d3 	bls.w	80027d0 <__udivmoddi4+0x230>
 800262a:	443b      	add	r3, r7
 800262c:	3802      	subs	r0, #2
 800262e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8002632:	eba3 030c 	sub.w	r3, r3, ip
 8002636:	2100      	movs	r1, #0
 8002638:	b11d      	cbz	r5, 8002642 <__udivmoddi4+0xa2>
 800263a:	40f3      	lsrs	r3, r6
 800263c:	2200      	movs	r2, #0
 800263e:	e9c5 3200 	strd	r3, r2, [r5]
 8002642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002646:	428b      	cmp	r3, r1
 8002648:	d905      	bls.n	8002656 <__udivmoddi4+0xb6>
 800264a:	b10d      	cbz	r5, 8002650 <__udivmoddi4+0xb0>
 800264c:	e9c5 0100 	strd	r0, r1, [r5]
 8002650:	2100      	movs	r1, #0
 8002652:	4608      	mov	r0, r1
 8002654:	e7f5      	b.n	8002642 <__udivmoddi4+0xa2>
 8002656:	fab3 f183 	clz	r1, r3
 800265a:	2900      	cmp	r1, #0
 800265c:	d146      	bne.n	80026ec <__udivmoddi4+0x14c>
 800265e:	4573      	cmp	r3, lr
 8002660:	d302      	bcc.n	8002668 <__udivmoddi4+0xc8>
 8002662:	4282      	cmp	r2, r0
 8002664:	f200 8105 	bhi.w	8002872 <__udivmoddi4+0x2d2>
 8002668:	1a84      	subs	r4, r0, r2
 800266a:	eb6e 0203 	sbc.w	r2, lr, r3
 800266e:	2001      	movs	r0, #1
 8002670:	4690      	mov	r8, r2
 8002672:	2d00      	cmp	r5, #0
 8002674:	d0e5      	beq.n	8002642 <__udivmoddi4+0xa2>
 8002676:	e9c5 4800 	strd	r4, r8, [r5]
 800267a:	e7e2      	b.n	8002642 <__udivmoddi4+0xa2>
 800267c:	2a00      	cmp	r2, #0
 800267e:	f000 8090 	beq.w	80027a2 <__udivmoddi4+0x202>
 8002682:	fab2 f682 	clz	r6, r2
 8002686:	2e00      	cmp	r6, #0
 8002688:	f040 80a4 	bne.w	80027d4 <__udivmoddi4+0x234>
 800268c:	1a8a      	subs	r2, r1, r2
 800268e:	0c03      	lsrs	r3, r0, #16
 8002690:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8002694:	b280      	uxth	r0, r0
 8002696:	b2bc      	uxth	r4, r7
 8002698:	2101      	movs	r1, #1
 800269a:	fbb2 fcfe 	udiv	ip, r2, lr
 800269e:	fb0e 221c 	mls	r2, lr, ip, r2
 80026a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80026a6:	fb04 f20c 	mul.w	r2, r4, ip
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d907      	bls.n	80026be <__udivmoddi4+0x11e>
 80026ae:	18fb      	adds	r3, r7, r3
 80026b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80026b4:	d202      	bcs.n	80026bc <__udivmoddi4+0x11c>
 80026b6:	429a      	cmp	r2, r3
 80026b8:	f200 80e0 	bhi.w	800287c <__udivmoddi4+0x2dc>
 80026bc:	46c4      	mov	ip, r8
 80026be:	1a9b      	subs	r3, r3, r2
 80026c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80026c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80026c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80026cc:	fb02 f404 	mul.w	r4, r2, r4
 80026d0:	429c      	cmp	r4, r3
 80026d2:	d907      	bls.n	80026e4 <__udivmoddi4+0x144>
 80026d4:	18fb      	adds	r3, r7, r3
 80026d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80026da:	d202      	bcs.n	80026e2 <__udivmoddi4+0x142>
 80026dc:	429c      	cmp	r4, r3
 80026de:	f200 80ca 	bhi.w	8002876 <__udivmoddi4+0x2d6>
 80026e2:	4602      	mov	r2, r0
 80026e4:	1b1b      	subs	r3, r3, r4
 80026e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80026ea:	e7a5      	b.n	8002638 <__udivmoddi4+0x98>
 80026ec:	f1c1 0620 	rsb	r6, r1, #32
 80026f0:	408b      	lsls	r3, r1
 80026f2:	fa22 f706 	lsr.w	r7, r2, r6
 80026f6:	431f      	orrs	r7, r3
 80026f8:	fa0e f401 	lsl.w	r4, lr, r1
 80026fc:	fa20 f306 	lsr.w	r3, r0, r6
 8002700:	fa2e fe06 	lsr.w	lr, lr, r6
 8002704:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8002708:	4323      	orrs	r3, r4
 800270a:	fa00 f801 	lsl.w	r8, r0, r1
 800270e:	fa1f fc87 	uxth.w	ip, r7
 8002712:	fbbe f0f9 	udiv	r0, lr, r9
 8002716:	0c1c      	lsrs	r4, r3, #16
 8002718:	fb09 ee10 	mls	lr, r9, r0, lr
 800271c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8002720:	fb00 fe0c 	mul.w	lr, r0, ip
 8002724:	45a6      	cmp	lr, r4
 8002726:	fa02 f201 	lsl.w	r2, r2, r1
 800272a:	d909      	bls.n	8002740 <__udivmoddi4+0x1a0>
 800272c:	193c      	adds	r4, r7, r4
 800272e:	f100 3aff 	add.w	sl, r0, #4294967295
 8002732:	f080 809c 	bcs.w	800286e <__udivmoddi4+0x2ce>
 8002736:	45a6      	cmp	lr, r4
 8002738:	f240 8099 	bls.w	800286e <__udivmoddi4+0x2ce>
 800273c:	3802      	subs	r0, #2
 800273e:	443c      	add	r4, r7
 8002740:	eba4 040e 	sub.w	r4, r4, lr
 8002744:	fa1f fe83 	uxth.w	lr, r3
 8002748:	fbb4 f3f9 	udiv	r3, r4, r9
 800274c:	fb09 4413 	mls	r4, r9, r3, r4
 8002750:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8002754:	fb03 fc0c 	mul.w	ip, r3, ip
 8002758:	45a4      	cmp	ip, r4
 800275a:	d908      	bls.n	800276e <__udivmoddi4+0x1ce>
 800275c:	193c      	adds	r4, r7, r4
 800275e:	f103 3eff 	add.w	lr, r3, #4294967295
 8002762:	f080 8082 	bcs.w	800286a <__udivmoddi4+0x2ca>
 8002766:	45a4      	cmp	ip, r4
 8002768:	d97f      	bls.n	800286a <__udivmoddi4+0x2ca>
 800276a:	3b02      	subs	r3, #2
 800276c:	443c      	add	r4, r7
 800276e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002772:	eba4 040c 	sub.w	r4, r4, ip
 8002776:	fba0 ec02 	umull	lr, ip, r0, r2
 800277a:	4564      	cmp	r4, ip
 800277c:	4673      	mov	r3, lr
 800277e:	46e1      	mov	r9, ip
 8002780:	d362      	bcc.n	8002848 <__udivmoddi4+0x2a8>
 8002782:	d05f      	beq.n	8002844 <__udivmoddi4+0x2a4>
 8002784:	b15d      	cbz	r5, 800279e <__udivmoddi4+0x1fe>
 8002786:	ebb8 0203 	subs.w	r2, r8, r3
 800278a:	eb64 0409 	sbc.w	r4, r4, r9
 800278e:	fa04 f606 	lsl.w	r6, r4, r6
 8002792:	fa22 f301 	lsr.w	r3, r2, r1
 8002796:	431e      	orrs	r6, r3
 8002798:	40cc      	lsrs	r4, r1
 800279a:	e9c5 6400 	strd	r6, r4, [r5]
 800279e:	2100      	movs	r1, #0
 80027a0:	e74f      	b.n	8002642 <__udivmoddi4+0xa2>
 80027a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80027a6:	0c01      	lsrs	r1, r0, #16
 80027a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80027ac:	b280      	uxth	r0, r0
 80027ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80027b2:	463b      	mov	r3, r7
 80027b4:	4638      	mov	r0, r7
 80027b6:	463c      	mov	r4, r7
 80027b8:	46b8      	mov	r8, r7
 80027ba:	46be      	mov	lr, r7
 80027bc:	2620      	movs	r6, #32
 80027be:	fbb1 f1f7 	udiv	r1, r1, r7
 80027c2:	eba2 0208 	sub.w	r2, r2, r8
 80027c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80027ca:	e766      	b.n	800269a <__udivmoddi4+0xfa>
 80027cc:	4601      	mov	r1, r0
 80027ce:	e718      	b.n	8002602 <__udivmoddi4+0x62>
 80027d0:	4610      	mov	r0, r2
 80027d2:	e72c      	b.n	800262e <__udivmoddi4+0x8e>
 80027d4:	f1c6 0220 	rsb	r2, r6, #32
 80027d8:	fa2e f302 	lsr.w	r3, lr, r2
 80027dc:	40b7      	lsls	r7, r6
 80027de:	40b1      	lsls	r1, r6
 80027e0:	fa20 f202 	lsr.w	r2, r0, r2
 80027e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80027e8:	430a      	orrs	r2, r1
 80027ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80027ee:	b2bc      	uxth	r4, r7
 80027f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80027f4:	0c11      	lsrs	r1, r2, #16
 80027f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80027fa:	fb08 f904 	mul.w	r9, r8, r4
 80027fe:	40b0      	lsls	r0, r6
 8002800:	4589      	cmp	r9, r1
 8002802:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8002806:	b280      	uxth	r0, r0
 8002808:	d93e      	bls.n	8002888 <__udivmoddi4+0x2e8>
 800280a:	1879      	adds	r1, r7, r1
 800280c:	f108 3cff 	add.w	ip, r8, #4294967295
 8002810:	d201      	bcs.n	8002816 <__udivmoddi4+0x276>
 8002812:	4589      	cmp	r9, r1
 8002814:	d81f      	bhi.n	8002856 <__udivmoddi4+0x2b6>
 8002816:	eba1 0109 	sub.w	r1, r1, r9
 800281a:	fbb1 f9fe 	udiv	r9, r1, lr
 800281e:	fb09 f804 	mul.w	r8, r9, r4
 8002822:	fb0e 1119 	mls	r1, lr, r9, r1
 8002826:	b292      	uxth	r2, r2
 8002828:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800282c:	4542      	cmp	r2, r8
 800282e:	d229      	bcs.n	8002884 <__udivmoddi4+0x2e4>
 8002830:	18ba      	adds	r2, r7, r2
 8002832:	f109 31ff 	add.w	r1, r9, #4294967295
 8002836:	d2c4      	bcs.n	80027c2 <__udivmoddi4+0x222>
 8002838:	4542      	cmp	r2, r8
 800283a:	d2c2      	bcs.n	80027c2 <__udivmoddi4+0x222>
 800283c:	f1a9 0102 	sub.w	r1, r9, #2
 8002840:	443a      	add	r2, r7
 8002842:	e7be      	b.n	80027c2 <__udivmoddi4+0x222>
 8002844:	45f0      	cmp	r8, lr
 8002846:	d29d      	bcs.n	8002784 <__udivmoddi4+0x1e4>
 8002848:	ebbe 0302 	subs.w	r3, lr, r2
 800284c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8002850:	3801      	subs	r0, #1
 8002852:	46e1      	mov	r9, ip
 8002854:	e796      	b.n	8002784 <__udivmoddi4+0x1e4>
 8002856:	eba7 0909 	sub.w	r9, r7, r9
 800285a:	4449      	add	r1, r9
 800285c:	f1a8 0c02 	sub.w	ip, r8, #2
 8002860:	fbb1 f9fe 	udiv	r9, r1, lr
 8002864:	fb09 f804 	mul.w	r8, r9, r4
 8002868:	e7db      	b.n	8002822 <__udivmoddi4+0x282>
 800286a:	4673      	mov	r3, lr
 800286c:	e77f      	b.n	800276e <__udivmoddi4+0x1ce>
 800286e:	4650      	mov	r0, sl
 8002870:	e766      	b.n	8002740 <__udivmoddi4+0x1a0>
 8002872:	4608      	mov	r0, r1
 8002874:	e6fd      	b.n	8002672 <__udivmoddi4+0xd2>
 8002876:	443b      	add	r3, r7
 8002878:	3a02      	subs	r2, #2
 800287a:	e733      	b.n	80026e4 <__udivmoddi4+0x144>
 800287c:	f1ac 0c02 	sub.w	ip, ip, #2
 8002880:	443b      	add	r3, r7
 8002882:	e71c      	b.n	80026be <__udivmoddi4+0x11e>
 8002884:	4649      	mov	r1, r9
 8002886:	e79c      	b.n	80027c2 <__udivmoddi4+0x222>
 8002888:	eba1 0109 	sub.w	r1, r1, r9
 800288c:	46c4      	mov	ip, r8
 800288e:	fbb1 f9fe 	udiv	r9, r1, lr
 8002892:	fb09 f804 	mul.w	r8, r9, r4
 8002896:	e7c4      	b.n	8002822 <__udivmoddi4+0x282>

08002898 <__aeabi_idiv0>:
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <cmox_ll_init>:
  * @brief          CMOX library low level initialization
  * @param          pArg User defined parameter that is transmitted from initialize service
  * @retval         Initialization status: @ref CMOX_INIT_SUCCESS / @ref CMOX_INIT_FAIL
  */
cmox_init_retval_t cmox_ll_init(void *pArg)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  (void)pArg;
  /* Ensure CRC is enabled for cryptographic processing */
  __HAL_RCC_CRC_RELEASE_RESET();
 80028a4:	4b0d      	ldr	r3, [pc, #52]	@ (80028dc <cmox_ll_init+0x40>)
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	4a0c      	ldr	r2, [pc, #48]	@ (80028dc <cmox_ll_init+0x40>)
 80028aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80028ae:	6113      	str	r3, [r2, #16]
  __HAL_RCC_CRC_CLK_ENABLE();
 80028b0:	2300      	movs	r3, #0
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <cmox_ll_init+0x40>)
 80028b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b8:	4a08      	ldr	r2, [pc, #32]	@ (80028dc <cmox_ll_init+0x40>)
 80028ba:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80028be:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <cmox_ll_init+0x40>)
 80028c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
  return CMOX_INIT_SUCCESS;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40023800 	.word	0x40023800

080028e0 <Cryptolib_Init>:

/* Exported functions prototypes ---------------------------------------------*/
// TODO: Move implementations to .c file

uint8_t Cryptolib_Init(Cryptolib_t * crypto_h)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
	// Default initialization.
	*crypto_h = _cryptolib_default_h;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4618      	mov	r0, r3
 80028ec:	23d4      	movs	r3, #212	@ 0xd4
 80028ee:	461a      	mov	r2, r3
 80028f0:	2100      	movs	r1, #0
 80028f2:	f003 f8c9 	bl	8005a88 <memset>

	// TODO: Initialize arrays.
	memset(crypto_h->_aes_iv, 0, CRYPTOLIB_IV_SIZE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3308      	adds	r3, #8
 80028fa:	2210      	movs	r2, #16
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f003 f8c2 	bl	8005a88 <memset>
	memset(crypto_h->_msg, 0, CRYPTOLIB_MAX_MSG_SIZE);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	3318      	adds	r3, #24
 8002908:	2250      	movs	r2, #80	@ 0x50
 800290a:	2100      	movs	r1, #0
 800290c:	4618      	mov	r0, r3
 800290e:	f003 f8bb 	bl	8005a88 <memset>
	memset(crypto_h->_enc_msg, 0, CRYPTOLIB_ENC_MSG_SIZE);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	336c      	adds	r3, #108	@ 0x6c
 8002916:	2264      	movs	r2, #100	@ 0x64
 8002918:	2100      	movs	r1, #0
 800291a:	4618      	mov	r0, r3
 800291c:	f003 f8b4 	bl	8005a88 <memset>

	return CRYPTOLIB_NO_ERROR;
 8002920:	2300      	movs	r3, #0
}
 8002922:	4618      	mov	r0, r3
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
	...

0800292c <Cryptolib_Encrypt>:
 */
uint8_t Cryptolib_Encrypt(Cryptolib_t *crypto_h,
						uint8_t *msg, 
						size_t msg_size, 
						uint8_t *enc_msg)
{
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b091      	sub	sp, #68	@ 0x44
 8002930:	af06      	add	r7, sp, #24
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	607a      	str	r2, [r7, #4]
 8002938:	603b      	str	r3, [r7, #0]
	if (!crypto_h->_is_key_set) {
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d101      	bne.n	8002948 <Cryptolib_Encrypt+0x1c>
		return CRYPTOLIB_KEY_ERROR;
 8002944:	2305      	movs	r3, #5
 8002946:	e079      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}

	// TODO: Generate random IV.
	size_t enc_msg_size = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]

	if (msg_size == 0 || msg_size > CRYPTOLIB_MAX_MSG_SIZE) {
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <Cryptolib_Encrypt+0x2c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b50      	cmp	r3, #80	@ 0x50
 8002956:	d901      	bls.n	800295c <Cryptolib_Encrypt+0x30>
		return CRYPTOLIB_MSG_SIZE_ERROR;
 8002958:	2304      	movs	r3, #4
 800295a:	e06f      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}

	memset(crypto_h->_msg, 0, CRYPTOLIB_MAX_MSG_SIZE); // Automatic zero padding.
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	3318      	adds	r3, #24
 8002960:	2250      	movs	r2, #80	@ 0x50
 8002962:	2100      	movs	r1, #0
 8002964:	4618      	mov	r0, r3
 8002966:	f003 f88f 	bl	8005a88 <memset>
	memcpy(crypto_h->_msg, msg, msg_size);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	3318      	adds	r3, #24
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68b9      	ldr	r1, [r7, #8]
 8002972:	4618      	mov	r0, r3
 8002974:	f003 f908 	bl	8005b88 <memcpy>
	
	memset(enc_msg, 0, CRYPTOLIB_ENC_MSG_SIZE);
 8002978:	2264      	movs	r2, #100	@ 0x64
 800297a:	2100      	movs	r1, #0
 800297c:	6838      	ldr	r0, [r7, #0]
 800297e:	f003 f883 	bl	8005a88 <memset>

	cmox_cipher_retval_t retval_c;
	retval_c = cmox_cipher_encrypt(CRYPTOLIB_AES_ENC_ALGO,  			/* Encryption algorithm */
 8002982:	4b30      	ldr	r3, [pc, #192]	@ (8002a44 <Cryptolib_Encrypt+0x118>)
 8002984:	6818      	ldr	r0, [r3, #0]
								crypto_h->_msg, CRYPTOLIB_MAX_MSG_SIZE, /* Plaintext to encrypt */
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f103 0118 	add.w	r1, r3, #24
								crypto_h->_aes_key, CRYPTOLIB_KEY_SIZE,	/* AES key to use */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681c      	ldr	r4, [r3, #0]
								crypto_h->_aes_iv, CRYPTOLIB_KEY_SIZE,  /* Initialization vector */
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3308      	adds	r3, #8
	retval_c = cmox_cipher_encrypt(CRYPTOLIB_AES_ENC_ALGO,  			/* Encryption algorithm */
 8002994:	f107 021c 	add.w	r2, r7, #28
 8002998:	9204      	str	r2, [sp, #16]
 800299a:	683a      	ldr	r2, [r7, #0]
 800299c:	9203      	str	r2, [sp, #12]
 800299e:	2210      	movs	r2, #16
 80029a0:	9202      	str	r2, [sp, #8]
 80029a2:	9301      	str	r3, [sp, #4]
 80029a4:	2310      	movs	r3, #16
 80029a6:	9300      	str	r3, [sp, #0]
 80029a8:	4623      	mov	r3, r4
 80029aa:	2250      	movs	r2, #80	@ 0x50
 80029ac:	f7fd fe9c 	bl	80006e8 <cmox_cipher_encrypt>
 80029b0:	6278      	str	r0, [r7, #36]	@ 0x24
								enc_msg, &enc_msg_size); 				/* Data buffer to receive generated ciphertext */

	if (retval_c != CMOX_CIPHER_SUCCESS) {
 80029b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029b8:	d001      	beq.n	80029be <Cryptolib_Encrypt+0x92>
		return CRYPTOLIB_ENCRYPTION_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e03e      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}
	if (enc_msg_size != CRYPTOLIB_MAX_MSG_SIZE) {
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	2b50      	cmp	r3, #80	@ 0x50
 80029c2:	d001      	beq.n	80029c8 <Cryptolib_Encrypt+0x9c>
		return CRYPTOLIB_ENCRYPTION_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e039      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}

	cmox_mac_retval_t retval_m;
	uint8_t hmac_tag[CRYPTOLIB_TAG_SIZE] = {0};
 80029c8:	2300      	movs	r3, #0
 80029ca:	61bb      	str	r3, [r7, #24]
	size_t hmac_tag_size = 0;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]

	// HMAC tag must be computed over the encrypted message.
	retval_m = cmox_mac_compute(CRYPTOLIB_MAC_ALGO, 					/* Use HMAC SHA256 algorithm */
 80029d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a48 <Cryptolib_Encrypt+0x11c>)
 80029d2:	6818      	ldr	r0, [r3, #0]
							enc_msg, CRYPTOLIB_MAX_MSG_SIZE,  			/* Message to authenticate */
							crypto_h->_hmac_key, CRYPTOLIB_KEY_SIZE, 	/* HMAC Key to use */
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	685a      	ldr	r2, [r3, #4]
	retval_m = cmox_mac_compute(CRYPTOLIB_MAC_ALGO, 					/* Use HMAC SHA256 algorithm */
 80029d8:	f107 0314 	add.w	r3, r7, #20
 80029dc:	9305      	str	r3, [sp, #20]
 80029de:	2304      	movs	r3, #4
 80029e0:	9304      	str	r3, [sp, #16]
 80029e2:	f107 0318 	add.w	r3, r7, #24
 80029e6:	9303      	str	r3, [sp, #12]
 80029e8:	2300      	movs	r3, #0
 80029ea:	9302      	str	r3, [sp, #8]
 80029ec:	2300      	movs	r3, #0
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	2310      	movs	r3, #16
 80029f2:	9300      	str	r3, [sp, #0]
 80029f4:	4613      	mov	r3, r2
 80029f6:	2250      	movs	r2, #80	@ 0x50
 80029f8:	6839      	ldr	r1, [r7, #0]
 80029fa:	f7fe fa81 	bl	8000f00 <cmox_mac_compute>
 80029fe:	6238      	str	r0, [r7, #32]
							NULL, 0,                    				/* Custom data */
							hmac_tag,                   				/* Data buffer to receive generated authnetication tag */
							CRYPTOLIB_TAG_SIZE,    						/* Expected authentication tag size */
							&hmac_tag_size);            				/* Generated tag size */
	
	if (retval_m != CMOX_MAC_SUCCESS) {
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002a06:	d001      	beq.n	8002a0c <Cryptolib_Encrypt+0xe0>
		return CRYPTOLIB_AUTH_ERROR;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e017      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}
	if (hmac_tag_size != CRYPTOLIB_TAG_SIZE) {
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d001      	beq.n	8002a16 <Cryptolib_Encrypt+0xea>
		return CRYPTOLIB_AUTH_ERROR;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e012      	b.n	8002a3c <Cryptolib_Encrypt+0x110>
	}

	memmove(enc_msg + CRYPTOLIB_IV_SIZE + CRYPTOLIB_TAG_SIZE, enc_msg, CRYPTOLIB_MAX_MSG_SIZE);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	3314      	adds	r3, #20
 8002a1a:	2250      	movs	r2, #80	@ 0x50
 8002a1c:	6839      	ldr	r1, [r7, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f003 f818 	bl	8005a54 <memmove>
	memcpy(enc_msg, crypto_h->_aes_iv, CRYPTOLIB_IV_SIZE);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	3308      	adds	r3, #8
 8002a28:	2210      	movs	r2, #16
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	6838      	ldr	r0, [r7, #0]
 8002a2e:	f003 f8ab 	bl	8005b88 <memcpy>
	memcpy(enc_msg + CRYPTOLIB_IV_SIZE, hmac_tag, CRYPTOLIB_TAG_SIZE);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	3310      	adds	r3, #16
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	601a      	str	r2, [r3, #0]
		}
		printf(", ");
	}
#endif

	return CRYPTOLIB_NO_ERROR;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	372c      	adds	r7, #44	@ 0x2c
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd90      	pop	{r4, r7, pc}
 8002a44:	08006a14 	.word	0x08006a14
 8002a48:	08006a78 	.word	0x08006a78

08002a4c <Cryptolib_Decrypt>:
 * @param enc_msg 
 * @param msg 
 * @return uint8_t 
 */
uint8_t Cryptolib_Decrypt(Cryptolib_t *crypto_h, uint8_t *enc_msg, uint8_t *msg)
{
 8002a4c:	b590      	push	{r4, r7, lr}
 8002a4e:	b097      	sub	sp, #92	@ 0x5c
 8002a50:	af06      	add	r7, sp, #24
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
	if (!crypto_h->_is_key_set) {
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <Cryptolib_Decrypt+0x1a>
		return CRYPTOLIB_KEY_ERROR;
 8002a62:	2305      	movs	r3, #5
 8002a64:	e06a      	b.n	8002b3c <Cryptolib_Decrypt+0xf0>
		}
		printf(", ");
	}
#endif

	uint8_t hmac_tag[CRYPTOLIB_TAG_SIZE] = {0};
 8002a66:	2300      	movs	r3, #0
 8002a68:	637b      	str	r3, [r7, #52]	@ 0x34
	uint8_t ciphertext[CRYPTOLIB_RCV_MSG_SIZE] = {0};
 8002a6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a6e:	2200      	movs	r2, #0
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	605a      	str	r2, [r3, #4]
 8002a74:	609a      	str	r2, [r3, #8]
 8002a76:	60da      	str	r2, [r3, #12]
	memcpy(hmac_tag, enc_msg + CRYPTOLIB_IV_SIZE, CRYPTOLIB_TAG_SIZE);
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	3310      	adds	r3, #16
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	637b      	str	r3, [r7, #52]	@ 0x34
	memcpy(ciphertext, enc_msg + CRYPTOLIB_IV_SIZE + CRYPTOLIB_TAG_SIZE, CRYPTOLIB_RCV_MSG_SIZE);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	3314      	adds	r3, #20
 8002a84:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8002a88:	6818      	ldr	r0, [r3, #0]
 8002a8a:	6859      	ldr	r1, [r3, #4]
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	}
#endif

	cmox_mac_retval_t retval_m;
	
	retval_m = cmox_mac_verify(CRYPTOLIB_MAC_ALGO,
 8002a92:	4b2c      	ldr	r3, [pc, #176]	@ (8002b44 <Cryptolib_Decrypt+0xf8>)
 8002a94:	6818      	ldr	r0, [r3, #0]
							ciphertext, CRYPTOLIB_RCV_MSG_SIZE,		/* Message to verify */
							crypto_h->_hmac_key, CRYPTOLIB_KEY_SIZE,/* HMAC Key to use */
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	685a      	ldr	r2, [r3, #4]
	retval_m = cmox_mac_verify(CRYPTOLIB_MAC_ALGO,
 8002a9a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	9304      	str	r3, [sp, #16]
 8002aa2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002aa6:	9303      	str	r3, [sp, #12]
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	9302      	str	r3, [sp, #8]
 8002aac:	2300      	movs	r3, #0
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	2310      	movs	r3, #16
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	2210      	movs	r2, #16
 8002ab8:	f7fe fa44 	bl	8000f44 <cmox_mac_verify>
 8002abc:	63f8      	str	r0, [r7, #60]	@ 0x3c
							NULL, 0,              					/* Custom data */
							hmac_tag,         						/* Authentication tag */
							CRYPTOLIB_TAG_SIZE);      				/* tag size */

	if (retval_m != CMOX_MAC_AUTH_SUCCESS) {
 8002abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ac0:	4a21      	ldr	r2, [pc, #132]	@ (8002b48 <Cryptolib_Decrypt+0xfc>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d001      	beq.n	8002aca <Cryptolib_Decrypt+0x7e>
		return CRYPTOLIB_AUTH_ERROR;
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	e038      	b.n	8002b3c <Cryptolib_Decrypt+0xf0>
	}

	uint8_t iv[CRYPTOLIB_IV_SIZE] = {0};
 8002aca:	f107 0314 	add.w	r3, r7, #20
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	605a      	str	r2, [r3, #4]
 8002ad4:	609a      	str	r2, [r3, #8]
 8002ad6:	60da      	str	r2, [r3, #12]
	memcpy(iv, enc_msg, CRYPTOLIB_IV_SIZE);
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f107 0414 	add.w	r4, r7, #20
 8002ade:	6818      	ldr	r0, [r3, #0]
 8002ae0:	6859      	ldr	r1, [r3, #4]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	c40f      	stmia	r4!, {r0, r1, r2, r3}

	memset(msg, 0, CRYPTOLIB_RCV_MSG_SIZE);
 8002ae8:	2210      	movs	r2, #16
 8002aea:	2100      	movs	r1, #0
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f002 ffcb 	bl	8005a88 <memset>
	size_t msg_size = 0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	613b      	str	r3, [r7, #16]

	cmox_cipher_retval_t retval_c;
	retval_c = cmox_cipher_decrypt(CRYPTOLIB_AES_DEC_ALGO,				/* Decryption algorithm */
 8002af6:	4b15      	ldr	r3, [pc, #84]	@ (8002b4c <Cryptolib_Decrypt+0x100>)
 8002af8:	6818      	ldr	r0, [r3, #0]
								ciphertext, CRYPTOLIB_RCV_MSG_SIZE, 	/* Ciphertext to decrypt */
								crypto_h->_aes_key, CRYPTOLIB_KEY_SIZE,	/* AES key to use */
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681a      	ldr	r2, [r3, #0]
	retval_c = cmox_cipher_decrypt(CRYPTOLIB_AES_DEC_ALGO,				/* Decryption algorithm */
 8002afe:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8002b02:	f107 0310 	add.w	r3, r7, #16
 8002b06:	9304      	str	r3, [sp, #16]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	9303      	str	r3, [sp, #12]
 8002b0c:	2310      	movs	r3, #16
 8002b0e:	9302      	str	r3, [sp, #8]
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2310      	movs	r3, #16
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	2210      	movs	r2, #16
 8002b1e:	f7fd fe0f 	bl	8000740 <cmox_cipher_decrypt>
 8002b22:	63b8      	str	r0, [r7, #56]	@ 0x38
								iv, CRYPTOLIB_IV_SIZE,         			/* Initialization vector */
								msg, &msg_size);   						/* Data buffer to receive generated plaintext */
		
	if (retval_c != CMOX_CIPHER_SUCCESS) {
 8002b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b2a:	d001      	beq.n	8002b30 <Cryptolib_Decrypt+0xe4>
		return CRYPTOLIB_DECRYPTION_ERROR;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e005      	b.n	8002b3c <Cryptolib_Decrypt+0xf0>
	}

	if (msg_size != CRYPTOLIB_RCV_MSG_SIZE) {
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	2b10      	cmp	r3, #16
 8002b34:	d001      	beq.n	8002b3a <Cryptolib_Decrypt+0xee>
		return CRYPTOLIB_DECRYPTION_ERROR;
 8002b36:	2302      	movs	r3, #2
 8002b38:	e000      	b.n	8002b3c <Cryptolib_Decrypt+0xf0>
	}

	return CRYPTOLIB_NO_ERROR;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3744      	adds	r7, #68	@ 0x44
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd90      	pop	{r4, r7, pc}
 8002b44:	08006a78 	.word	0x08006a78
 8002b48:	0003c726 	.word	0x0003c726
 8002b4c:	08006a08 	.word	0x08006a08

08002b50 <Cryptolib_SetKeys>:
 * @return uint8_t 	Error code. See Cryptolib_Error_t.
 */
uint8_t Cryptolib_SetKeys(Cryptolib_t *crypto_h, 
						Cryptolib_key_t aes_key, 
						Cryptolib_key_t hmac_key)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
	crypto_h->_aes_key = aes_key;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	601a      	str	r2, [r3, #0]
	crypto_h->_hmac_key = hmac_key;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	605a      	str	r2, [r3, #4]

	crypto_h->_is_key_set = 1;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0

	return CRYPTOLIB_NO_ERROR;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3714      	adds	r7, #20
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
	...

08002b80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	/* Enable the CPU Cache */
	CPU_CACHE_Enable();
 8002b86:	f000 f993 	bl	8002eb0 <CPU_CACHE_Enable>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b8a:	f000 fc85 	bl	8003498 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b8e:	f000 f877 	bl	8002c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b92:	f000 f91f 	bl	8002dd4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002b96:	f000 f8f3 	bl	8002d80 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8002b9a:	f000 f8dd 	bl	8002d58 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
	//printf("UART initialized.\n");
	//printf("CRC initialized.\n");

	cmox_init_arg_t init_target = {CMOX_INIT_TARGET_F4, NULL};
 8002b9e:	4b30      	ldr	r3, [pc, #192]	@ (8002c60 <main+0xe0>)
 8002ba0:	607b      	str	r3, [r7, #4]
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60bb      	str	r3, [r7, #8]

	/* Initialize cryptographic library */
	if (cmox_initialize(&init_target) != CMOX_INIT_SUCCESS)
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fe f8df 	bl	8000d6c <cmox_initialize>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <main+0x38>
	{
		Error_Handler();
 8002bb4:	f000 faaa 	bl	800310c <Error_Handler>
	}
	//printf("CMOX initialized.\n");

	// TestEncDec();
	// TestHmac();
	TestCryptolib();
 8002bb8:	f000 f9bc 	bl	8002f34 <TestCryptolib>
	HAL_UART_Receive_IT(&huart2, cadena, 36);
 8002bbc:	2224      	movs	r2, #36	@ 0x24
 8002bbe:	4929      	ldr	r1, [pc, #164]	@ (8002c64 <main+0xe4>)
 8002bc0:	4829      	ldr	r0, [pc, #164]	@ (8002c68 <main+0xe8>)
 8002bc2:	f001 fdac 	bl	800471e <HAL_UART_Receive_IT>

	// Calculate checksum
	unsigned checksum = 0;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	617b      	str	r3, [r7, #20]
	for (int i = 3; i < 3 + 4 * 16; i++) {
 8002bca:	2303      	movs	r3, #3
 8002bcc:	613b      	str	r3, [r7, #16]
 8002bce:	e00a      	b.n	8002be6 <main+0x66>
	    checksum += T_msg[i];
 8002bd0:	4a26      	ldr	r2, [pc, #152]	@ (8002c6c <main+0xec>)
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	4413      	add	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
	for (int i = 3; i < 3 + 4 * 16; i++) {
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	3301      	adds	r3, #1
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	2b42      	cmp	r3, #66	@ 0x42
 8002bea:	ddf1      	ble.n	8002bd0 <main+0x50>
	}
	int onChar = 3+64;
 8002bec:	2343      	movs	r3, #67	@ 0x43
 8002bee:	60fb      	str	r3, [r7, #12]
	T_msg[onChar++] = checksum % 256;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	1c5a      	adds	r2, r3, #1
 8002bf4:	60fa      	str	r2, [r7, #12]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	b2d1      	uxtb	r1, r2
 8002bfa:	4a1c      	ldr	r2, [pc, #112]	@ (8002c6c <main+0xec>)
 8002bfc:	54d1      	strb	r1, [r2, r3]
	T_msg[onChar++] = checksum / 256;
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	0a19      	lsrs	r1, r3, #8
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	1c5a      	adds	r2, r3, #1
 8002c06:	60fa      	str	r2, [r7, #12]
 8002c08:	b2c9      	uxtb	r1, r1
 8002c0a:	4a18      	ldr	r2, [pc, #96]	@ (8002c6c <main+0xec>)
 8002c0c:	54d1      	strb	r1, [r2, r3]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if (is_data_to_enc) {
 8002c0e:	4b18      	ldr	r3, [pc, #96]	@ (8002c70 <main+0xf0>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d009      	beq.n	8002c2a <main+0xaa>
		if (EncryptData() == CRYPTOLIB_TEST_ERROR) {
 8002c16:	f000 f955 	bl	8002ec4 <EncryptData>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d101      	bne.n	8002c24 <main+0xa4>
			Error_Handler();
 8002c20:	f000 fa74 	bl	800310c <Error_Handler>
		}
		// TODO: Calculate and append MAC after encryption.
		is_data_to_enc = 0;
 8002c24:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <main+0xf0>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	701a      	strb	r2, [r3, #0]
	}

	if (is_data_to_dec) {
 8002c2a:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <main+0xf4>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d0ed      	beq.n	8002c0e <main+0x8e>
		// TODO: Verify MAC before decryption.
		TestCryptolibDecrypt();
 8002c32:	f000 fa13 	bl	800305c <TestCryptolibDecrypt>

		should_use_T = (dec_msg[0] == 'T');
 8002c36:	4b10      	ldr	r3, [pc, #64]	@ (8002c78 <main+0xf8>)
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b54      	cmp	r3, #84	@ 0x54
 8002c3c:	bf0c      	ite	eq
 8002c3e:	2301      	moveq	r3, #1
 8002c40:	2300      	movne	r3, #0
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <main+0xfc>)
 8002c48:	701a      	strb	r2, [r3, #0]
		TestCryptolib();
 8002c4a:	f000 f973 	bl	8002f34 <TestCryptolib>
		is_data_to_dec = 0;
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <main+0xf4>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, cadena, 36);
 8002c54:	2224      	movs	r2, #36	@ 0x24
 8002c56:	4903      	ldr	r1, [pc, #12]	@ (8002c64 <main+0xe4>)
 8002c58:	4803      	ldr	r0, [pc, #12]	@ (8002c68 <main+0xe8>)
 8002c5a:	f001 fd60 	bl	800471e <HAL_UART_Receive_IT>
	if (is_data_to_enc) {
 8002c5e:	e7d6      	b.n	8002c0e <main+0x8e>
 8002c60:	46340000 	.word	0x46340000
 8002c64:	2000015c 	.word	0x2000015c
 8002c68:	20000110 	.word	0x20000110
 8002c6c:	20000038 	.word	0x20000038
 8002c70:	20000158 	.word	0x20000158
 8002c74:	20000159 	.word	0x20000159
 8002c78:	200001c0 	.word	0x200001c0
 8002c7c:	20000210 	.word	0x20000210

08002c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b094      	sub	sp, #80	@ 0x50
 8002c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c86:	f107 0320 	add.w	r3, r7, #32
 8002c8a:	2230      	movs	r2, #48	@ 0x30
 8002c8c:	2100      	movs	r1, #0
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f002 fefa 	bl	8005a88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c94:	f107 030c 	add.w	r3, r7, #12
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
 8002ca2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	4b29      	ldr	r3, [pc, #164]	@ (8002d50 <SystemClock_Config+0xd0>)
 8002caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cac:	4a28      	ldr	r2, [pc, #160]	@ (8002d50 <SystemClock_Config+0xd0>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cb4:	4b26      	ldr	r3, [pc, #152]	@ (8002d50 <SystemClock_Config+0xd0>)
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	4b23      	ldr	r3, [pc, #140]	@ (8002d54 <SystemClock_Config+0xd4>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002ccc:	4a21      	ldr	r2, [pc, #132]	@ (8002d54 <SystemClock_Config+0xd4>)
 8002cce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cd2:	6013      	str	r3, [r2, #0]
 8002cd4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d54 <SystemClock_Config+0xd4>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002cdc:	607b      	str	r3, [r7, #4]
 8002cde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ce0:	2302      	movs	r3, #2
 8002ce2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ce8:	2310      	movs	r3, #16
 8002cea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cec:	2302      	movs	r3, #2
 8002cee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002cf4:	2310      	movs	r3, #16
 8002cf6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002cf8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002cfc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002cfe:	2304      	movs	r3, #4
 8002d00:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002d02:	2307      	movs	r3, #7
 8002d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d06:	f107 0320 	add.w	r3, r7, #32
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f000 ff94 	bl	8003c38 <HAL_RCC_OscConfig>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d16:	f000 f9f9 	bl	800310c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d1a:	230f      	movs	r3, #15
 8002d1c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d1e:	2302      	movs	r3, #2
 8002d20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d30:	f107 030c 	add.w	r3, r7, #12
 8002d34:	2102      	movs	r1, #2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f001 f9f6 	bl	8004128 <HAL_RCC_ClockConfig>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002d42:	f000 f9e3 	bl	800310c <Error_Handler>
  }
}
 8002d46:	bf00      	nop
 8002d48:	3750      	adds	r7, #80	@ 0x50
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023800 	.word	0x40023800
 8002d54:	40007000 	.word	0x40007000

08002d58 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002d5c:	4b06      	ldr	r3, [pc, #24]	@ (8002d78 <MX_CRC_Init+0x20>)
 8002d5e:	4a07      	ldr	r2, [pc, #28]	@ (8002d7c <MX_CRC_Init+0x24>)
 8002d60:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002d62:	4805      	ldr	r0, [pc, #20]	@ (8002d78 <MX_CRC_Init+0x20>)
 8002d64:	f000 fd1b 	bl	800379e <HAL_CRC_Init>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002d6e:	f000 f9cd 	bl	800310c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002d72:	bf00      	nop
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	20000108 	.word	0x20000108
 8002d7c:	40023000 	.word	0x40023000

08002d80 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d84:	4b11      	ldr	r3, [pc, #68]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002d86:	4a12      	ldr	r2, [pc, #72]	@ (8002dd0 <MX_USART2_UART_Init+0x50>)
 8002d88:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d8a:	4b10      	ldr	r3, [pc, #64]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002d8c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d90:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d92:	4b0e      	ldr	r3, [pc, #56]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d98:	4b0c      	ldr	r3, [pc, #48]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002da4:	4b09      	ldr	r3, [pc, #36]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002da6:	220c      	movs	r2, #12
 8002da8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002daa:	4b08      	ldr	r3, [pc, #32]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002db0:	4b06      	ldr	r3, [pc, #24]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002db6:	4805      	ldr	r0, [pc, #20]	@ (8002dcc <MX_USART2_UART_Init+0x4c>)
 8002db8:	f001 fbd6 	bl	8004568 <HAL_UART_Init>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002dc2:	f000 f9a3 	bl	800310c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000110 	.word	0x20000110
 8002dd0:	40004400 	.word	0x40004400

08002dd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08a      	sub	sp, #40	@ 0x28
 8002dd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dda:	f107 0314 	add.w	r3, r7, #20
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	605a      	str	r2, [r3, #4]
 8002de4:	609a      	str	r2, [r3, #8]
 8002de6:	60da      	str	r2, [r3, #12]
 8002de8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dea:	2300      	movs	r3, #0
 8002dec:	613b      	str	r3, [r7, #16]
 8002dee:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df2:	4a2c      	ldr	r2, [pc, #176]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfe:	f003 0304 	and.w	r3, r3, #4
 8002e02:	613b      	str	r3, [r7, #16]
 8002e04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
 8002e0a:	4b26      	ldr	r3, [pc, #152]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0e:	4a25      	ldr	r2, [pc, #148]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e16:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e22:	2300      	movs	r3, #0
 8002e24:	60bb      	str	r3, [r7, #8]
 8002e26:	4b1f      	ldr	r3, [pc, #124]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e32:	4b1c      	ldr	r3, [pc, #112]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]
 8002e42:	4b18      	ldr	r3, [pc, #96]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	4a17      	ldr	r2, [pc, #92]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e48:	f043 0302 	orr.w	r3, r3, #2
 8002e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ea4 <MX_GPIO_Init+0xd0>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2120      	movs	r1, #32
 8002e5e:	4812      	ldr	r0, [pc, #72]	@ (8002ea8 <MX_GPIO_Init+0xd4>)
 8002e60:	f000 fed0 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002e64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e6a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	4619      	mov	r1, r3
 8002e7a:	480c      	ldr	r0, [pc, #48]	@ (8002eac <MX_GPIO_Init+0xd8>)
 8002e7c:	f000 fd3e 	bl	80038fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002e80:	2320      	movs	r3, #32
 8002e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e84:	2301      	movs	r3, #1
 8002e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002e90:	f107 0314 	add.w	r3, r7, #20
 8002e94:	4619      	mov	r1, r3
 8002e96:	4804      	ldr	r0, [pc, #16]	@ (8002ea8 <MX_GPIO_Init+0xd4>)
 8002e98:	f000 fd30 	bl	80038fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e9c:	bf00      	nop
 8002e9e:	3728      	adds	r7, #40	@ 0x28
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40020000 	.word	0x40020000
 8002eac:	40020800 	.word	0x40020800

08002eb0 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable.
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
    __DSB();
    __ISB();
  #endif
}
 8002eb4:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */

    __DSB();
    __ISB();
  #endif
}
 8002eb6:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache(); // warning: implicit declaration

  /* Enable D-Cache */
  SCB_EnableDCache(); // warning: implicit declaration
}
 8002eb8:	bf00      	nop
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <EncryptData>:
 * The encrypted tx_buf_enc_size bytes are saved in tx_buf_enc.
 * 
 * @retval uint8_t CRYPTOLIB_TEST_ERROR on error, CRYPTOLIB_TEST_SUCCESS on success.
 */
uint8_t EncryptData()
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af06      	add	r7, sp, #24
	cmox_cipher_retval_t retval;
	retval = cmox_cipher_encrypt(CMOX_AESFAST_CBC_ENC_ALGO,  	/* Use AES CBC algorithm */
 8002eca:	4b13      	ldr	r3, [pc, #76]	@ (8002f18 <EncryptData+0x54>)
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	4b13      	ldr	r3, [pc, #76]	@ (8002f1c <EncryptData+0x58>)
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	4b13      	ldr	r3, [pc, #76]	@ (8002f20 <EncryptData+0x5c>)
 8002ed4:	9304      	str	r3, [sp, #16]
 8002ed6:	4b13      	ldr	r3, [pc, #76]	@ (8002f24 <EncryptData+0x60>)
 8002ed8:	9303      	str	r3, [sp, #12]
 8002eda:	2310      	movs	r3, #16
 8002edc:	9302      	str	r3, [sp, #8]
 8002ede:	4b12      	ldr	r3, [pc, #72]	@ (8002f28 <EncryptData+0x64>)
 8002ee0:	9301      	str	r3, [sp, #4]
 8002ee2:	2310      	movs	r3, #16
 8002ee4:	9300      	str	r3, [sp, #0]
 8002ee6:	4b11      	ldr	r3, [pc, #68]	@ (8002f2c <EncryptData+0x68>)
 8002ee8:	4911      	ldr	r1, [pc, #68]	@ (8002f30 <EncryptData+0x6c>)
 8002eea:	f7fd fbfd 	bl	80006e8 <cmox_cipher_encrypt>
 8002eee:	6078      	str	r0, [r7, #4]
								tx_buf_enc, &tx_buf_enc_size); 	/* Data buffer to receive generated ciphertext */
	
	// TODO: Clear buffers after use.

	/* Verify API returned value */
	if (retval != CMOX_CIPHER_SUCCESS) {
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ef6:	d001      	beq.n	8002efc <EncryptData+0x38>
		return CRYPTOLIB_TEST_ERROR;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e008      	b.n	8002f0e <EncryptData+0x4a>
	}

	/* Verify generated data size is the expected one */
	if (tx_buf_enc_size != tx_buf_size) {
 8002efc:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <EncryptData+0x5c>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4b06      	ldr	r3, [pc, #24]	@ (8002f1c <EncryptData+0x58>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d001      	beq.n	8002f0c <EncryptData+0x48>
		return CRYPTOLIB_TEST_ERROR;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	e000      	b.n	8002f0e <EncryptData+0x4a>
	}

	return CRYPTOLIB_TEST_SUCCESS;
 8002f0c:	2301      	movs	r3, #1
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	08006a14 	.word	0x08006a14
 8002f1c:	200002dc 	.word	0x200002dc
 8002f20:	200002e0 	.word	0x200002e0
 8002f24:	20000278 	.word	0x20000278
 8002f28:	20000010 	.word	0x20000010
 8002f2c:	20000000 	.word	0x20000000
 8002f30:	20000214 	.word	0x20000214

08002f34 <TestCryptolib>:

	return CRYPTOLIB_TEST_SUCCESS;
}

void TestCryptolib(void)
{
 8002f34:	b590      	push	{r4, r7, lr}
 8002f36:	b0ef      	sub	sp, #444	@ 0x1bc
 8002f38:	af00      	add	r7, sp, #0
	Cryptolib_t crypto;

	if (Cryptolib_Init(&crypto) == CRYPTOLIB_NO_ERROR) {
 8002f3a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7ff fcce 	bl	80028e0 <Cryptolib_Init>
		//printf("Cryptolib struct initialized.\n");
	}

	Cryptolib_key_t aes_key_test = 
 8002f44:	4b3d      	ldr	r3, [pc, #244]	@ (800303c <TestCryptolib+0x108>)
 8002f46:	f107 04c8 	add.w	r4, r7, #200	@ 0xc8
 8002f4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f4c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	{
		0x2b, 0x7e, 0x15, 0x16, 0x28, 0xae, 0xd2, 0xa6, 0xab, 0xf7, 0x15, 0x88, 0x09, 0xcf, 0x4f, 0x3c
	};

	Cryptolib_key_t hmac_key_test =
 8002f50:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8002f54:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002f58:	4a39      	ldr	r2, [pc, #228]	@ (8003040 <TestCryptolib+0x10c>)
 8002f5a:	461c      	mov	r4, r3
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f60:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	{
		0xcf, 0xd4, 0xa4, 0x49, 0x10, 0xc9, 0xe5, 0x67, 0x50, 0x7a, 0xbb, 0x6c, 0xed, 0xe4, 0xfe, 0x60
	};

	if (Cryptolib_SetKeys(&crypto, aes_key_test, hmac_key_test) == CRYPTOLIB_NO_ERROR) {
 8002f64:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 8002f68:	f107 01c8 	add.w	r1, r7, #200	@ 0xc8
 8002f6c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff fded 	bl	8002b50 <Cryptolib_SetKeys>
	}


	uint8_t *test_msg;
	size_t test_msg_size;
	if(should_use_T) {
 8002f76:	4b33      	ldr	r3, [pc, #204]	@ (8003044 <TestCryptolib+0x110>)
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d006      	beq.n	8002f8c <TestCryptolib+0x58>
		test_msg = T_msg;
 8002f7e:	4b32      	ldr	r3, [pc, #200]	@ (8003048 <TestCryptolib+0x114>)
 8002f80:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
		test_msg_size = sizeof(T_msg) - 1;
 8002f84:	2345      	movs	r3, #69	@ 0x45
 8002f86:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8002f8a:	e005      	b.n	8002f98 <TestCryptolib+0x64>
	} else {
		test_msg = N_msg;
 8002f8c:	4b2f      	ldr	r3, [pc, #188]	@ (800304c <TestCryptolib+0x118>)
 8002f8e:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
		test_msg_size = sizeof(N_msg) - 1;
 8002f92:	2306      	movs	r3, #6
 8002f94:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
	}

	uint8_t enc_msg[CRYPTOLIB_ENC_MSG_SIZE] = {0};
 8002f98:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8002f9c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	2364      	movs	r3, #100	@ 0x64
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	f002 fd6e 	bl	8005a88 <memset>
	uint8_t dec_msg[CRYPTOLIB_MAX_MSG_SIZE] = {0};
 8002fac:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8002fb0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	2350      	movs	r3, #80	@ 0x50
 8002fb8:	461a      	mov	r2, r3
 8002fba:	2100      	movs	r1, #0
 8002fbc:	f002 fd64 	bl	8005a88 <memset>

	if (Cryptolib_Encrypt(&crypto, test_msg, test_msg_size, enc_msg) == CRYPTOLIB_NO_ERROR) {
 8002fc0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002fc4:	f107 00d8 	add.w	r0, r7, #216	@ 0xd8
 8002fc8:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8002fcc:	f8d7 11b4 	ldr.w	r1, [r7, #436]	@ 0x1b4
 8002fd0:	f7ff fcac 	bl	800292c <Cryptolib_Encrypt>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <TestCryptolib+0xae>
		//printf("Encryption successful.\n");
	} else {
		printf("Encryption failed.\n");
 8002fda:	481d      	ldr	r0, [pc, #116]	@ (8003050 <TestCryptolib+0x11c>)
 8002fdc:	f002 fc5a 	bl	8005894 <puts>
 8002fe0:	e028      	b.n	8003034 <TestCryptolib+0x100>
		return;
	}

	for (int i = 0; i < CRYPTOLIB_ENC_MSG_SIZE; i++) {
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8002fe8:	e01e      	b.n	8003028 <TestCryptolib+0xf4>
		printf("%02X", enc_msg[i]);
 8002fea:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8002fee:	f5a3 72b2 	sub.w	r2, r3, #356	@ 0x164
 8002ff2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002ff6:	4413      	add	r3, r2
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4815      	ldr	r0, [pc, #84]	@ (8003054 <TestCryptolib+0x120>)
 8002ffe:	f002 fbe1 	bl	80057c4 <iprintf>
		HAL_UART_Transmit(&huart2, (uint8_t *) (enc_msg + i), 1, 100);
 8003002:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003006:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800300a:	18d1      	adds	r1, r2, r3
 800300c:	2364      	movs	r3, #100	@ 0x64
 800300e:	2201      	movs	r2, #1
 8003010:	4811      	ldr	r0, [pc, #68]	@ (8003058 <TestCryptolib+0x124>)
 8003012:	f001 faf9 	bl	8004608 <HAL_UART_Transmit>
		if (i == CRYPTOLIB_ENC_MSG_SIZE - 1) {
 8003016:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800301a:	2b63      	cmp	r3, #99	@ 0x63
 800301c:	d009      	beq.n	8003032 <TestCryptolib+0xfe>
	for (int i = 0; i < CRYPTOLIB_ENC_MSG_SIZE; i++) {
 800301e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003022:	3301      	adds	r3, #1
 8003024:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8003028:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800302c:	2b63      	cmp	r3, #99	@ 0x63
 800302e:	dddc      	ble.n	8002fea <TestCryptolib+0xb6>
 8003030:	e000      	b.n	8003034 <TestCryptolib+0x100>
			break;
 8003032:	bf00      	nop
		//printf("Decryption successful.\n");
	} else {
		printf("Decryption failed. Error code: %d\n", decryption);
		return;
	}*/
}
 8003034:	f507 77de 	add.w	r7, r7, #444	@ 0x1bc
 8003038:	46bd      	mov	sp, r7
 800303a:	bd90      	pop	{r4, r7, pc}
 800303c:	080065e4 	.word	0x080065e4
 8003040:	080065f4 	.word	0x080065f4
 8003044:	20000210 	.word	0x20000210
 8003048:	20000038 	.word	0x20000038
 800304c:	20000030 	.word	0x20000030
 8003050:	080065c8 	.word	0x080065c8
 8003054:	080065dc 	.word	0x080065dc
 8003058:	20000110 	.word	0x20000110

0800305c <TestCryptolibDecrypt>:

void TestCryptolibDecrypt(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b0b6      	sub	sp, #216	@ 0xd8
 8003060:	af00      	add	r7, sp, #0
	Cryptolib_t crypto;

	if (Cryptolib_Init(&crypto) == CRYPTOLIB_NO_ERROR) {
 8003062:	463b      	mov	r3, r7
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff fc3b 	bl	80028e0 <Cryptolib_Init>
		//printf("Cryptolib struct initialized.\n");
	}

	if (Cryptolib_SetKeys(&crypto, aes_key, hmac_key) == CRYPTOLIB_NO_ERROR) {
 800306a:	463b      	mov	r3, r7
 800306c:	4a0d      	ldr	r2, [pc, #52]	@ (80030a4 <TestCryptolibDecrypt+0x48>)
 800306e:	490e      	ldr	r1, [pc, #56]	@ (80030a8 <TestCryptolibDecrypt+0x4c>)
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fd6d 	bl	8002b50 <Cryptolib_SetKeys>
		//printf("Cryptolib keys set.\n");
	}

	uint8_t decryption = Cryptolib_Decrypt(&crypto, cadena, dec_msg);
 8003076:	463b      	mov	r3, r7
 8003078:	4a0c      	ldr	r2, [pc, #48]	@ (80030ac <TestCryptolibDecrypt+0x50>)
 800307a:	490d      	ldr	r1, [pc, #52]	@ (80030b0 <TestCryptolibDecrypt+0x54>)
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fce5 	bl	8002a4c <Cryptolib_Decrypt>
 8003082:	4603      	mov	r3, r0
 8003084:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7

	if (decryption == CRYPTOLIB_NO_ERROR) {
 8003088:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 800308c:	2b00      	cmp	r3, #0
 800308e:	d005      	beq.n	800309c <TestCryptolibDecrypt+0x40>
		//printf("Decryption successful.\n");
	} else {
		printf("Decryption failed. Error code: %d\n", decryption);
 8003090:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8003094:	4619      	mov	r1, r3
 8003096:	4807      	ldr	r0, [pc, #28]	@ (80030b4 <TestCryptolibDecrypt+0x58>)
 8003098:	f002 fb94 	bl	80057c4 <iprintf>
		return;
	}
}
 800309c:	37d8      	adds	r7, #216	@ 0xd8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000020 	.word	0x20000020
 80030a8:	20000000 	.word	0x20000000
 80030ac:	200001c0 	.word	0x200001c0
 80030b0:	2000015c 	.word	0x2000015c
 80030b4:	08006604 	.word	0x08006604

080030b8 <HAL_UART_RxCpltCallback>:
	printf("HMAC authentication verification test successful.\n");
	printf("Test completed.\n");
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
	/* Prevent unused argument(s) compilation warning */
	if(huart->Instance != USART2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a06      	ldr	r2, [pc, #24]	@ (80030e0 <HAL_UART_RxCpltCallback+0x28>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d103      	bne.n	80030d2 <HAL_UART_RxCpltCallback+0x1a>
	{
		return;
	}
	is_data_to_dec = 1;
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <HAL_UART_RxCpltCallback+0x2c>)
 80030cc:	2201      	movs	r2, #1
 80030ce:	701a      	strb	r2, [r3, #0]
 80030d0:	e000      	b.n	80030d4 <HAL_UART_RxCpltCallback+0x1c>
		return;
 80030d2:	bf00      	nop
}
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	40004400 	.word	0x40004400
 80030e4:	20000159 	.word	0x20000159

080030e8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  *   None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&UART_PORT_HANDLE_DEBUG, (uint8_t *)&ch, 1, 0xFFFF);
 80030f0:	1d39      	adds	r1, r7, #4
 80030f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80030f6:	2201      	movs	r2, #1
 80030f8:	4803      	ldr	r0, [pc, #12]	@ (8003108 <__io_putchar+0x20>)
 80030fa:	f001 fa85 	bl	8004608 <HAL_UART_Transmit>

	return ch;
 80030fe:	687b      	ldr	r3, [r7, #4]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3708      	adds	r7, #8
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	20000110 	.word	0x20000110

0800310c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003110:	b672      	cpsid	i
}
 8003112:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("Error_Handler() triggered.\n");
 8003114:	4802      	ldr	r0, [pc, #8]	@ (8003120 <Error_Handler+0x14>)
 8003116:	f002 fbbd 	bl	8005894 <puts>
  while (1)
 800311a:	bf00      	nop
 800311c:	e7fd      	b.n	800311a <Error_Handler+0xe>
 800311e:	bf00      	nop
 8003120:	080069c8 	.word	0x080069c8

08003124 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800312a:	2300      	movs	r3, #0
 800312c:	607b      	str	r3, [r7, #4]
 800312e:	4b10      	ldr	r3, [pc, #64]	@ (8003170 <HAL_MspInit+0x4c>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003132:	4a0f      	ldr	r2, [pc, #60]	@ (8003170 <HAL_MspInit+0x4c>)
 8003134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003138:	6453      	str	r3, [r2, #68]	@ 0x44
 800313a:	4b0d      	ldr	r3, [pc, #52]	@ (8003170 <HAL_MspInit+0x4c>)
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003142:	607b      	str	r3, [r7, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	603b      	str	r3, [r7, #0]
 800314a:	4b09      	ldr	r3, [pc, #36]	@ (8003170 <HAL_MspInit+0x4c>)
 800314c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314e:	4a08      	ldr	r2, [pc, #32]	@ (8003170 <HAL_MspInit+0x4c>)
 8003150:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003154:	6413      	str	r3, [r2, #64]	@ 0x40
 8003156:	4b06      	ldr	r3, [pc, #24]	@ (8003170 <HAL_MspInit+0x4c>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800315e:	603b      	str	r3, [r7, #0]
 8003160:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003162:	bf00      	nop
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	40023800 	.word	0x40023800

08003174 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a0b      	ldr	r2, [pc, #44]	@ (80031b0 <HAL_CRC_MspInit+0x3c>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d10d      	bne.n	80031a2 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003186:	2300      	movs	r3, #0
 8003188:	60fb      	str	r3, [r7, #12]
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <HAL_CRC_MspInit+0x40>)
 800318c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318e:	4a09      	ldr	r2, [pc, #36]	@ (80031b4 <HAL_CRC_MspInit+0x40>)
 8003190:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003194:	6313      	str	r3, [r2, #48]	@ 0x30
 8003196:	4b07      	ldr	r3, [pc, #28]	@ (80031b4 <HAL_CRC_MspInit+0x40>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80031a2:	bf00      	nop
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40023000 	.word	0x40023000
 80031b4:	40023800 	.word	0x40023800

080031b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08a      	sub	sp, #40	@ 0x28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031c0:	f107 0314 	add.w	r3, r7, #20
 80031c4:	2200      	movs	r2, #0
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	605a      	str	r2, [r3, #4]
 80031ca:	609a      	str	r2, [r3, #8]
 80031cc:	60da      	str	r2, [r3, #12]
 80031ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a1d      	ldr	r2, [pc, #116]	@ (800324c <HAL_UART_MspInit+0x94>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d133      	bne.n	8003242 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031da:	2300      	movs	r3, #0
 80031dc:	613b      	str	r3, [r7, #16]
 80031de:	4b1c      	ldr	r3, [pc, #112]	@ (8003250 <HAL_UART_MspInit+0x98>)
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	4a1b      	ldr	r2, [pc, #108]	@ (8003250 <HAL_UART_MspInit+0x98>)
 80031e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ea:	4b19      	ldr	r3, [pc, #100]	@ (8003250 <HAL_UART_MspInit+0x98>)
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	613b      	str	r3, [r7, #16]
 80031f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <HAL_UART_MspInit+0x98>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	4a14      	ldr	r2, [pc, #80]	@ (8003250 <HAL_UART_MspInit+0x98>)
 8003200:	f043 0301 	orr.w	r3, r3, #1
 8003204:	6313      	str	r3, [r2, #48]	@ 0x30
 8003206:	4b12      	ldr	r3, [pc, #72]	@ (8003250 <HAL_UART_MspInit+0x98>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320a:	f003 0301 	and.w	r3, r3, #1
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003212:	230c      	movs	r3, #12
 8003214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003216:	2302      	movs	r3, #2
 8003218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321e:	2300      	movs	r3, #0
 8003220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003222:	2307      	movs	r3, #7
 8003224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003226:	f107 0314 	add.w	r3, r7, #20
 800322a:	4619      	mov	r1, r3
 800322c:	4809      	ldr	r0, [pc, #36]	@ (8003254 <HAL_UART_MspInit+0x9c>)
 800322e:	f000 fb65 	bl	80038fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003232:	2200      	movs	r2, #0
 8003234:	2100      	movs	r1, #0
 8003236:	2026      	movs	r0, #38	@ 0x26
 8003238:	f000 fa7b 	bl	8003732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800323c:	2026      	movs	r0, #38	@ 0x26
 800323e:	f000 fa94 	bl	800376a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003242:	bf00      	nop
 8003244:	3728      	adds	r7, #40	@ 0x28
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40004400 	.word	0x40004400
 8003250:	40023800 	.word	0x40023800
 8003254:	40020000 	.word	0x40020000

08003258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800325c:	bf00      	nop
 800325e:	e7fd      	b.n	800325c <NMI_Handler+0x4>

08003260 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	printf("Fatal Error: Hard Fault.\n");
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <HardFault_Handler+0x10>)
 8003266:	f002 fb15 	bl	8005894 <puts>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800326a:	bf00      	nop
 800326c:	e7fd      	b.n	800326a <HardFault_Handler+0xa>
 800326e:	bf00      	nop
 8003270:	080069e4 	.word	0x080069e4

08003274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <MemManage_Handler+0x4>

0800327c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003280:	bf00      	nop
 8003282:	e7fd      	b.n	8003280 <BusFault_Handler+0x4>

08003284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003288:	bf00      	nop
 800328a:	e7fd      	b.n	8003288 <UsageFault_Handler+0x4>

0800328c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003290:	bf00      	nop
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800329a:	b480      	push	{r7}
 800329c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800329e:	bf00      	nop
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032ac:	bf00      	nop
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr

080032b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032ba:	f000 f93f 	bl	800353c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032be:	bf00      	nop
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80032c8:	4802      	ldr	r0, [pc, #8]	@ (80032d4 <USART2_IRQHandler+0x10>)
 80032ca:	f001 fa4d 	bl	8004768 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80032ce:	bf00      	nop
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000110 	.word	0x20000110

080032d8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	e00a      	b.n	8003300 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032ea:	f3af 8000 	nop.w
 80032ee:	4601      	mov	r1, r0
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	60ba      	str	r2, [r7, #8]
 80032f6:	b2ca      	uxtb	r2, r1
 80032f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	3301      	adds	r3, #1
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	dbf0      	blt.n	80032ea <_read+0x12>
  }

  return len;
 8003308:	687b      	ldr	r3, [r7, #4]
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b086      	sub	sp, #24
 8003316:	af00      	add	r7, sp, #0
 8003318:	60f8      	str	r0, [r7, #12]
 800331a:	60b9      	str	r1, [r7, #8]
 800331c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800331e:	2300      	movs	r3, #0
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	e009      	b.n	8003338 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	1c5a      	adds	r2, r3, #1
 8003328:	60ba      	str	r2, [r7, #8]
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fedb 	bl	80030e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	3301      	adds	r3, #1
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	dbf1      	blt.n	8003324 <_write+0x12>
  }
  return len;
 8003340:	687b      	ldr	r3, [r7, #4]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3718      	adds	r7, #24
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <_close>:

int _close(int file)
{
 800334a:	b480      	push	{r7}
 800334c:	b083      	sub	sp, #12
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003352:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003356:	4618      	mov	r0, r3
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
 800336a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003372:	605a      	str	r2, [r3, #4]
  return 0;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <_isatty>:

int _isatty(int file)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800338a:	2301      	movs	r3, #1
}
 800338c:	4618      	mov	r0, r3
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3714      	adds	r7, #20
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
	...

080033b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033bc:	4a14      	ldr	r2, [pc, #80]	@ (8003410 <_sbrk+0x5c>)
 80033be:	4b15      	ldr	r3, [pc, #84]	@ (8003414 <_sbrk+0x60>)
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033c8:	4b13      	ldr	r3, [pc, #76]	@ (8003418 <_sbrk+0x64>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d102      	bne.n	80033d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033d0:	4b11      	ldr	r3, [pc, #68]	@ (8003418 <_sbrk+0x64>)
 80033d2:	4a12      	ldr	r2, [pc, #72]	@ (800341c <_sbrk+0x68>)
 80033d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033d6:	4b10      	ldr	r3, [pc, #64]	@ (8003418 <_sbrk+0x64>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4413      	add	r3, r2
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d207      	bcs.n	80033f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033e4:	f002 fb9e 	bl	8005b24 <__errno>
 80033e8:	4603      	mov	r3, r0
 80033ea:	220c      	movs	r2, #12
 80033ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033ee:	f04f 33ff 	mov.w	r3, #4294967295
 80033f2:	e009      	b.n	8003408 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80033f4:	4b08      	ldr	r3, [pc, #32]	@ (8003418 <_sbrk+0x64>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80033fa:	4b07      	ldr	r3, [pc, #28]	@ (8003418 <_sbrk+0x64>)
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4413      	add	r3, r2
 8003402:	4a05      	ldr	r2, [pc, #20]	@ (8003418 <_sbrk+0x64>)
 8003404:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003406:	68fb      	ldr	r3, [r7, #12]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3718      	adds	r7, #24
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	20018000 	.word	0x20018000
 8003414:	00000200 	.word	0x00000200
 8003418:	200002e4 	.word	0x200002e4
 800341c:	20000438 	.word	0x20000438

08003420 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003424:	4b06      	ldr	r3, [pc, #24]	@ (8003440 <SystemInit+0x20>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800342a:	4a05      	ldr	r2, [pc, #20]	@ (8003440 <SystemInit+0x20>)
 800342c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003430:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003434:	bf00      	nop
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	e000ed00 	.word	0xe000ed00

08003444 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003444:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800347c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003448:	f7ff ffea 	bl	8003420 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800344c:	480c      	ldr	r0, [pc, #48]	@ (8003480 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800344e:	490d      	ldr	r1, [pc, #52]	@ (8003484 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003450:	4a0d      	ldr	r2, [pc, #52]	@ (8003488 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003454:	e002      	b.n	800345c <LoopCopyDataInit>

08003456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800345a:	3304      	adds	r3, #4

0800345c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800345c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800345e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003460:	d3f9      	bcc.n	8003456 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003462:	4a0a      	ldr	r2, [pc, #40]	@ (800348c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003464:	4c0a      	ldr	r4, [pc, #40]	@ (8003490 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003468:	e001      	b.n	800346e <LoopFillZerobss>

0800346a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800346a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800346c:	3204      	adds	r2, #4

0800346e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800346e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003470:	d3fb      	bcc.n	800346a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003472:	f002 fb5d 	bl	8005b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003476:	f7ff fb83 	bl	8002b80 <main>
  bx  lr    
 800347a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800347c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003484:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8003488:	08007634 	.word	0x08007634
  ldr r2, =_sbss
 800348c:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8003490:	20000438 	.word	0x20000438

08003494 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003494:	e7fe      	b.n	8003494 <ADC_IRQHandler>
	...

08003498 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800349c:	4b0e      	ldr	r3, [pc, #56]	@ (80034d8 <HAL_Init+0x40>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a0d      	ldr	r2, [pc, #52]	@ (80034d8 <HAL_Init+0x40>)
 80034a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034a8:	4b0b      	ldr	r3, [pc, #44]	@ (80034d8 <HAL_Init+0x40>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a0a      	ldr	r2, [pc, #40]	@ (80034d8 <HAL_Init+0x40>)
 80034ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034b4:	4b08      	ldr	r3, [pc, #32]	@ (80034d8 <HAL_Init+0x40>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a07      	ldr	r2, [pc, #28]	@ (80034d8 <HAL_Init+0x40>)
 80034ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034c0:	2003      	movs	r0, #3
 80034c2:	f000 f92b 	bl	800371c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034c6:	2000      	movs	r0, #0
 80034c8:	f000 f808 	bl	80034dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034cc:	f7ff fe2a 	bl	8003124 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40023c00 	.word	0x40023c00

080034dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034e4:	4b12      	ldr	r3, [pc, #72]	@ (8003530 <HAL_InitTick+0x54>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4b12      	ldr	r3, [pc, #72]	@ (8003534 <HAL_InitTick+0x58>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	4619      	mov	r1, r3
 80034ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80034f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034fa:	4618      	mov	r0, r3
 80034fc:	f000 f943 	bl	8003786 <HAL_SYSTICK_Config>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e00e      	b.n	8003528 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2b0f      	cmp	r3, #15
 800350e:	d80a      	bhi.n	8003526 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003510:	2200      	movs	r2, #0
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	f04f 30ff 	mov.w	r0, #4294967295
 8003518:	f000 f90b 	bl	8003732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800351c:	4a06      	ldr	r2, [pc, #24]	@ (8003538 <HAL_InitTick+0x5c>)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	e000      	b.n	8003528 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
}
 8003528:	4618      	mov	r0, r3
 800352a:	3708      	adds	r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	20000080 	.word	0x20000080
 8003534:	20000088 	.word	0x20000088
 8003538:	20000084 	.word	0x20000084

0800353c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003540:	4b06      	ldr	r3, [pc, #24]	@ (800355c <HAL_IncTick+0x20>)
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	461a      	mov	r2, r3
 8003546:	4b06      	ldr	r3, [pc, #24]	@ (8003560 <HAL_IncTick+0x24>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4413      	add	r3, r2
 800354c:	4a04      	ldr	r2, [pc, #16]	@ (8003560 <HAL_IncTick+0x24>)
 800354e:	6013      	str	r3, [r2, #0]
}
 8003550:	bf00      	nop
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	20000088 	.word	0x20000088
 8003560:	200002e8 	.word	0x200002e8

08003564 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
  return uwTick;
 8003568:	4b03      	ldr	r3, [pc, #12]	@ (8003578 <HAL_GetTick+0x14>)
 800356a:	681b      	ldr	r3, [r3, #0]
}
 800356c:	4618      	mov	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	200002e8 	.word	0x200002e8

0800357c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800358c:	4b0c      	ldr	r3, [pc, #48]	@ (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003598:	4013      	ands	r3, r2
 800359a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ae:	4a04      	ldr	r2, [pc, #16]	@ (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	60d3      	str	r3, [r2, #12]
}
 80035b4:	bf00      	nop
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035c8:	4b04      	ldr	r3, [pc, #16]	@ (80035dc <__NVIC_GetPriorityGrouping+0x18>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	0a1b      	lsrs	r3, r3, #8
 80035ce:	f003 0307 	and.w	r3, r3, #7
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	e000ed00 	.word	0xe000ed00

080035e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	db0b      	blt.n	800360a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	f003 021f 	and.w	r2, r3, #31
 80035f8:	4907      	ldr	r1, [pc, #28]	@ (8003618 <__NVIC_EnableIRQ+0x38>)
 80035fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	2001      	movs	r0, #1
 8003602:	fa00 f202 	lsl.w	r2, r0, r2
 8003606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800360a:	bf00      	nop
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	e000e100 	.word	0xe000e100

0800361c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	6039      	str	r1, [r7, #0]
 8003626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362c:	2b00      	cmp	r3, #0
 800362e:	db0a      	blt.n	8003646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	b2da      	uxtb	r2, r3
 8003634:	490c      	ldr	r1, [pc, #48]	@ (8003668 <__NVIC_SetPriority+0x4c>)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	0112      	lsls	r2, r2, #4
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	440b      	add	r3, r1
 8003640:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003644:	e00a      	b.n	800365c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	4908      	ldr	r1, [pc, #32]	@ (800366c <__NVIC_SetPriority+0x50>)
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	3b04      	subs	r3, #4
 8003654:	0112      	lsls	r2, r2, #4
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	440b      	add	r3, r1
 800365a:	761a      	strb	r2, [r3, #24]
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000e100 	.word	0xe000e100
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003670:	b480      	push	{r7}
 8003672:	b089      	sub	sp, #36	@ 0x24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f1c3 0307 	rsb	r3, r3, #7
 800368a:	2b04      	cmp	r3, #4
 800368c:	bf28      	it	cs
 800368e:	2304      	movcs	r3, #4
 8003690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	3304      	adds	r3, #4
 8003696:	2b06      	cmp	r3, #6
 8003698:	d902      	bls.n	80036a0 <NVIC_EncodePriority+0x30>
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	3b03      	subs	r3, #3
 800369e:	e000      	b.n	80036a2 <NVIC_EncodePriority+0x32>
 80036a0:	2300      	movs	r3, #0
 80036a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a4:	f04f 32ff 	mov.w	r2, #4294967295
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	43da      	mvns	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	401a      	ands	r2, r3
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b8:	f04f 31ff 	mov.w	r1, #4294967295
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	43d9      	mvns	r1, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c8:	4313      	orrs	r3, r2
         );
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3724      	adds	r7, #36	@ 0x24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
	...

080036d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e8:	d301      	bcc.n	80036ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036ea:	2301      	movs	r3, #1
 80036ec:	e00f      	b.n	800370e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003718 <SysTick_Config+0x40>)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3b01      	subs	r3, #1
 80036f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036f6:	210f      	movs	r1, #15
 80036f8:	f04f 30ff 	mov.w	r0, #4294967295
 80036fc:	f7ff ff8e 	bl	800361c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003700:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <SysTick_Config+0x40>)
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003706:	4b04      	ldr	r3, [pc, #16]	@ (8003718 <SysTick_Config+0x40>)
 8003708:	2207      	movs	r2, #7
 800370a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	e000e010 	.word	0xe000e010

0800371c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff ff29 	bl	800357c <__NVIC_SetPriorityGrouping>
}
 800372a:	bf00      	nop
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003732:	b580      	push	{r7, lr}
 8003734:	b086      	sub	sp, #24
 8003736:	af00      	add	r7, sp, #0
 8003738:	4603      	mov	r3, r0
 800373a:	60b9      	str	r1, [r7, #8]
 800373c:	607a      	str	r2, [r7, #4]
 800373e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003744:	f7ff ff3e 	bl	80035c4 <__NVIC_GetPriorityGrouping>
 8003748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	68b9      	ldr	r1, [r7, #8]
 800374e:	6978      	ldr	r0, [r7, #20]
 8003750:	f7ff ff8e 	bl	8003670 <NVIC_EncodePriority>
 8003754:	4602      	mov	r2, r0
 8003756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800375a:	4611      	mov	r1, r2
 800375c:	4618      	mov	r0, r3
 800375e:	f7ff ff5d 	bl	800361c <__NVIC_SetPriority>
}
 8003762:	bf00      	nop
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
 8003770:	4603      	mov	r3, r0
 8003772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff ff31 	bl	80035e0 <__NVIC_EnableIRQ>
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b082      	sub	sp, #8
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff ffa2 	bl	80036d8 <SysTick_Config>
 8003794:	4603      	mov	r3, r0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e00e      	b.n	80037ce <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	795b      	ldrb	r3, [r3, #5]
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d105      	bne.n	80037c6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f7ff fcd7 	bl	8003174 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b084      	sub	sp, #16
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037e4:	f7ff febe 	bl	8003564 <HAL_GetTick>
 80037e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d008      	beq.n	8003808 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2280      	movs	r2, #128	@ 0x80
 80037fa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e052      	b.n	80038ae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0216 	bic.w	r2, r2, #22
 8003816:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695a      	ldr	r2, [r3, #20]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003826:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382c:	2b00      	cmp	r3, #0
 800382e:	d103      	bne.n	8003838 <HAL_DMA_Abort+0x62>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003834:	2b00      	cmp	r3, #0
 8003836:	d007      	beq.n	8003848 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 0208 	bic.w	r2, r2, #8
 8003846:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0201 	bic.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003858:	e013      	b.n	8003882 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800385a:	f7ff fe83 	bl	8003564 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b05      	cmp	r3, #5
 8003866:	d90c      	bls.n	8003882 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2203      	movs	r2, #3
 8003872:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e015      	b.n	80038ae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1e4      	bne.n	800385a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003894:	223f      	movs	r2, #63	@ 0x3f
 8003896:	409a      	lsls	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b083      	sub	sp, #12
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d004      	beq.n	80038d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2280      	movs	r2, #128	@ 0x80
 80038ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e00c      	b.n	80038ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2205      	movs	r2, #5
 80038d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0201 	bic.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b089      	sub	sp, #36	@ 0x24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800390a:	2300      	movs	r3, #0
 800390c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800390e:	2300      	movs	r3, #0
 8003910:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003912:	2300      	movs	r3, #0
 8003914:	61fb      	str	r3, [r7, #28]
 8003916:	e159      	b.n	8003bcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003918:	2201      	movs	r2, #1
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	697a      	ldr	r2, [r7, #20]
 8003928:	4013      	ands	r3, r2
 800392a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	429a      	cmp	r2, r3
 8003932:	f040 8148 	bne.w	8003bc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b01      	cmp	r3, #1
 8003940:	d005      	beq.n	800394e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800394a:	2b02      	cmp	r3, #2
 800394c:	d130      	bne.n	80039b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	005b      	lsls	r3, r3, #1
 8003958:	2203      	movs	r2, #3
 800395a:	fa02 f303 	lsl.w	r3, r2, r3
 800395e:	43db      	mvns	r3, r3
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	4013      	ands	r3, r2
 8003964:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	4313      	orrs	r3, r2
 8003976:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003984:	2201      	movs	r2, #1
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	43db      	mvns	r3, r3
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4013      	ands	r3, r2
 8003992:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	091b      	lsrs	r3, r3, #4
 800399a:	f003 0201 	and.w	r2, r3, #1
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d017      	beq.n	80039ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	2203      	movs	r2, #3
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	69ba      	ldr	r2, [r7, #24]
 80039ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f003 0303 	and.w	r3, r3, #3
 80039f4:	2b02      	cmp	r3, #2
 80039f6:	d123      	bne.n	8003a40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	08da      	lsrs	r2, r3, #3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3208      	adds	r2, #8
 8003a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	220f      	movs	r2, #15
 8003a10:	fa02 f303 	lsl.w	r3, r2, r3
 8003a14:	43db      	mvns	r3, r3
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4013      	ands	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f003 0307 	and.w	r3, r3, #7
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	08da      	lsrs	r2, r3, #3
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	3208      	adds	r2, #8
 8003a3a:	69b9      	ldr	r1, [r7, #24]
 8003a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	2203      	movs	r2, #3
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43db      	mvns	r3, r3
 8003a52:	69ba      	ldr	r2, [r7, #24]
 8003a54:	4013      	ands	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 0203 	and.w	r2, r3, #3
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	fa02 f303 	lsl.w	r3, r2, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 80a2 	beq.w	8003bc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a82:	2300      	movs	r3, #0
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	4b57      	ldr	r3, [pc, #348]	@ (8003be4 <HAL_GPIO_Init+0x2e8>)
 8003a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8a:	4a56      	ldr	r2, [pc, #344]	@ (8003be4 <HAL_GPIO_Init+0x2e8>)
 8003a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a92:	4b54      	ldr	r3, [pc, #336]	@ (8003be4 <HAL_GPIO_Init+0x2e8>)
 8003a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a9e:	4a52      	ldr	r2, [pc, #328]	@ (8003be8 <HAL_GPIO_Init+0x2ec>)
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	089b      	lsrs	r3, r3, #2
 8003aa4:	3302      	adds	r3, #2
 8003aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f003 0303 	and.w	r3, r3, #3
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	220f      	movs	r2, #15
 8003ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aba:	43db      	mvns	r3, r3
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a49      	ldr	r2, [pc, #292]	@ (8003bec <HAL_GPIO_Init+0x2f0>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d019      	beq.n	8003afe <HAL_GPIO_Init+0x202>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a48      	ldr	r2, [pc, #288]	@ (8003bf0 <HAL_GPIO_Init+0x2f4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d013      	beq.n	8003afa <HAL_GPIO_Init+0x1fe>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a47      	ldr	r2, [pc, #284]	@ (8003bf4 <HAL_GPIO_Init+0x2f8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d00d      	beq.n	8003af6 <HAL_GPIO_Init+0x1fa>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a46      	ldr	r2, [pc, #280]	@ (8003bf8 <HAL_GPIO_Init+0x2fc>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d007      	beq.n	8003af2 <HAL_GPIO_Init+0x1f6>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a45      	ldr	r2, [pc, #276]	@ (8003bfc <HAL_GPIO_Init+0x300>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d101      	bne.n	8003aee <HAL_GPIO_Init+0x1f2>
 8003aea:	2304      	movs	r3, #4
 8003aec:	e008      	b.n	8003b00 <HAL_GPIO_Init+0x204>
 8003aee:	2307      	movs	r3, #7
 8003af0:	e006      	b.n	8003b00 <HAL_GPIO_Init+0x204>
 8003af2:	2303      	movs	r3, #3
 8003af4:	e004      	b.n	8003b00 <HAL_GPIO_Init+0x204>
 8003af6:	2302      	movs	r3, #2
 8003af8:	e002      	b.n	8003b00 <HAL_GPIO_Init+0x204>
 8003afa:	2301      	movs	r3, #1
 8003afc:	e000      	b.n	8003b00 <HAL_GPIO_Init+0x204>
 8003afe:	2300      	movs	r3, #0
 8003b00:	69fa      	ldr	r2, [r7, #28]
 8003b02:	f002 0203 	and.w	r2, r2, #3
 8003b06:	0092      	lsls	r2, r2, #2
 8003b08:	4093      	lsls	r3, r2
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b10:	4935      	ldr	r1, [pc, #212]	@ (8003be8 <HAL_GPIO_Init+0x2ec>)
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	089b      	lsrs	r3, r3, #2
 8003b16:	3302      	adds	r3, #2
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b1e:	4b38      	ldr	r3, [pc, #224]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	43db      	mvns	r3, r3
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b42:	4a2f      	ldr	r2, [pc, #188]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b48:	4b2d      	ldr	r3, [pc, #180]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	43db      	mvns	r3, r3
 8003b52:	69ba      	ldr	r2, [r7, #24]
 8003b54:	4013      	ands	r3, r2
 8003b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b6c:	4a24      	ldr	r2, [pc, #144]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b72:	4b23      	ldr	r3, [pc, #140]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b96:	4a1a      	ldr	r2, [pc, #104]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b9c:	4b18      	ldr	r3, [pc, #96]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	69ba      	ldr	r2, [r7, #24]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d003      	beq.n	8003bc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bc0:	4a0f      	ldr	r2, [pc, #60]	@ (8003c00 <HAL_GPIO_Init+0x304>)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	3301      	adds	r3, #1
 8003bca:	61fb      	str	r3, [r7, #28]
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	2b0f      	cmp	r3, #15
 8003bd0:	f67f aea2 	bls.w	8003918 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bd4:	bf00      	nop
 8003bd6:	bf00      	nop
 8003bd8:	3724      	adds	r7, #36	@ 0x24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40013800 	.word	0x40013800
 8003bec:	40020000 	.word	0x40020000
 8003bf0:	40020400 	.word	0x40020400
 8003bf4:	40020800 	.word	0x40020800
 8003bf8:	40020c00 	.word	0x40020c00
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	40013c00 	.word	0x40013c00

08003c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	807b      	strh	r3, [r7, #2]
 8003c10:	4613      	mov	r3, r2
 8003c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c14:	787b      	ldrb	r3, [r7, #1]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c1a:	887a      	ldrh	r2, [r7, #2]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c20:	e003      	b.n	8003c2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c22:	887b      	ldrh	r3, [r7, #2]
 8003c24:	041a      	lsls	r2, r3, #16
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	619a      	str	r2, [r3, #24]
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
	...

08003c38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e267      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d075      	beq.n	8003d42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c56:	4b88      	ldr	r3, [pc, #544]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d00c      	beq.n	8003c7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c62:	4b85      	ldr	r3, [pc, #532]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d112      	bne.n	8003c94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c6e:	4b82      	ldr	r3, [pc, #520]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c7a:	d10b      	bne.n	8003c94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c7c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d05b      	beq.n	8003d40 <HAL_RCC_OscConfig+0x108>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d157      	bne.n	8003d40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e242      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c9c:	d106      	bne.n	8003cac <HAL_RCC_OscConfig+0x74>
 8003c9e:	4b76      	ldr	r3, [pc, #472]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a75      	ldr	r2, [pc, #468]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	e01d      	b.n	8003ce8 <HAL_RCC_OscConfig+0xb0>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cb4:	d10c      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x98>
 8003cb6:	4b70      	ldr	r3, [pc, #448]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a6f      	ldr	r2, [pc, #444]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	4b6d      	ldr	r3, [pc, #436]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a6c      	ldr	r2, [pc, #432]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ccc:	6013      	str	r3, [r2, #0]
 8003cce:	e00b      	b.n	8003ce8 <HAL_RCC_OscConfig+0xb0>
 8003cd0:	4b69      	ldr	r3, [pc, #420]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a68      	ldr	r2, [pc, #416]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cda:	6013      	str	r3, [r2, #0]
 8003cdc:	4b66      	ldr	r3, [pc, #408]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a65      	ldr	r2, [pc, #404]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003ce2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ce6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d013      	beq.n	8003d18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf0:	f7ff fc38 	bl	8003564 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cf8:	f7ff fc34 	bl	8003564 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b64      	cmp	r3, #100	@ 0x64
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e207      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0f0      	beq.n	8003cf8 <HAL_RCC_OscConfig+0xc0>
 8003d16:	e014      	b.n	8003d42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d18:	f7ff fc24 	bl	8003564 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d20:	f7ff fc20 	bl	8003564 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b64      	cmp	r3, #100	@ 0x64
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e1f3      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d32:	4b51      	ldr	r3, [pc, #324]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0xe8>
 8003d3e:	e000      	b.n	8003d42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d063      	beq.n	8003e16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 030c 	and.w	r3, r3, #12
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00b      	beq.n	8003d72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d5a:	4b47      	ldr	r3, [pc, #284]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d62:	2b08      	cmp	r3, #8
 8003d64:	d11c      	bne.n	8003da0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d66:	4b44      	ldr	r3, [pc, #272]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d116      	bne.n	8003da0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d72:	4b41      	ldr	r3, [pc, #260]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d005      	beq.n	8003d8a <HAL_RCC_OscConfig+0x152>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d001      	beq.n	8003d8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e1c7      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	00db      	lsls	r3, r3, #3
 8003d98:	4937      	ldr	r1, [pc, #220]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d9e:	e03a      	b.n	8003e16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d020      	beq.n	8003dea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da8:	4b34      	ldr	r3, [pc, #208]	@ (8003e7c <HAL_RCC_OscConfig+0x244>)
 8003daa:	2201      	movs	r2, #1
 8003dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dae:	f7ff fbd9 	bl	8003564 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003db6:	f7ff fbd5 	bl	8003564 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e1a8      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd4:	4b28      	ldr	r3, [pc, #160]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	00db      	lsls	r3, r3, #3
 8003de2:	4925      	ldr	r1, [pc, #148]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	600b      	str	r3, [r1, #0]
 8003de8:	e015      	b.n	8003e16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dea:	4b24      	ldr	r3, [pc, #144]	@ (8003e7c <HAL_RCC_OscConfig+0x244>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7ff fbb8 	bl	8003564 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003df8:	f7ff fbb4 	bl	8003564 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e187      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0302 	and.w	r3, r3, #2
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d036      	beq.n	8003e90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d016      	beq.n	8003e58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e2a:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <HAL_RCC_OscConfig+0x248>)
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e30:	f7ff fb98 	bl	8003564 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e38:	f7ff fb94 	bl	8003564 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e167      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e78 <HAL_RCC_OscConfig+0x240>)
 8003e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d0f0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x200>
 8003e56:	e01b      	b.n	8003e90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e58:	4b09      	ldr	r3, [pc, #36]	@ (8003e80 <HAL_RCC_OscConfig+0x248>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e5e:	f7ff fb81 	bl	8003564 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e64:	e00e      	b.n	8003e84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e66:	f7ff fb7d 	bl	8003564 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d907      	bls.n	8003e84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e150      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	42470000 	.word	0x42470000
 8003e80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e84:	4b88      	ldr	r3, [pc, #544]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003e86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e88:	f003 0302 	and.w	r3, r3, #2
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1ea      	bne.n	8003e66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0304 	and.w	r3, r3, #4
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8097 	beq.w	8003fcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ea2:	4b81      	ldr	r3, [pc, #516]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10f      	bne.n	8003ece <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60bb      	str	r3, [r7, #8]
 8003eb2:	4b7d      	ldr	r3, [pc, #500]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb6:	4a7c      	ldr	r2, [pc, #496]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ebe:	4b7a      	ldr	r3, [pc, #488]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec6:	60bb      	str	r3, [r7, #8]
 8003ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ece:	4b77      	ldr	r3, [pc, #476]	@ (80040ac <HAL_RCC_OscConfig+0x474>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d118      	bne.n	8003f0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eda:	4b74      	ldr	r3, [pc, #464]	@ (80040ac <HAL_RCC_OscConfig+0x474>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a73      	ldr	r2, [pc, #460]	@ (80040ac <HAL_RCC_OscConfig+0x474>)
 8003ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ee6:	f7ff fb3d 	bl	8003564 <HAL_GetTick>
 8003eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eec:	e008      	b.n	8003f00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eee:	f7ff fb39 	bl	8003564 <HAL_GetTick>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	1ad3      	subs	r3, r2, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e10c      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f00:	4b6a      	ldr	r3, [pc, #424]	@ (80040ac <HAL_RCC_OscConfig+0x474>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d0f0      	beq.n	8003eee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d106      	bne.n	8003f22 <HAL_RCC_OscConfig+0x2ea>
 8003f14:	4b64      	ldr	r3, [pc, #400]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f18:	4a63      	ldr	r2, [pc, #396]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f20:	e01c      	b.n	8003f5c <HAL_RCC_OscConfig+0x324>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b05      	cmp	r3, #5
 8003f28:	d10c      	bne.n	8003f44 <HAL_RCC_OscConfig+0x30c>
 8003f2a:	4b5f      	ldr	r3, [pc, #380]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2e:	4a5e      	ldr	r2, [pc, #376]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f30:	f043 0304 	orr.w	r3, r3, #4
 8003f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f36:	4b5c      	ldr	r3, [pc, #368]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3a:	4a5b      	ldr	r2, [pc, #364]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f42:	e00b      	b.n	8003f5c <HAL_RCC_OscConfig+0x324>
 8003f44:	4b58      	ldr	r3, [pc, #352]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f48:	4a57      	ldr	r2, [pc, #348]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f4a:	f023 0301 	bic.w	r3, r3, #1
 8003f4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f50:	4b55      	ldr	r3, [pc, #340]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f54:	4a54      	ldr	r2, [pc, #336]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f56:	f023 0304 	bic.w	r3, r3, #4
 8003f5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d015      	beq.n	8003f90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f64:	f7ff fafe 	bl	8003564 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6c:	f7ff fafa 	bl	8003564 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e0cb      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f82:	4b49      	ldr	r3, [pc, #292]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0ee      	beq.n	8003f6c <HAL_RCC_OscConfig+0x334>
 8003f8e:	e014      	b.n	8003fba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f90:	f7ff fae8 	bl	8003564 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7ff fae4 	bl	8003564 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e0b5      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fae:	4b3e      	ldr	r3, [pc, #248]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1ee      	bne.n	8003f98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fba:	7dfb      	ldrb	r3, [r7, #23]
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d105      	bne.n	8003fcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc0:	4b39      	ldr	r3, [pc, #228]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc4:	4a38      	ldr	r2, [pc, #224]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 80a1 	beq.w	8004118 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fd6:	4b34      	ldr	r3, [pc, #208]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
 8003fde:	2b08      	cmp	r3, #8
 8003fe0:	d05c      	beq.n	800409c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d141      	bne.n	800406e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fea:	4b31      	ldr	r3, [pc, #196]	@ (80040b0 <HAL_RCC_OscConfig+0x478>)
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff0:	f7ff fab8 	bl	8003564 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ff8:	f7ff fab4 	bl	8003564 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b02      	cmp	r3, #2
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e087      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800400a:	4b27      	ldr	r3, [pc, #156]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f0      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	69da      	ldr	r2, [r3, #28]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	019b      	lsls	r3, r3, #6
 8004026:	431a      	orrs	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402c:	085b      	lsrs	r3, r3, #1
 800402e:	3b01      	subs	r3, #1
 8004030:	041b      	lsls	r3, r3, #16
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004038:	061b      	lsls	r3, r3, #24
 800403a:	491b      	ldr	r1, [pc, #108]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004040:	4b1b      	ldr	r3, [pc, #108]	@ (80040b0 <HAL_RCC_OscConfig+0x478>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004046:	f7ff fa8d 	bl	8003564 <HAL_GetTick>
 800404a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800404c:	e008      	b.n	8004060 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800404e:	f7ff fa89 	bl	8003564 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	2b02      	cmp	r3, #2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e05c      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004060:	4b11      	ldr	r3, [pc, #68]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0f0      	beq.n	800404e <HAL_RCC_OscConfig+0x416>
 800406c:	e054      	b.n	8004118 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800406e:	4b10      	ldr	r3, [pc, #64]	@ (80040b0 <HAL_RCC_OscConfig+0x478>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7ff fa76 	bl	8003564 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800407c:	f7ff fa72 	bl	8003564 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e045      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	4b06      	ldr	r3, [pc, #24]	@ (80040a8 <HAL_RCC_OscConfig+0x470>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x444>
 800409a:	e03d      	b.n	8004118 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d107      	bne.n	80040b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e038      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40007000 	.word	0x40007000
 80040b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004124 <HAL_RCC_OscConfig+0x4ec>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d028      	beq.n	8004114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d121      	bne.n	8004114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d11a      	bne.n	8004114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80040e4:	4013      	ands	r3, r2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d111      	bne.n	8004114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fa:	085b      	lsrs	r3, r3, #1
 80040fc:	3b01      	subs	r3, #1
 80040fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004100:	429a      	cmp	r2, r3
 8004102:	d107      	bne.n	8004114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004110:	429a      	cmp	r2, r3
 8004112:	d001      	beq.n	8004118 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e000      	b.n	800411a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	40023800 	.word	0x40023800

08004128 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e0cc      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800413c:	4b68      	ldr	r3, [pc, #416]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0307 	and.w	r3, r3, #7
 8004144:	683a      	ldr	r2, [r7, #0]
 8004146:	429a      	cmp	r2, r3
 8004148:	d90c      	bls.n	8004164 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800414a:	4b65      	ldr	r3, [pc, #404]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	b2d2      	uxtb	r2, r2
 8004150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004152:	4b63      	ldr	r3, [pc, #396]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0307 	and.w	r3, r3, #7
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d001      	beq.n	8004164 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e0b8      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0302 	and.w	r3, r3, #2
 800416c:	2b00      	cmp	r3, #0
 800416e:	d020      	beq.n	80041b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0304 	and.w	r3, r3, #4
 8004178:	2b00      	cmp	r3, #0
 800417a:	d005      	beq.n	8004188 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800417c:	4b59      	ldr	r3, [pc, #356]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	4a58      	ldr	r2, [pc, #352]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004182:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004186:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0308 	and.w	r3, r3, #8
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004194:	4b53      	ldr	r3, [pc, #332]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	4a52      	ldr	r2, [pc, #328]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 800419a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800419e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041a0:	4b50      	ldr	r3, [pc, #320]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	494d      	ldr	r1, [pc, #308]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d044      	beq.n	8004248 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d107      	bne.n	80041d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c6:	4b47      	ldr	r3, [pc, #284]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d119      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e07f      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d003      	beq.n	80041e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	d107      	bne.n	80041f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041e6:	4b3f      	ldr	r3, [pc, #252]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d109      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e06f      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041f6:	4b3b      	ldr	r3, [pc, #236]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e067      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004206:	4b37      	ldr	r3, [pc, #220]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f023 0203 	bic.w	r2, r3, #3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	4934      	ldr	r1, [pc, #208]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004214:	4313      	orrs	r3, r2
 8004216:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004218:	f7ff f9a4 	bl	8003564 <HAL_GetTick>
 800421c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800421e:	e00a      	b.n	8004236 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004220:	f7ff f9a0 	bl	8003564 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422e:	4293      	cmp	r3, r2
 8004230:	d901      	bls.n	8004236 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e04f      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004236:	4b2b      	ldr	r3, [pc, #172]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 020c 	and.w	r2, r3, #12
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	429a      	cmp	r2, r3
 8004246:	d1eb      	bne.n	8004220 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004248:	4b25      	ldr	r3, [pc, #148]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d20c      	bcs.n	8004270 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004256:	4b22      	ldr	r3, [pc, #136]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800425e:	4b20      	ldr	r3, [pc, #128]	@ (80042e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	429a      	cmp	r2, r3
 800426a:	d001      	beq.n	8004270 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e032      	b.n	80042d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b00      	cmp	r3, #0
 800427a:	d008      	beq.n	800428e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800427c:	4b19      	ldr	r3, [pc, #100]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	4916      	ldr	r1, [pc, #88]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	4313      	orrs	r3, r2
 800428c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d009      	beq.n	80042ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800429a:	4b12      	ldr	r3, [pc, #72]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	490e      	ldr	r1, [pc, #56]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042ae:	f000 f821 	bl	80042f4 <HAL_RCC_GetSysClockFreq>
 80042b2:	4602      	mov	r2, r0
 80042b4:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	091b      	lsrs	r3, r3, #4
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	490a      	ldr	r1, [pc, #40]	@ (80042e8 <HAL_RCC_ClockConfig+0x1c0>)
 80042c0:	5ccb      	ldrb	r3, [r1, r3]
 80042c2:	fa22 f303 	lsr.w	r3, r2, r3
 80042c6:	4a09      	ldr	r2, [pc, #36]	@ (80042ec <HAL_RCC_ClockConfig+0x1c4>)
 80042c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80042ca:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_RCC_ClockConfig+0x1c8>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7ff f904 	bl	80034dc <HAL_InitTick>

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	40023c00 	.word	0x40023c00
 80042e4:	40023800 	.word	0x40023800
 80042e8:	08006bd8 	.word	0x08006bd8
 80042ec:	20000080 	.word	0x20000080
 80042f0:	20000084 	.word	0x20000084

080042f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042f8:	b094      	sub	sp, #80	@ 0x50
 80042fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004308:	2300      	movs	r3, #0
 800430a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800430c:	4b79      	ldr	r3, [pc, #484]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 030c 	and.w	r3, r3, #12
 8004314:	2b08      	cmp	r3, #8
 8004316:	d00d      	beq.n	8004334 <HAL_RCC_GetSysClockFreq+0x40>
 8004318:	2b08      	cmp	r3, #8
 800431a:	f200 80e1 	bhi.w	80044e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0x34>
 8004322:	2b04      	cmp	r3, #4
 8004324:	d003      	beq.n	800432e <HAL_RCC_GetSysClockFreq+0x3a>
 8004326:	e0db      	b.n	80044e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004328:	4b73      	ldr	r3, [pc, #460]	@ (80044f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800432a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800432c:	e0db      	b.n	80044e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800432e:	4b73      	ldr	r3, [pc, #460]	@ (80044fc <HAL_RCC_GetSysClockFreq+0x208>)
 8004330:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004332:	e0d8      	b.n	80044e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004334:	4b6f      	ldr	r3, [pc, #444]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800433c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800433e:	4b6d      	ldr	r3, [pc, #436]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d063      	beq.n	8004412 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800434a:	4b6a      	ldr	r3, [pc, #424]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	099b      	lsrs	r3, r3, #6
 8004350:	2200      	movs	r2, #0
 8004352:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004354:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800435c:	633b      	str	r3, [r7, #48]	@ 0x30
 800435e:	2300      	movs	r3, #0
 8004360:	637b      	str	r3, [r7, #52]	@ 0x34
 8004362:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004366:	4622      	mov	r2, r4
 8004368:	462b      	mov	r3, r5
 800436a:	f04f 0000 	mov.w	r0, #0
 800436e:	f04f 0100 	mov.w	r1, #0
 8004372:	0159      	lsls	r1, r3, #5
 8004374:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004378:	0150      	lsls	r0, r2, #5
 800437a:	4602      	mov	r2, r0
 800437c:	460b      	mov	r3, r1
 800437e:	4621      	mov	r1, r4
 8004380:	1a51      	subs	r1, r2, r1
 8004382:	6139      	str	r1, [r7, #16]
 8004384:	4629      	mov	r1, r5
 8004386:	eb63 0301 	sbc.w	r3, r3, r1
 800438a:	617b      	str	r3, [r7, #20]
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004398:	4659      	mov	r1, fp
 800439a:	018b      	lsls	r3, r1, #6
 800439c:	4651      	mov	r1, sl
 800439e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043a2:	4651      	mov	r1, sl
 80043a4:	018a      	lsls	r2, r1, #6
 80043a6:	4651      	mov	r1, sl
 80043a8:	ebb2 0801 	subs.w	r8, r2, r1
 80043ac:	4659      	mov	r1, fp
 80043ae:	eb63 0901 	sbc.w	r9, r3, r1
 80043b2:	f04f 0200 	mov.w	r2, #0
 80043b6:	f04f 0300 	mov.w	r3, #0
 80043ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80043c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80043c6:	4690      	mov	r8, r2
 80043c8:	4699      	mov	r9, r3
 80043ca:	4623      	mov	r3, r4
 80043cc:	eb18 0303 	adds.w	r3, r8, r3
 80043d0:	60bb      	str	r3, [r7, #8]
 80043d2:	462b      	mov	r3, r5
 80043d4:	eb49 0303 	adc.w	r3, r9, r3
 80043d8:	60fb      	str	r3, [r7, #12]
 80043da:	f04f 0200 	mov.w	r2, #0
 80043de:	f04f 0300 	mov.w	r3, #0
 80043e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80043e6:	4629      	mov	r1, r5
 80043e8:	024b      	lsls	r3, r1, #9
 80043ea:	4621      	mov	r1, r4
 80043ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80043f0:	4621      	mov	r1, r4
 80043f2:	024a      	lsls	r2, r1, #9
 80043f4:	4610      	mov	r0, r2
 80043f6:	4619      	mov	r1, r3
 80043f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043fa:	2200      	movs	r2, #0
 80043fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004400:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004404:	f7fe f8b4 	bl	8002570 <__aeabi_uldivmod>
 8004408:	4602      	mov	r2, r0
 800440a:	460b      	mov	r3, r1
 800440c:	4613      	mov	r3, r2
 800440e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004410:	e058      	b.n	80044c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004412:	4b38      	ldr	r3, [pc, #224]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	099b      	lsrs	r3, r3, #6
 8004418:	2200      	movs	r2, #0
 800441a:	4618      	mov	r0, r3
 800441c:	4611      	mov	r1, r2
 800441e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004422:	623b      	str	r3, [r7, #32]
 8004424:	2300      	movs	r3, #0
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
 8004428:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800442c:	4642      	mov	r2, r8
 800442e:	464b      	mov	r3, r9
 8004430:	f04f 0000 	mov.w	r0, #0
 8004434:	f04f 0100 	mov.w	r1, #0
 8004438:	0159      	lsls	r1, r3, #5
 800443a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800443e:	0150      	lsls	r0, r2, #5
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4641      	mov	r1, r8
 8004446:	ebb2 0a01 	subs.w	sl, r2, r1
 800444a:	4649      	mov	r1, r9
 800444c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004450:	f04f 0200 	mov.w	r2, #0
 8004454:	f04f 0300 	mov.w	r3, #0
 8004458:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800445c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004460:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004464:	ebb2 040a 	subs.w	r4, r2, sl
 8004468:	eb63 050b 	sbc.w	r5, r3, fp
 800446c:	f04f 0200 	mov.w	r2, #0
 8004470:	f04f 0300 	mov.w	r3, #0
 8004474:	00eb      	lsls	r3, r5, #3
 8004476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800447a:	00e2      	lsls	r2, r4, #3
 800447c:	4614      	mov	r4, r2
 800447e:	461d      	mov	r5, r3
 8004480:	4643      	mov	r3, r8
 8004482:	18e3      	adds	r3, r4, r3
 8004484:	603b      	str	r3, [r7, #0]
 8004486:	464b      	mov	r3, r9
 8004488:	eb45 0303 	adc.w	r3, r5, r3
 800448c:	607b      	str	r3, [r7, #4]
 800448e:	f04f 0200 	mov.w	r2, #0
 8004492:	f04f 0300 	mov.w	r3, #0
 8004496:	e9d7 4500 	ldrd	r4, r5, [r7]
 800449a:	4629      	mov	r1, r5
 800449c:	028b      	lsls	r3, r1, #10
 800449e:	4621      	mov	r1, r4
 80044a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044a4:	4621      	mov	r1, r4
 80044a6:	028a      	lsls	r2, r1, #10
 80044a8:	4610      	mov	r0, r2
 80044aa:	4619      	mov	r1, r3
 80044ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044ae:	2200      	movs	r2, #0
 80044b0:	61bb      	str	r3, [r7, #24]
 80044b2:	61fa      	str	r2, [r7, #28]
 80044b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044b8:	f7fe f85a 	bl	8002570 <__aeabi_uldivmod>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4613      	mov	r3, r2
 80044c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80044c4:	4b0b      	ldr	r3, [pc, #44]	@ (80044f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	0c1b      	lsrs	r3, r3, #16
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	3301      	adds	r3, #1
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80044d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044de:	e002      	b.n	80044e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044e0:	4b05      	ldr	r3, [pc, #20]	@ (80044f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80044e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3750      	adds	r7, #80	@ 0x50
 80044ec:	46bd      	mov	sp, r7
 80044ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044f2:	bf00      	nop
 80044f4:	40023800 	.word	0x40023800
 80044f8:	00f42400 	.word	0x00f42400
 80044fc:	007a1200 	.word	0x007a1200

08004500 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004504:	4b03      	ldr	r3, [pc, #12]	@ (8004514 <HAL_RCC_GetHCLKFreq+0x14>)
 8004506:	681b      	ldr	r3, [r3, #0]
}
 8004508:	4618      	mov	r0, r3
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	20000080 	.word	0x20000080

08004518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800451c:	f7ff fff0 	bl	8004500 <HAL_RCC_GetHCLKFreq>
 8004520:	4602      	mov	r2, r0
 8004522:	4b05      	ldr	r3, [pc, #20]	@ (8004538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	0a9b      	lsrs	r3, r3, #10
 8004528:	f003 0307 	and.w	r3, r3, #7
 800452c:	4903      	ldr	r1, [pc, #12]	@ (800453c <HAL_RCC_GetPCLK1Freq+0x24>)
 800452e:	5ccb      	ldrb	r3, [r1, r3]
 8004530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004534:	4618      	mov	r0, r3
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40023800 	.word	0x40023800
 800453c:	08006be8 	.word	0x08006be8

08004540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004544:	f7ff ffdc 	bl	8004500 <HAL_RCC_GetHCLKFreq>
 8004548:	4602      	mov	r2, r0
 800454a:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	0b5b      	lsrs	r3, r3, #13
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	4903      	ldr	r1, [pc, #12]	@ (8004564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004556:	5ccb      	ldrb	r3, [r1, r3]
 8004558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800455c:	4618      	mov	r0, r3
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40023800 	.word	0x40023800
 8004564:	08006be8 	.word	0x08006be8

08004568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e042      	b.n	8004600 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d106      	bne.n	8004594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7fe fe12 	bl	80031b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2224      	movs	r2, #36	@ 0x24
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 fdd3 	bl	8005158 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	695a      	ldr	r2, [r3, #20]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3708      	adds	r7, #8
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	@ 0x28
 800460c:	af02      	add	r7, sp, #8
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	4613      	mov	r3, r2
 8004616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b20      	cmp	r3, #32
 8004626:	d175      	bne.n	8004714 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <HAL_UART_Transmit+0x2c>
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e06e      	b.n	8004716 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2221      	movs	r2, #33	@ 0x21
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004646:	f7fe ff8d 	bl	8003564 <HAL_GetTick>
 800464a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	88fa      	ldrh	r2, [r7, #6]
 8004650:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	88fa      	ldrh	r2, [r7, #6]
 8004656:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004660:	d108      	bne.n	8004674 <HAL_UART_Transmit+0x6c>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d104      	bne.n	8004674 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800466a:	2300      	movs	r3, #0
 800466c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	61bb      	str	r3, [r7, #24]
 8004672:	e003      	b.n	800467c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800467c:	e02e      	b.n	80046dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2200      	movs	r2, #0
 8004686:	2180      	movs	r1, #128	@ 0x80
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 fb37 	bl	8004cfc <UART_WaitOnFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d005      	beq.n	80046a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2220      	movs	r2, #32
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e03a      	b.n	8004716 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10b      	bne.n	80046be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	881b      	ldrh	r3, [r3, #0]
 80046aa:	461a      	mov	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	3302      	adds	r3, #2
 80046ba:	61bb      	str	r3, [r7, #24]
 80046bc:	e007      	b.n	80046ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	781a      	ldrb	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	3301      	adds	r3, #1
 80046cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1cb      	bne.n	800467e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	2200      	movs	r2, #0
 80046ee:	2140      	movs	r1, #64	@ 0x40
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 fb03 	bl	8004cfc <UART_WaitOnFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2220      	movs	r2, #32
 8004700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e006      	b.n	8004716 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2220      	movs	r2, #32
 800470c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004710:	2300      	movs	r3, #0
 8004712:	e000      	b.n	8004716 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004714:	2302      	movs	r3, #2
  }
}
 8004716:	4618      	mov	r0, r3
 8004718:	3720      	adds	r7, #32
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b084      	sub	sp, #16
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	4613      	mov	r3, r2
 800472a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b20      	cmp	r3, #32
 8004736:	d112      	bne.n	800475e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d002      	beq.n	8004744 <HAL_UART_Receive_IT+0x26>
 800473e:	88fb      	ldrh	r3, [r7, #6]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d101      	bne.n	8004748 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e00b      	b.n	8004760 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800474e:	88fb      	ldrh	r3, [r7, #6]
 8004750:	461a      	mov	r2, r3
 8004752:	68b9      	ldr	r1, [r7, #8]
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 fb2a 	bl	8004dae <UART_Start_Receive_IT>
 800475a:	4603      	mov	r3, r0
 800475c:	e000      	b.n	8004760 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800475e:	2302      	movs	r3, #2
  }
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b0ba      	sub	sp, #232	@ 0xe8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	68db      	ldr	r3, [r3, #12]
 8004780:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800478e:	2300      	movs	r3, #0
 8004790:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004794:	2300      	movs	r3, #0
 8004796:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800479a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800479e:	f003 030f 	and.w	r3, r3, #15
 80047a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80047a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10f      	bne.n	80047ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80047ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047b2:	f003 0320 	and.w	r3, r3, #32
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d009      	beq.n	80047ce <HAL_UART_IRQHandler+0x66>
 80047ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047be:	f003 0320 	and.w	r3, r3, #32
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d003      	beq.n	80047ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fc07 	bl	8004fda <UART_Receive_IT>
      return;
 80047cc:	e273      	b.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80047ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	f000 80de 	beq.w	8004994 <HAL_UART_IRQHandler+0x22c>
 80047d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d106      	bne.n	80047f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80047e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	f000 80d1 	beq.w	8004994 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80047f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00b      	beq.n	8004816 <HAL_UART_IRQHandler+0xae>
 80047fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480e:	f043 0201 	orr.w	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800481a:	f003 0304 	and.w	r3, r3, #4
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00b      	beq.n	800483a <HAL_UART_IRQHandler+0xd2>
 8004822:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d005      	beq.n	800483a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004832:	f043 0202 	orr.w	r2, r3, #2
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800483a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00b      	beq.n	800485e <HAL_UART_IRQHandler+0xf6>
 8004846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d005      	beq.n	800485e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004856:	f043 0204 	orr.w	r2, r3, #4
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800485e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004862:	f003 0308 	and.w	r3, r3, #8
 8004866:	2b00      	cmp	r3, #0
 8004868:	d011      	beq.n	800488e <HAL_UART_IRQHandler+0x126>
 800486a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b00      	cmp	r3, #0
 8004874:	d105      	bne.n	8004882 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d005      	beq.n	800488e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004886:	f043 0208 	orr.w	r2, r3, #8
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004892:	2b00      	cmp	r3, #0
 8004894:	f000 820a 	beq.w	8004cac <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004898:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800489c:	f003 0320 	and.w	r3, r3, #32
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d008      	beq.n	80048b6 <HAL_UART_IRQHandler+0x14e>
 80048a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048a8:	f003 0320 	and.w	r3, r3, #32
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d002      	beq.n	80048b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fb92 	bl	8004fda <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c0:	2b40      	cmp	r3, #64	@ 0x40
 80048c2:	bf0c      	ite	eq
 80048c4:	2301      	moveq	r3, #1
 80048c6:	2300      	movne	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d103      	bne.n	80048e2 <HAL_UART_IRQHandler+0x17a>
 80048da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d04f      	beq.n	8004982 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fa9d 	bl	8004e22 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f2:	2b40      	cmp	r3, #64	@ 0x40
 80048f4:	d141      	bne.n	800497a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3314      	adds	r3, #20
 80048fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004900:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004904:	e853 3f00 	ldrex	r3, [r3]
 8004908:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800490c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004914:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3314      	adds	r3, #20
 800491e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004922:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004926:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800492e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800493a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1d9      	bne.n	80048f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004946:	2b00      	cmp	r3, #0
 8004948:	d013      	beq.n	8004972 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800494e:	4a8a      	ldr	r2, [pc, #552]	@ (8004b78 <HAL_UART_IRQHandler+0x410>)
 8004950:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe ffad 	bl	80038b6 <HAL_DMA_Abort_IT>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d016      	beq.n	8004990 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800496c:	4610      	mov	r0, r2
 800496e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004970:	e00e      	b.n	8004990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f9ac 	bl	8004cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004978:	e00a      	b.n	8004990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f9a8 	bl	8004cd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004980:	e006      	b.n	8004990 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f000 f9a4 	bl	8004cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800498e:	e18d      	b.n	8004cac <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004990:	bf00      	nop
    return;
 8004992:	e18b      	b.n	8004cac <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004998:	2b01      	cmp	r3, #1
 800499a:	f040 8167 	bne.w	8004c6c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800499e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a2:	f003 0310 	and.w	r3, r3, #16
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 8160 	beq.w	8004c6c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80049ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049b0:	f003 0310 	and.w	r3, r3, #16
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 8159 	beq.w	8004c6c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	60bb      	str	r3, [r7, #8]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	60bb      	str	r3, [r7, #8]
 80049ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049da:	2b40      	cmp	r3, #64	@ 0x40
 80049dc:	f040 80ce 	bne.w	8004b7c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f000 80a9 	beq.w	8004b48 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049fe:	429a      	cmp	r2, r3
 8004a00:	f080 80a2 	bcs.w	8004b48 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004a0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a16:	f000 8088 	beq.w	8004b2a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	330c      	adds	r3, #12
 8004a20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a28:	e853 3f00 	ldrex	r3, [r3]
 8004a2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	330c      	adds	r3, #12
 8004a42:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004a46:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004a4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1d9      	bne.n	8004a1a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3314      	adds	r3, #20
 8004a6c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3314      	adds	r3, #20
 8004a86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a8a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a92:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a9c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e1      	bne.n	8004a66 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3314      	adds	r3, #20
 8004aa8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004ab2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004ab4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3314      	adds	r3, #20
 8004ac2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ac6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ac8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004acc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ace:	e841 2300 	strex	r3, r2, [r1]
 8004ad2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ad4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1e3      	bne.n	8004aa2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	330c      	adds	r3, #12
 8004aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004af2:	e853 3f00 	ldrex	r3, [r3]
 8004af6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004af8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004afa:	f023 0310 	bic.w	r3, r3, #16
 8004afe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	330c      	adds	r3, #12
 8004b08:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004b0c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004b0e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e3      	bne.n	8004ae8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	4618      	mov	r0, r3
 8004b26:	f7fe fe56 	bl	80037d6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	4619      	mov	r1, r3
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 f8cf 	bl	8004ce4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b46:	e0b3      	b.n	8004cb0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b50:	429a      	cmp	r2, r3
 8004b52:	f040 80ad 	bne.w	8004cb0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b5a:	69db      	ldr	r3, [r3, #28]
 8004b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b60:	f040 80a6 	bne.w	8004cb0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b6e:	4619      	mov	r1, r3
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f8b7 	bl	8004ce4 <HAL_UARTEx_RxEventCallback>
      return;
 8004b76:	e09b      	b.n	8004cb0 <HAL_UART_IRQHandler+0x548>
 8004b78:	08004ee9 	.word	0x08004ee9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 808e 	beq.w	8004cb4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8004b98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f000 8089 	beq.w	8004cb4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	330c      	adds	r3, #12
 8004bc2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004bc6:	647a      	str	r2, [r7, #68]	@ 0x44
 8004bc8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e3      	bne.n	8004ba2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	3314      	adds	r3, #20
 8004be0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	e853 3f00 	ldrex	r3, [r3]
 8004be8:	623b      	str	r3, [r7, #32]
   return(result);
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	f023 0301 	bic.w	r3, r3, #1
 8004bf0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	3314      	adds	r3, #20
 8004bfa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004bfe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004c04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c06:	e841 2300 	strex	r3, r2, [r1]
 8004c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1e3      	bne.n	8004bda <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2220      	movs	r2, #32
 8004c16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	330c      	adds	r3, #12
 8004c26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	e853 3f00 	ldrex	r3, [r3]
 8004c2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f023 0310 	bic.w	r3, r3, #16
 8004c36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	330c      	adds	r3, #12
 8004c40:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004c44:	61fa      	str	r2, [r7, #28]
 8004c46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	69b9      	ldr	r1, [r7, #24]
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	617b      	str	r3, [r7, #20]
   return(result);
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e3      	bne.n	8004c20 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c62:	4619      	mov	r1, r3
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f83d 	bl	8004ce4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c6a:	e023      	b.n	8004cb4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d009      	beq.n	8004c8c <HAL_UART_IRQHandler+0x524>
 8004c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f940 	bl	8004f0a <UART_Transmit_IT>
    return;
 8004c8a:	e014      	b.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00e      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
 8004c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d008      	beq.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 f980 	bl	8004faa <UART_EndTransmit_IT>
    return;
 8004caa:	e004      	b.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
    return;
 8004cac:	bf00      	nop
 8004cae:	e002      	b.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
      return;
 8004cb0:	bf00      	nop
 8004cb2:	e000      	b.n	8004cb6 <HAL_UART_IRQHandler+0x54e>
      return;
 8004cb4:	bf00      	nop
  }
}
 8004cb6:	37e8      	adds	r7, #232	@ 0xe8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	460b      	mov	r3, r1
 8004cee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	603b      	str	r3, [r7, #0]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d0c:	e03b      	b.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d14:	d037      	beq.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d16:	f7fe fc25 	bl	8003564 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	6a3a      	ldr	r2, [r7, #32]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d302      	bcc.n	8004d2c <UART_WaitOnFlagUntilTimeout+0x30>
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e03a      	b.n	8004da6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f003 0304 	and.w	r3, r3, #4
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d023      	beq.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	2b80      	cmp	r3, #128	@ 0x80
 8004d42:	d020      	beq.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	2b40      	cmp	r3, #64	@ 0x40
 8004d48:	d01d      	beq.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b08      	cmp	r3, #8
 8004d56:	d116      	bne.n	8004d86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004d58:	2300      	movs	r3, #0
 8004d5a:	617b      	str	r3, [r7, #20]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f857 	bl	8004e22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2208      	movs	r2, #8
 8004d78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e00f      	b.n	8004da6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	79fb      	ldrb	r3, [r7, #7]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d0b4      	beq.n	8004d0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b085      	sub	sp, #20
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	4613      	mov	r3, r2
 8004dba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	68ba      	ldr	r2, [r7, #8]
 8004dc0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	88fa      	ldrh	r2, [r7, #6]
 8004dc6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	88fa      	ldrh	r2, [r7, #6]
 8004dcc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2222      	movs	r2, #34	@ 0x22
 8004dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d007      	beq.n	8004df4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004df2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695a      	ldr	r2, [r3, #20]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f042 0201 	orr.w	r2, r2, #1
 8004e02:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f042 0220 	orr.w	r2, r2, #32
 8004e12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3714      	adds	r7, #20
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr

08004e22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e22:	b480      	push	{r7}
 8004e24:	b095      	sub	sp, #84	@ 0x54
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	330c      	adds	r3, #12
 8004e30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e34:	e853 3f00 	ldrex	r3, [r3]
 8004e38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	330c      	adds	r3, #12
 8004e48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004e4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8004e4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1e5      	bne.n	8004e2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3314      	adds	r3, #20
 8004e64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	f023 0301 	bic.w	r3, r3, #1
 8004e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	3314      	adds	r3, #20
 8004e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e86:	e841 2300 	strex	r3, r2, [r1]
 8004e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1e5      	bne.n	8004e5e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d119      	bne.n	8004ece <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	330c      	adds	r3, #12
 8004ea0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	e853 3f00 	ldrex	r3, [r3]
 8004ea8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f023 0310 	bic.w	r3, r3, #16
 8004eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	330c      	adds	r3, #12
 8004eb8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004eba:	61ba      	str	r2, [r7, #24]
 8004ebc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6979      	ldr	r1, [r7, #20]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	613b      	str	r3, [r7, #16]
   return(result);
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e5      	bne.n	8004e9a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004edc:	bf00      	nop
 8004ede:	3754      	adds	r7, #84	@ 0x54
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b084      	sub	sp, #16
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff fee7 	bl	8004cd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b085      	sub	sp, #20
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b21      	cmp	r3, #33	@ 0x21
 8004f1c:	d13e      	bne.n	8004f9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f26:	d114      	bne.n	8004f52 <UART_Transmit_IT+0x48>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d110      	bne.n	8004f52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	1c9a      	adds	r2, r3, #2
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	621a      	str	r2, [r3, #32]
 8004f50:	e008      	b.n	8004f64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	1c59      	adds	r1, r3, #1
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6211      	str	r1, [r2, #32]
 8004f5c:	781a      	ldrb	r2, [r3, #0]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	4619      	mov	r1, r3
 8004f72:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10f      	bne.n	8004f98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	e000      	b.n	8004f9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004f9c:	2302      	movs	r3, #2
  }
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b082      	sub	sp, #8
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fc0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2220      	movs	r2, #32
 8004fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7ff fe76 	bl	8004cbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3708      	adds	r7, #8
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b08c      	sub	sp, #48	@ 0x30
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b22      	cmp	r3, #34	@ 0x22
 8004ff4:	f040 80aa 	bne.w	800514c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005000:	d115      	bne.n	800502e <UART_Receive_IT+0x54>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d111      	bne.n	800502e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	b29b      	uxth	r3, r3
 8005018:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800501c:	b29a      	uxth	r2, r3
 800501e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005020:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005026:	1c9a      	adds	r2, r3, #2
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	629a      	str	r2, [r3, #40]	@ 0x28
 800502c:	e024      	b.n	8005078 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005032:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800503c:	d007      	beq.n	800504e <UART_Receive_IT+0x74>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d10a      	bne.n	800505c <UART_Receive_IT+0x82>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d106      	bne.n	800505c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	b2da      	uxtb	r2, r3
 8005056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005058:	701a      	strb	r2, [r3, #0]
 800505a:	e008      	b.n	800506e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005068:	b2da      	uxtb	r2, r3
 800506a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800506c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005072:	1c5a      	adds	r2, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800507c:	b29b      	uxth	r3, r3
 800507e:	3b01      	subs	r3, #1
 8005080:	b29b      	uxth	r3, r3
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	4619      	mov	r1, r3
 8005086:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005088:	2b00      	cmp	r3, #0
 800508a:	d15d      	bne.n	8005148 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0220 	bic.w	r2, r2, #32
 800509a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695a      	ldr	r2, [r3, #20]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f022 0201 	bic.w	r2, r2, #1
 80050ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d135      	bne.n	800513e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	330c      	adds	r3, #12
 80050de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	613b      	str	r3, [r7, #16]
   return(result);
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	f023 0310 	bic.w	r3, r3, #16
 80050ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	330c      	adds	r3, #12
 80050f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050f8:	623a      	str	r2, [r7, #32]
 80050fa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fc:	69f9      	ldr	r1, [r7, #28]
 80050fe:	6a3a      	ldr	r2, [r7, #32]
 8005100:	e841 2300 	strex	r3, r2, [r1]
 8005104:	61bb      	str	r3, [r7, #24]
   return(result);
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e5      	bne.n	80050d8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0310 	and.w	r3, r3, #16
 8005116:	2b10      	cmp	r3, #16
 8005118:	d10a      	bne.n	8005130 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	60fb      	str	r3, [r7, #12]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	60fb      	str	r3, [r7, #12]
 800512e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005134:	4619      	mov	r1, r3
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f7ff fdd4 	bl	8004ce4 <HAL_UARTEx_RxEventCallback>
 800513c:	e002      	b.n	8005144 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f7fd ffba 	bl	80030b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005144:	2300      	movs	r3, #0
 8005146:	e002      	b.n	800514e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	e000      	b.n	800514e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800514c:	2302      	movs	r3, #2
  }
}
 800514e:	4618      	mov	r0, r3
 8005150:	3730      	adds	r7, #48	@ 0x30
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800515c:	b0c0      	sub	sp, #256	@ 0x100
 800515e:	af00      	add	r7, sp, #0
 8005160:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005174:	68d9      	ldr	r1, [r3, #12]
 8005176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	ea40 0301 	orr.w	r3, r0, r1
 8005180:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	431a      	orrs	r2, r3
 8005190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	431a      	orrs	r2, r3
 8005198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80051b0:	f021 010c 	bic.w	r1, r1, #12
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051be:	430b      	orrs	r3, r1
 80051c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80051ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d2:	6999      	ldr	r1, [r3, #24]
 80051d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	ea40 0301 	orr.w	r3, r0, r1
 80051de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	4b8f      	ldr	r3, [pc, #572]	@ (8005424 <UART_SetConfig+0x2cc>)
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d005      	beq.n	80051f8 <UART_SetConfig+0xa0>
 80051ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005428 <UART_SetConfig+0x2d0>)
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d104      	bne.n	8005202 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051f8:	f7ff f9a2 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 80051fc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005200:	e003      	b.n	800520a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005202:	f7ff f989 	bl	8004518 <HAL_RCC_GetPCLK1Freq>
 8005206:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800520a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800520e:	69db      	ldr	r3, [r3, #28]
 8005210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005214:	f040 810c 	bne.w	8005430 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800521c:	2200      	movs	r2, #0
 800521e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005222:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005226:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800522a:	4622      	mov	r2, r4
 800522c:	462b      	mov	r3, r5
 800522e:	1891      	adds	r1, r2, r2
 8005230:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005232:	415b      	adcs	r3, r3
 8005234:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005236:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800523a:	4621      	mov	r1, r4
 800523c:	eb12 0801 	adds.w	r8, r2, r1
 8005240:	4629      	mov	r1, r5
 8005242:	eb43 0901 	adc.w	r9, r3, r1
 8005246:	f04f 0200 	mov.w	r2, #0
 800524a:	f04f 0300 	mov.w	r3, #0
 800524e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005252:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005256:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800525a:	4690      	mov	r8, r2
 800525c:	4699      	mov	r9, r3
 800525e:	4623      	mov	r3, r4
 8005260:	eb18 0303 	adds.w	r3, r8, r3
 8005264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005268:	462b      	mov	r3, r5
 800526a:	eb49 0303 	adc.w	r3, r9, r3
 800526e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800527e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005282:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005286:	460b      	mov	r3, r1
 8005288:	18db      	adds	r3, r3, r3
 800528a:	653b      	str	r3, [r7, #80]	@ 0x50
 800528c:	4613      	mov	r3, r2
 800528e:	eb42 0303 	adc.w	r3, r2, r3
 8005292:	657b      	str	r3, [r7, #84]	@ 0x54
 8005294:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005298:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800529c:	f7fd f968 	bl	8002570 <__aeabi_uldivmod>
 80052a0:	4602      	mov	r2, r0
 80052a2:	460b      	mov	r3, r1
 80052a4:	4b61      	ldr	r3, [pc, #388]	@ (800542c <UART_SetConfig+0x2d4>)
 80052a6:	fba3 2302 	umull	r2, r3, r3, r2
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	011c      	lsls	r4, r3, #4
 80052ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052b2:	2200      	movs	r2, #0
 80052b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80052b8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80052bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80052c0:	4642      	mov	r2, r8
 80052c2:	464b      	mov	r3, r9
 80052c4:	1891      	adds	r1, r2, r2
 80052c6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80052c8:	415b      	adcs	r3, r3
 80052ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80052d0:	4641      	mov	r1, r8
 80052d2:	eb12 0a01 	adds.w	sl, r2, r1
 80052d6:	4649      	mov	r1, r9
 80052d8:	eb43 0b01 	adc.w	fp, r3, r1
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	f04f 0300 	mov.w	r3, #0
 80052e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052f0:	4692      	mov	sl, r2
 80052f2:	469b      	mov	fp, r3
 80052f4:	4643      	mov	r3, r8
 80052f6:	eb1a 0303 	adds.w	r3, sl, r3
 80052fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80052fe:	464b      	mov	r3, r9
 8005300:	eb4b 0303 	adc.w	r3, fp, r3
 8005304:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	2200      	movs	r2, #0
 8005310:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005314:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005318:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800531c:	460b      	mov	r3, r1
 800531e:	18db      	adds	r3, r3, r3
 8005320:	643b      	str	r3, [r7, #64]	@ 0x40
 8005322:	4613      	mov	r3, r2
 8005324:	eb42 0303 	adc.w	r3, r2, r3
 8005328:	647b      	str	r3, [r7, #68]	@ 0x44
 800532a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800532e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005332:	f7fd f91d 	bl	8002570 <__aeabi_uldivmod>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	4611      	mov	r1, r2
 800533c:	4b3b      	ldr	r3, [pc, #236]	@ (800542c <UART_SetConfig+0x2d4>)
 800533e:	fba3 2301 	umull	r2, r3, r3, r1
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	2264      	movs	r2, #100	@ 0x64
 8005346:	fb02 f303 	mul.w	r3, r2, r3
 800534a:	1acb      	subs	r3, r1, r3
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005352:	4b36      	ldr	r3, [pc, #216]	@ (800542c <UART_SetConfig+0x2d4>)
 8005354:	fba3 2302 	umull	r2, r3, r3, r2
 8005358:	095b      	lsrs	r3, r3, #5
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005360:	441c      	add	r4, r3
 8005362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005366:	2200      	movs	r2, #0
 8005368:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800536c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005370:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005374:	4642      	mov	r2, r8
 8005376:	464b      	mov	r3, r9
 8005378:	1891      	adds	r1, r2, r2
 800537a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800537c:	415b      	adcs	r3, r3
 800537e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005380:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005384:	4641      	mov	r1, r8
 8005386:	1851      	adds	r1, r2, r1
 8005388:	6339      	str	r1, [r7, #48]	@ 0x30
 800538a:	4649      	mov	r1, r9
 800538c:	414b      	adcs	r3, r1
 800538e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	f04f 0300 	mov.w	r3, #0
 8005398:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800539c:	4659      	mov	r1, fp
 800539e:	00cb      	lsls	r3, r1, #3
 80053a0:	4651      	mov	r1, sl
 80053a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053a6:	4651      	mov	r1, sl
 80053a8:	00ca      	lsls	r2, r1, #3
 80053aa:	4610      	mov	r0, r2
 80053ac:	4619      	mov	r1, r3
 80053ae:	4603      	mov	r3, r0
 80053b0:	4642      	mov	r2, r8
 80053b2:	189b      	adds	r3, r3, r2
 80053b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053b8:	464b      	mov	r3, r9
 80053ba:	460a      	mov	r2, r1
 80053bc:	eb42 0303 	adc.w	r3, r2, r3
 80053c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80053d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80053d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80053d8:	460b      	mov	r3, r1
 80053da:	18db      	adds	r3, r3, r3
 80053dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053de:	4613      	mov	r3, r2
 80053e0:	eb42 0303 	adc.w	r3, r2, r3
 80053e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80053ee:	f7fd f8bf 	bl	8002570 <__aeabi_uldivmod>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4b0d      	ldr	r3, [pc, #52]	@ (800542c <UART_SetConfig+0x2d4>)
 80053f8:	fba3 1302 	umull	r1, r3, r3, r2
 80053fc:	095b      	lsrs	r3, r3, #5
 80053fe:	2164      	movs	r1, #100	@ 0x64
 8005400:	fb01 f303 	mul.w	r3, r1, r3
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	3332      	adds	r3, #50	@ 0x32
 800540a:	4a08      	ldr	r2, [pc, #32]	@ (800542c <UART_SetConfig+0x2d4>)
 800540c:	fba2 2303 	umull	r2, r3, r2, r3
 8005410:	095b      	lsrs	r3, r3, #5
 8005412:	f003 0207 	and.w	r2, r3, #7
 8005416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4422      	add	r2, r4
 800541e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005420:	e106      	b.n	8005630 <UART_SetConfig+0x4d8>
 8005422:	bf00      	nop
 8005424:	40011000 	.word	0x40011000
 8005428:	40011400 	.word	0x40011400
 800542c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005434:	2200      	movs	r2, #0
 8005436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800543a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800543e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005442:	4642      	mov	r2, r8
 8005444:	464b      	mov	r3, r9
 8005446:	1891      	adds	r1, r2, r2
 8005448:	6239      	str	r1, [r7, #32]
 800544a:	415b      	adcs	r3, r3
 800544c:	627b      	str	r3, [r7, #36]	@ 0x24
 800544e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005452:	4641      	mov	r1, r8
 8005454:	1854      	adds	r4, r2, r1
 8005456:	4649      	mov	r1, r9
 8005458:	eb43 0501 	adc.w	r5, r3, r1
 800545c:	f04f 0200 	mov.w	r2, #0
 8005460:	f04f 0300 	mov.w	r3, #0
 8005464:	00eb      	lsls	r3, r5, #3
 8005466:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800546a:	00e2      	lsls	r2, r4, #3
 800546c:	4614      	mov	r4, r2
 800546e:	461d      	mov	r5, r3
 8005470:	4643      	mov	r3, r8
 8005472:	18e3      	adds	r3, r4, r3
 8005474:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005478:	464b      	mov	r3, r9
 800547a:	eb45 0303 	adc.w	r3, r5, r3
 800547e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800548e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005492:	f04f 0200 	mov.w	r2, #0
 8005496:	f04f 0300 	mov.w	r3, #0
 800549a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800549e:	4629      	mov	r1, r5
 80054a0:	008b      	lsls	r3, r1, #2
 80054a2:	4621      	mov	r1, r4
 80054a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054a8:	4621      	mov	r1, r4
 80054aa:	008a      	lsls	r2, r1, #2
 80054ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80054b0:	f7fd f85e 	bl	8002570 <__aeabi_uldivmod>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4b60      	ldr	r3, [pc, #384]	@ (800563c <UART_SetConfig+0x4e4>)
 80054ba:	fba3 2302 	umull	r2, r3, r3, r2
 80054be:	095b      	lsrs	r3, r3, #5
 80054c0:	011c      	lsls	r4, r3, #4
 80054c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054c6:	2200      	movs	r2, #0
 80054c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80054cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80054d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80054d4:	4642      	mov	r2, r8
 80054d6:	464b      	mov	r3, r9
 80054d8:	1891      	adds	r1, r2, r2
 80054da:	61b9      	str	r1, [r7, #24]
 80054dc:	415b      	adcs	r3, r3
 80054de:	61fb      	str	r3, [r7, #28]
 80054e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054e4:	4641      	mov	r1, r8
 80054e6:	1851      	adds	r1, r2, r1
 80054e8:	6139      	str	r1, [r7, #16]
 80054ea:	4649      	mov	r1, r9
 80054ec:	414b      	adcs	r3, r1
 80054ee:	617b      	str	r3, [r7, #20]
 80054f0:	f04f 0200 	mov.w	r2, #0
 80054f4:	f04f 0300 	mov.w	r3, #0
 80054f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054fc:	4659      	mov	r1, fp
 80054fe:	00cb      	lsls	r3, r1, #3
 8005500:	4651      	mov	r1, sl
 8005502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005506:	4651      	mov	r1, sl
 8005508:	00ca      	lsls	r2, r1, #3
 800550a:	4610      	mov	r0, r2
 800550c:	4619      	mov	r1, r3
 800550e:	4603      	mov	r3, r0
 8005510:	4642      	mov	r2, r8
 8005512:	189b      	adds	r3, r3, r2
 8005514:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005518:	464b      	mov	r3, r9
 800551a:	460a      	mov	r2, r1
 800551c:	eb42 0303 	adc.w	r3, r2, r3
 8005520:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800552e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800553c:	4649      	mov	r1, r9
 800553e:	008b      	lsls	r3, r1, #2
 8005540:	4641      	mov	r1, r8
 8005542:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005546:	4641      	mov	r1, r8
 8005548:	008a      	lsls	r2, r1, #2
 800554a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800554e:	f7fd f80f 	bl	8002570 <__aeabi_uldivmod>
 8005552:	4602      	mov	r2, r0
 8005554:	460b      	mov	r3, r1
 8005556:	4611      	mov	r1, r2
 8005558:	4b38      	ldr	r3, [pc, #224]	@ (800563c <UART_SetConfig+0x4e4>)
 800555a:	fba3 2301 	umull	r2, r3, r3, r1
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	2264      	movs	r2, #100	@ 0x64
 8005562:	fb02 f303 	mul.w	r3, r2, r3
 8005566:	1acb      	subs	r3, r1, r3
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	3332      	adds	r3, #50	@ 0x32
 800556c:	4a33      	ldr	r2, [pc, #204]	@ (800563c <UART_SetConfig+0x4e4>)
 800556e:	fba2 2303 	umull	r2, r3, r2, r3
 8005572:	095b      	lsrs	r3, r3, #5
 8005574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005578:	441c      	add	r4, r3
 800557a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800557e:	2200      	movs	r2, #0
 8005580:	673b      	str	r3, [r7, #112]	@ 0x70
 8005582:	677a      	str	r2, [r7, #116]	@ 0x74
 8005584:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005588:	4642      	mov	r2, r8
 800558a:	464b      	mov	r3, r9
 800558c:	1891      	adds	r1, r2, r2
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	415b      	adcs	r3, r3
 8005592:	60fb      	str	r3, [r7, #12]
 8005594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005598:	4641      	mov	r1, r8
 800559a:	1851      	adds	r1, r2, r1
 800559c:	6039      	str	r1, [r7, #0]
 800559e:	4649      	mov	r1, r9
 80055a0:	414b      	adcs	r3, r1
 80055a2:	607b      	str	r3, [r7, #4]
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	f04f 0300 	mov.w	r3, #0
 80055ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055b0:	4659      	mov	r1, fp
 80055b2:	00cb      	lsls	r3, r1, #3
 80055b4:	4651      	mov	r1, sl
 80055b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055ba:	4651      	mov	r1, sl
 80055bc:	00ca      	lsls	r2, r1, #3
 80055be:	4610      	mov	r0, r2
 80055c0:	4619      	mov	r1, r3
 80055c2:	4603      	mov	r3, r0
 80055c4:	4642      	mov	r2, r8
 80055c6:	189b      	adds	r3, r3, r2
 80055c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80055ca:	464b      	mov	r3, r9
 80055cc:	460a      	mov	r2, r1
 80055ce:	eb42 0303 	adc.w	r3, r2, r3
 80055d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80055de:	667a      	str	r2, [r7, #100]	@ 0x64
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80055ec:	4649      	mov	r1, r9
 80055ee:	008b      	lsls	r3, r1, #2
 80055f0:	4641      	mov	r1, r8
 80055f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055f6:	4641      	mov	r1, r8
 80055f8:	008a      	lsls	r2, r1, #2
 80055fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80055fe:	f7fc ffb7 	bl	8002570 <__aeabi_uldivmod>
 8005602:	4602      	mov	r2, r0
 8005604:	460b      	mov	r3, r1
 8005606:	4b0d      	ldr	r3, [pc, #52]	@ (800563c <UART_SetConfig+0x4e4>)
 8005608:	fba3 1302 	umull	r1, r3, r3, r2
 800560c:	095b      	lsrs	r3, r3, #5
 800560e:	2164      	movs	r1, #100	@ 0x64
 8005610:	fb01 f303 	mul.w	r3, r1, r3
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	011b      	lsls	r3, r3, #4
 8005618:	3332      	adds	r3, #50	@ 0x32
 800561a:	4a08      	ldr	r2, [pc, #32]	@ (800563c <UART_SetConfig+0x4e4>)
 800561c:	fba2 2303 	umull	r2, r3, r2, r3
 8005620:	095b      	lsrs	r3, r3, #5
 8005622:	f003 020f 	and.w	r2, r3, #15
 8005626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4422      	add	r2, r4
 800562e:	609a      	str	r2, [r3, #8]
}
 8005630:	bf00      	nop
 8005632:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005636:	46bd      	mov	sp, r7
 8005638:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563c:	51eb851f 	.word	0x51eb851f

08005640 <std>:
 8005640:	2300      	movs	r3, #0
 8005642:	b510      	push	{r4, lr}
 8005644:	4604      	mov	r4, r0
 8005646:	e9c0 3300 	strd	r3, r3, [r0]
 800564a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800564e:	6083      	str	r3, [r0, #8]
 8005650:	8181      	strh	r1, [r0, #12]
 8005652:	6643      	str	r3, [r0, #100]	@ 0x64
 8005654:	81c2      	strh	r2, [r0, #14]
 8005656:	6183      	str	r3, [r0, #24]
 8005658:	4619      	mov	r1, r3
 800565a:	2208      	movs	r2, #8
 800565c:	305c      	adds	r0, #92	@ 0x5c
 800565e:	f000 fa13 	bl	8005a88 <memset>
 8005662:	4b0d      	ldr	r3, [pc, #52]	@ (8005698 <std+0x58>)
 8005664:	6263      	str	r3, [r4, #36]	@ 0x24
 8005666:	4b0d      	ldr	r3, [pc, #52]	@ (800569c <std+0x5c>)
 8005668:	62a3      	str	r3, [r4, #40]	@ 0x28
 800566a:	4b0d      	ldr	r3, [pc, #52]	@ (80056a0 <std+0x60>)
 800566c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800566e:	4b0d      	ldr	r3, [pc, #52]	@ (80056a4 <std+0x64>)
 8005670:	6323      	str	r3, [r4, #48]	@ 0x30
 8005672:	4b0d      	ldr	r3, [pc, #52]	@ (80056a8 <std+0x68>)
 8005674:	6224      	str	r4, [r4, #32]
 8005676:	429c      	cmp	r4, r3
 8005678:	d006      	beq.n	8005688 <std+0x48>
 800567a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800567e:	4294      	cmp	r4, r2
 8005680:	d002      	beq.n	8005688 <std+0x48>
 8005682:	33d0      	adds	r3, #208	@ 0xd0
 8005684:	429c      	cmp	r4, r3
 8005686:	d105      	bne.n	8005694 <std+0x54>
 8005688:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800568c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005690:	f000 ba72 	b.w	8005b78 <__retarget_lock_init_recursive>
 8005694:	bd10      	pop	{r4, pc}
 8005696:	bf00      	nop
 8005698:	080058a5 	.word	0x080058a5
 800569c:	080058c7 	.word	0x080058c7
 80056a0:	080058ff 	.word	0x080058ff
 80056a4:	08005923 	.word	0x08005923
 80056a8:	200002ec 	.word	0x200002ec

080056ac <stdio_exit_handler>:
 80056ac:	4a02      	ldr	r2, [pc, #8]	@ (80056b8 <stdio_exit_handler+0xc>)
 80056ae:	4903      	ldr	r1, [pc, #12]	@ (80056bc <stdio_exit_handler+0x10>)
 80056b0:	4803      	ldr	r0, [pc, #12]	@ (80056c0 <stdio_exit_handler+0x14>)
 80056b2:	f000 b869 	b.w	8005788 <_fwalk_sglue>
 80056b6:	bf00      	nop
 80056b8:	2000008c 	.word	0x2000008c
 80056bc:	08006439 	.word	0x08006439
 80056c0:	2000009c 	.word	0x2000009c

080056c4 <cleanup_stdio>:
 80056c4:	6841      	ldr	r1, [r0, #4]
 80056c6:	4b0c      	ldr	r3, [pc, #48]	@ (80056f8 <cleanup_stdio+0x34>)
 80056c8:	4299      	cmp	r1, r3
 80056ca:	b510      	push	{r4, lr}
 80056cc:	4604      	mov	r4, r0
 80056ce:	d001      	beq.n	80056d4 <cleanup_stdio+0x10>
 80056d0:	f000 feb2 	bl	8006438 <_fflush_r>
 80056d4:	68a1      	ldr	r1, [r4, #8]
 80056d6:	4b09      	ldr	r3, [pc, #36]	@ (80056fc <cleanup_stdio+0x38>)
 80056d8:	4299      	cmp	r1, r3
 80056da:	d002      	beq.n	80056e2 <cleanup_stdio+0x1e>
 80056dc:	4620      	mov	r0, r4
 80056de:	f000 feab 	bl	8006438 <_fflush_r>
 80056e2:	68e1      	ldr	r1, [r4, #12]
 80056e4:	4b06      	ldr	r3, [pc, #24]	@ (8005700 <cleanup_stdio+0x3c>)
 80056e6:	4299      	cmp	r1, r3
 80056e8:	d004      	beq.n	80056f4 <cleanup_stdio+0x30>
 80056ea:	4620      	mov	r0, r4
 80056ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056f0:	f000 bea2 	b.w	8006438 <_fflush_r>
 80056f4:	bd10      	pop	{r4, pc}
 80056f6:	bf00      	nop
 80056f8:	200002ec 	.word	0x200002ec
 80056fc:	20000354 	.word	0x20000354
 8005700:	200003bc 	.word	0x200003bc

08005704 <global_stdio_init.part.0>:
 8005704:	b510      	push	{r4, lr}
 8005706:	4b0b      	ldr	r3, [pc, #44]	@ (8005734 <global_stdio_init.part.0+0x30>)
 8005708:	4c0b      	ldr	r4, [pc, #44]	@ (8005738 <global_stdio_init.part.0+0x34>)
 800570a:	4a0c      	ldr	r2, [pc, #48]	@ (800573c <global_stdio_init.part.0+0x38>)
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	4620      	mov	r0, r4
 8005710:	2200      	movs	r2, #0
 8005712:	2104      	movs	r1, #4
 8005714:	f7ff ff94 	bl	8005640 <std>
 8005718:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800571c:	2201      	movs	r2, #1
 800571e:	2109      	movs	r1, #9
 8005720:	f7ff ff8e 	bl	8005640 <std>
 8005724:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005728:	2202      	movs	r2, #2
 800572a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800572e:	2112      	movs	r1, #18
 8005730:	f7ff bf86 	b.w	8005640 <std>
 8005734:	20000424 	.word	0x20000424
 8005738:	200002ec 	.word	0x200002ec
 800573c:	080056ad 	.word	0x080056ad

08005740 <__sfp_lock_acquire>:
 8005740:	4801      	ldr	r0, [pc, #4]	@ (8005748 <__sfp_lock_acquire+0x8>)
 8005742:	f000 ba1a 	b.w	8005b7a <__retarget_lock_acquire_recursive>
 8005746:	bf00      	nop
 8005748:	2000042d 	.word	0x2000042d

0800574c <__sfp_lock_release>:
 800574c:	4801      	ldr	r0, [pc, #4]	@ (8005754 <__sfp_lock_release+0x8>)
 800574e:	f000 ba15 	b.w	8005b7c <__retarget_lock_release_recursive>
 8005752:	bf00      	nop
 8005754:	2000042d 	.word	0x2000042d

08005758 <__sinit>:
 8005758:	b510      	push	{r4, lr}
 800575a:	4604      	mov	r4, r0
 800575c:	f7ff fff0 	bl	8005740 <__sfp_lock_acquire>
 8005760:	6a23      	ldr	r3, [r4, #32]
 8005762:	b11b      	cbz	r3, 800576c <__sinit+0x14>
 8005764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005768:	f7ff bff0 	b.w	800574c <__sfp_lock_release>
 800576c:	4b04      	ldr	r3, [pc, #16]	@ (8005780 <__sinit+0x28>)
 800576e:	6223      	str	r3, [r4, #32]
 8005770:	4b04      	ldr	r3, [pc, #16]	@ (8005784 <__sinit+0x2c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d1f5      	bne.n	8005764 <__sinit+0xc>
 8005778:	f7ff ffc4 	bl	8005704 <global_stdio_init.part.0>
 800577c:	e7f2      	b.n	8005764 <__sinit+0xc>
 800577e:	bf00      	nop
 8005780:	080056c5 	.word	0x080056c5
 8005784:	20000424 	.word	0x20000424

08005788 <_fwalk_sglue>:
 8005788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800578c:	4607      	mov	r7, r0
 800578e:	4688      	mov	r8, r1
 8005790:	4614      	mov	r4, r2
 8005792:	2600      	movs	r6, #0
 8005794:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005798:	f1b9 0901 	subs.w	r9, r9, #1
 800579c:	d505      	bpl.n	80057aa <_fwalk_sglue+0x22>
 800579e:	6824      	ldr	r4, [r4, #0]
 80057a0:	2c00      	cmp	r4, #0
 80057a2:	d1f7      	bne.n	8005794 <_fwalk_sglue+0xc>
 80057a4:	4630      	mov	r0, r6
 80057a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057aa:	89ab      	ldrh	r3, [r5, #12]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d907      	bls.n	80057c0 <_fwalk_sglue+0x38>
 80057b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057b4:	3301      	adds	r3, #1
 80057b6:	d003      	beq.n	80057c0 <_fwalk_sglue+0x38>
 80057b8:	4629      	mov	r1, r5
 80057ba:	4638      	mov	r0, r7
 80057bc:	47c0      	blx	r8
 80057be:	4306      	orrs	r6, r0
 80057c0:	3568      	adds	r5, #104	@ 0x68
 80057c2:	e7e9      	b.n	8005798 <_fwalk_sglue+0x10>

080057c4 <iprintf>:
 80057c4:	b40f      	push	{r0, r1, r2, r3}
 80057c6:	b507      	push	{r0, r1, r2, lr}
 80057c8:	4906      	ldr	r1, [pc, #24]	@ (80057e4 <iprintf+0x20>)
 80057ca:	ab04      	add	r3, sp, #16
 80057cc:	6808      	ldr	r0, [r1, #0]
 80057ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80057d2:	6881      	ldr	r1, [r0, #8]
 80057d4:	9301      	str	r3, [sp, #4]
 80057d6:	f000 fb07 	bl	8005de8 <_vfiprintf_r>
 80057da:	b003      	add	sp, #12
 80057dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80057e0:	b004      	add	sp, #16
 80057e2:	4770      	bx	lr
 80057e4:	20000098 	.word	0x20000098

080057e8 <_puts_r>:
 80057e8:	6a03      	ldr	r3, [r0, #32]
 80057ea:	b570      	push	{r4, r5, r6, lr}
 80057ec:	6884      	ldr	r4, [r0, #8]
 80057ee:	4605      	mov	r5, r0
 80057f0:	460e      	mov	r6, r1
 80057f2:	b90b      	cbnz	r3, 80057f8 <_puts_r+0x10>
 80057f4:	f7ff ffb0 	bl	8005758 <__sinit>
 80057f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057fa:	07db      	lsls	r3, r3, #31
 80057fc:	d405      	bmi.n	800580a <_puts_r+0x22>
 80057fe:	89a3      	ldrh	r3, [r4, #12]
 8005800:	0598      	lsls	r0, r3, #22
 8005802:	d402      	bmi.n	800580a <_puts_r+0x22>
 8005804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005806:	f000 f9b8 	bl	8005b7a <__retarget_lock_acquire_recursive>
 800580a:	89a3      	ldrh	r3, [r4, #12]
 800580c:	0719      	lsls	r1, r3, #28
 800580e:	d502      	bpl.n	8005816 <_puts_r+0x2e>
 8005810:	6923      	ldr	r3, [r4, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d135      	bne.n	8005882 <_puts_r+0x9a>
 8005816:	4621      	mov	r1, r4
 8005818:	4628      	mov	r0, r5
 800581a:	f000 f8c5 	bl	80059a8 <__swsetup_r>
 800581e:	b380      	cbz	r0, 8005882 <_puts_r+0x9a>
 8005820:	f04f 35ff 	mov.w	r5, #4294967295
 8005824:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005826:	07da      	lsls	r2, r3, #31
 8005828:	d405      	bmi.n	8005836 <_puts_r+0x4e>
 800582a:	89a3      	ldrh	r3, [r4, #12]
 800582c:	059b      	lsls	r3, r3, #22
 800582e:	d402      	bmi.n	8005836 <_puts_r+0x4e>
 8005830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005832:	f000 f9a3 	bl	8005b7c <__retarget_lock_release_recursive>
 8005836:	4628      	mov	r0, r5
 8005838:	bd70      	pop	{r4, r5, r6, pc}
 800583a:	2b00      	cmp	r3, #0
 800583c:	da04      	bge.n	8005848 <_puts_r+0x60>
 800583e:	69a2      	ldr	r2, [r4, #24]
 8005840:	429a      	cmp	r2, r3
 8005842:	dc17      	bgt.n	8005874 <_puts_r+0x8c>
 8005844:	290a      	cmp	r1, #10
 8005846:	d015      	beq.n	8005874 <_puts_r+0x8c>
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	1c5a      	adds	r2, r3, #1
 800584c:	6022      	str	r2, [r4, #0]
 800584e:	7019      	strb	r1, [r3, #0]
 8005850:	68a3      	ldr	r3, [r4, #8]
 8005852:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005856:	3b01      	subs	r3, #1
 8005858:	60a3      	str	r3, [r4, #8]
 800585a:	2900      	cmp	r1, #0
 800585c:	d1ed      	bne.n	800583a <_puts_r+0x52>
 800585e:	2b00      	cmp	r3, #0
 8005860:	da11      	bge.n	8005886 <_puts_r+0x9e>
 8005862:	4622      	mov	r2, r4
 8005864:	210a      	movs	r1, #10
 8005866:	4628      	mov	r0, r5
 8005868:	f000 f85f 	bl	800592a <__swbuf_r>
 800586c:	3001      	adds	r0, #1
 800586e:	d0d7      	beq.n	8005820 <_puts_r+0x38>
 8005870:	250a      	movs	r5, #10
 8005872:	e7d7      	b.n	8005824 <_puts_r+0x3c>
 8005874:	4622      	mov	r2, r4
 8005876:	4628      	mov	r0, r5
 8005878:	f000 f857 	bl	800592a <__swbuf_r>
 800587c:	3001      	adds	r0, #1
 800587e:	d1e7      	bne.n	8005850 <_puts_r+0x68>
 8005880:	e7ce      	b.n	8005820 <_puts_r+0x38>
 8005882:	3e01      	subs	r6, #1
 8005884:	e7e4      	b.n	8005850 <_puts_r+0x68>
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	1c5a      	adds	r2, r3, #1
 800588a:	6022      	str	r2, [r4, #0]
 800588c:	220a      	movs	r2, #10
 800588e:	701a      	strb	r2, [r3, #0]
 8005890:	e7ee      	b.n	8005870 <_puts_r+0x88>
	...

08005894 <puts>:
 8005894:	4b02      	ldr	r3, [pc, #8]	@ (80058a0 <puts+0xc>)
 8005896:	4601      	mov	r1, r0
 8005898:	6818      	ldr	r0, [r3, #0]
 800589a:	f7ff bfa5 	b.w	80057e8 <_puts_r>
 800589e:	bf00      	nop
 80058a0:	20000098 	.word	0x20000098

080058a4 <__sread>:
 80058a4:	b510      	push	{r4, lr}
 80058a6:	460c      	mov	r4, r1
 80058a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058ac:	f000 f916 	bl	8005adc <_read_r>
 80058b0:	2800      	cmp	r0, #0
 80058b2:	bfab      	itete	ge
 80058b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80058b6:	89a3      	ldrhlt	r3, [r4, #12]
 80058b8:	181b      	addge	r3, r3, r0
 80058ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80058be:	bfac      	ite	ge
 80058c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80058c2:	81a3      	strhlt	r3, [r4, #12]
 80058c4:	bd10      	pop	{r4, pc}

080058c6 <__swrite>:
 80058c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ca:	461f      	mov	r7, r3
 80058cc:	898b      	ldrh	r3, [r1, #12]
 80058ce:	05db      	lsls	r3, r3, #23
 80058d0:	4605      	mov	r5, r0
 80058d2:	460c      	mov	r4, r1
 80058d4:	4616      	mov	r6, r2
 80058d6:	d505      	bpl.n	80058e4 <__swrite+0x1e>
 80058d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058dc:	2302      	movs	r3, #2
 80058de:	2200      	movs	r2, #0
 80058e0:	f000 f8ea 	bl	8005ab8 <_lseek_r>
 80058e4:	89a3      	ldrh	r3, [r4, #12]
 80058e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058ee:	81a3      	strh	r3, [r4, #12]
 80058f0:	4632      	mov	r2, r6
 80058f2:	463b      	mov	r3, r7
 80058f4:	4628      	mov	r0, r5
 80058f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058fa:	f000 b901 	b.w	8005b00 <_write_r>

080058fe <__sseek>:
 80058fe:	b510      	push	{r4, lr}
 8005900:	460c      	mov	r4, r1
 8005902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005906:	f000 f8d7 	bl	8005ab8 <_lseek_r>
 800590a:	1c43      	adds	r3, r0, #1
 800590c:	89a3      	ldrh	r3, [r4, #12]
 800590e:	bf15      	itete	ne
 8005910:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005912:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005916:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800591a:	81a3      	strheq	r3, [r4, #12]
 800591c:	bf18      	it	ne
 800591e:	81a3      	strhne	r3, [r4, #12]
 8005920:	bd10      	pop	{r4, pc}

08005922 <__sclose>:
 8005922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005926:	f000 b8b7 	b.w	8005a98 <_close_r>

0800592a <__swbuf_r>:
 800592a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800592c:	460e      	mov	r6, r1
 800592e:	4614      	mov	r4, r2
 8005930:	4605      	mov	r5, r0
 8005932:	b118      	cbz	r0, 800593c <__swbuf_r+0x12>
 8005934:	6a03      	ldr	r3, [r0, #32]
 8005936:	b90b      	cbnz	r3, 800593c <__swbuf_r+0x12>
 8005938:	f7ff ff0e 	bl	8005758 <__sinit>
 800593c:	69a3      	ldr	r3, [r4, #24]
 800593e:	60a3      	str	r3, [r4, #8]
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	071a      	lsls	r2, r3, #28
 8005944:	d501      	bpl.n	800594a <__swbuf_r+0x20>
 8005946:	6923      	ldr	r3, [r4, #16]
 8005948:	b943      	cbnz	r3, 800595c <__swbuf_r+0x32>
 800594a:	4621      	mov	r1, r4
 800594c:	4628      	mov	r0, r5
 800594e:	f000 f82b 	bl	80059a8 <__swsetup_r>
 8005952:	b118      	cbz	r0, 800595c <__swbuf_r+0x32>
 8005954:	f04f 37ff 	mov.w	r7, #4294967295
 8005958:	4638      	mov	r0, r7
 800595a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800595c:	6823      	ldr	r3, [r4, #0]
 800595e:	6922      	ldr	r2, [r4, #16]
 8005960:	1a98      	subs	r0, r3, r2
 8005962:	6963      	ldr	r3, [r4, #20]
 8005964:	b2f6      	uxtb	r6, r6
 8005966:	4283      	cmp	r3, r0
 8005968:	4637      	mov	r7, r6
 800596a:	dc05      	bgt.n	8005978 <__swbuf_r+0x4e>
 800596c:	4621      	mov	r1, r4
 800596e:	4628      	mov	r0, r5
 8005970:	f000 fd62 	bl	8006438 <_fflush_r>
 8005974:	2800      	cmp	r0, #0
 8005976:	d1ed      	bne.n	8005954 <__swbuf_r+0x2a>
 8005978:	68a3      	ldr	r3, [r4, #8]
 800597a:	3b01      	subs	r3, #1
 800597c:	60a3      	str	r3, [r4, #8]
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	6022      	str	r2, [r4, #0]
 8005984:	701e      	strb	r6, [r3, #0]
 8005986:	6962      	ldr	r2, [r4, #20]
 8005988:	1c43      	adds	r3, r0, #1
 800598a:	429a      	cmp	r2, r3
 800598c:	d004      	beq.n	8005998 <__swbuf_r+0x6e>
 800598e:	89a3      	ldrh	r3, [r4, #12]
 8005990:	07db      	lsls	r3, r3, #31
 8005992:	d5e1      	bpl.n	8005958 <__swbuf_r+0x2e>
 8005994:	2e0a      	cmp	r6, #10
 8005996:	d1df      	bne.n	8005958 <__swbuf_r+0x2e>
 8005998:	4621      	mov	r1, r4
 800599a:	4628      	mov	r0, r5
 800599c:	f000 fd4c 	bl	8006438 <_fflush_r>
 80059a0:	2800      	cmp	r0, #0
 80059a2:	d0d9      	beq.n	8005958 <__swbuf_r+0x2e>
 80059a4:	e7d6      	b.n	8005954 <__swbuf_r+0x2a>
	...

080059a8 <__swsetup_r>:
 80059a8:	b538      	push	{r3, r4, r5, lr}
 80059aa:	4b29      	ldr	r3, [pc, #164]	@ (8005a50 <__swsetup_r+0xa8>)
 80059ac:	4605      	mov	r5, r0
 80059ae:	6818      	ldr	r0, [r3, #0]
 80059b0:	460c      	mov	r4, r1
 80059b2:	b118      	cbz	r0, 80059bc <__swsetup_r+0x14>
 80059b4:	6a03      	ldr	r3, [r0, #32]
 80059b6:	b90b      	cbnz	r3, 80059bc <__swsetup_r+0x14>
 80059b8:	f7ff fece 	bl	8005758 <__sinit>
 80059bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059c0:	0719      	lsls	r1, r3, #28
 80059c2:	d422      	bmi.n	8005a0a <__swsetup_r+0x62>
 80059c4:	06da      	lsls	r2, r3, #27
 80059c6:	d407      	bmi.n	80059d8 <__swsetup_r+0x30>
 80059c8:	2209      	movs	r2, #9
 80059ca:	602a      	str	r2, [r5, #0]
 80059cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059d0:	81a3      	strh	r3, [r4, #12]
 80059d2:	f04f 30ff 	mov.w	r0, #4294967295
 80059d6:	e033      	b.n	8005a40 <__swsetup_r+0x98>
 80059d8:	0758      	lsls	r0, r3, #29
 80059da:	d512      	bpl.n	8005a02 <__swsetup_r+0x5a>
 80059dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80059de:	b141      	cbz	r1, 80059f2 <__swsetup_r+0x4a>
 80059e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80059e4:	4299      	cmp	r1, r3
 80059e6:	d002      	beq.n	80059ee <__swsetup_r+0x46>
 80059e8:	4628      	mov	r0, r5
 80059ea:	f000 f8db 	bl	8005ba4 <_free_r>
 80059ee:	2300      	movs	r3, #0
 80059f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80059f8:	81a3      	strh	r3, [r4, #12]
 80059fa:	2300      	movs	r3, #0
 80059fc:	6063      	str	r3, [r4, #4]
 80059fe:	6923      	ldr	r3, [r4, #16]
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	89a3      	ldrh	r3, [r4, #12]
 8005a04:	f043 0308 	orr.w	r3, r3, #8
 8005a08:	81a3      	strh	r3, [r4, #12]
 8005a0a:	6923      	ldr	r3, [r4, #16]
 8005a0c:	b94b      	cbnz	r3, 8005a22 <__swsetup_r+0x7a>
 8005a0e:	89a3      	ldrh	r3, [r4, #12]
 8005a10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005a14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a18:	d003      	beq.n	8005a22 <__swsetup_r+0x7a>
 8005a1a:	4621      	mov	r1, r4
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	f000 fd59 	bl	80064d4 <__smakebuf_r>
 8005a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a26:	f013 0201 	ands.w	r2, r3, #1
 8005a2a:	d00a      	beq.n	8005a42 <__swsetup_r+0x9a>
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	60a2      	str	r2, [r4, #8]
 8005a30:	6962      	ldr	r2, [r4, #20]
 8005a32:	4252      	negs	r2, r2
 8005a34:	61a2      	str	r2, [r4, #24]
 8005a36:	6922      	ldr	r2, [r4, #16]
 8005a38:	b942      	cbnz	r2, 8005a4c <__swsetup_r+0xa4>
 8005a3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005a3e:	d1c5      	bne.n	80059cc <__swsetup_r+0x24>
 8005a40:	bd38      	pop	{r3, r4, r5, pc}
 8005a42:	0799      	lsls	r1, r3, #30
 8005a44:	bf58      	it	pl
 8005a46:	6962      	ldrpl	r2, [r4, #20]
 8005a48:	60a2      	str	r2, [r4, #8]
 8005a4a:	e7f4      	b.n	8005a36 <__swsetup_r+0x8e>
 8005a4c:	2000      	movs	r0, #0
 8005a4e:	e7f7      	b.n	8005a40 <__swsetup_r+0x98>
 8005a50:	20000098 	.word	0x20000098

08005a54 <memmove>:
 8005a54:	4288      	cmp	r0, r1
 8005a56:	b510      	push	{r4, lr}
 8005a58:	eb01 0402 	add.w	r4, r1, r2
 8005a5c:	d902      	bls.n	8005a64 <memmove+0x10>
 8005a5e:	4284      	cmp	r4, r0
 8005a60:	4623      	mov	r3, r4
 8005a62:	d807      	bhi.n	8005a74 <memmove+0x20>
 8005a64:	1e43      	subs	r3, r0, #1
 8005a66:	42a1      	cmp	r1, r4
 8005a68:	d008      	beq.n	8005a7c <memmove+0x28>
 8005a6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005a6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a72:	e7f8      	b.n	8005a66 <memmove+0x12>
 8005a74:	4402      	add	r2, r0
 8005a76:	4601      	mov	r1, r0
 8005a78:	428a      	cmp	r2, r1
 8005a7a:	d100      	bne.n	8005a7e <memmove+0x2a>
 8005a7c:	bd10      	pop	{r4, pc}
 8005a7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a86:	e7f7      	b.n	8005a78 <memmove+0x24>

08005a88 <memset>:
 8005a88:	4402      	add	r2, r0
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d100      	bne.n	8005a92 <memset+0xa>
 8005a90:	4770      	bx	lr
 8005a92:	f803 1b01 	strb.w	r1, [r3], #1
 8005a96:	e7f9      	b.n	8005a8c <memset+0x4>

08005a98 <_close_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4d06      	ldr	r5, [pc, #24]	@ (8005ab4 <_close_r+0x1c>)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	4604      	mov	r4, r0
 8005aa0:	4608      	mov	r0, r1
 8005aa2:	602b      	str	r3, [r5, #0]
 8005aa4:	f7fd fc51 	bl	800334a <_close>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_close_r+0x1a>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_close_r+0x1a>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	20000428 	.word	0x20000428

08005ab8 <_lseek_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4d07      	ldr	r5, [pc, #28]	@ (8005ad8 <_lseek_r+0x20>)
 8005abc:	4604      	mov	r4, r0
 8005abe:	4608      	mov	r0, r1
 8005ac0:	4611      	mov	r1, r2
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	602a      	str	r2, [r5, #0]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f7fd fc66 	bl	8003398 <_lseek>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d102      	bne.n	8005ad6 <_lseek_r+0x1e>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	b103      	cbz	r3, 8005ad6 <_lseek_r+0x1e>
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	20000428 	.word	0x20000428

08005adc <_read_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	4d07      	ldr	r5, [pc, #28]	@ (8005afc <_read_r+0x20>)
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	4608      	mov	r0, r1
 8005ae4:	4611      	mov	r1, r2
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	602a      	str	r2, [r5, #0]
 8005aea:	461a      	mov	r2, r3
 8005aec:	f7fd fbf4 	bl	80032d8 <_read>
 8005af0:	1c43      	adds	r3, r0, #1
 8005af2:	d102      	bne.n	8005afa <_read_r+0x1e>
 8005af4:	682b      	ldr	r3, [r5, #0]
 8005af6:	b103      	cbz	r3, 8005afa <_read_r+0x1e>
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	bd38      	pop	{r3, r4, r5, pc}
 8005afc:	20000428 	.word	0x20000428

08005b00 <_write_r>:
 8005b00:	b538      	push	{r3, r4, r5, lr}
 8005b02:	4d07      	ldr	r5, [pc, #28]	@ (8005b20 <_write_r+0x20>)
 8005b04:	4604      	mov	r4, r0
 8005b06:	4608      	mov	r0, r1
 8005b08:	4611      	mov	r1, r2
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	602a      	str	r2, [r5, #0]
 8005b0e:	461a      	mov	r2, r3
 8005b10:	f7fd fbff 	bl	8003312 <_write>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_write_r+0x1e>
 8005b18:	682b      	ldr	r3, [r5, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_write_r+0x1e>
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	20000428 	.word	0x20000428

08005b24 <__errno>:
 8005b24:	4b01      	ldr	r3, [pc, #4]	@ (8005b2c <__errno+0x8>)
 8005b26:	6818      	ldr	r0, [r3, #0]
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	20000098 	.word	0x20000098

08005b30 <__libc_init_array>:
 8005b30:	b570      	push	{r4, r5, r6, lr}
 8005b32:	4d0d      	ldr	r5, [pc, #52]	@ (8005b68 <__libc_init_array+0x38>)
 8005b34:	4c0d      	ldr	r4, [pc, #52]	@ (8005b6c <__libc_init_array+0x3c>)
 8005b36:	1b64      	subs	r4, r4, r5
 8005b38:	10a4      	asrs	r4, r4, #2
 8005b3a:	2600      	movs	r6, #0
 8005b3c:	42a6      	cmp	r6, r4
 8005b3e:	d109      	bne.n	8005b54 <__libc_init_array+0x24>
 8005b40:	4d0b      	ldr	r5, [pc, #44]	@ (8005b70 <__libc_init_array+0x40>)
 8005b42:	4c0c      	ldr	r4, [pc, #48]	@ (8005b74 <__libc_init_array+0x44>)
 8005b44:	f000 fd34 	bl	80065b0 <_init>
 8005b48:	1b64      	subs	r4, r4, r5
 8005b4a:	10a4      	asrs	r4, r4, #2
 8005b4c:	2600      	movs	r6, #0
 8005b4e:	42a6      	cmp	r6, r4
 8005b50:	d105      	bne.n	8005b5e <__libc_init_array+0x2e>
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
 8005b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b58:	4798      	blx	r3
 8005b5a:	3601      	adds	r6, #1
 8005b5c:	e7ee      	b.n	8005b3c <__libc_init_array+0xc>
 8005b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b62:	4798      	blx	r3
 8005b64:	3601      	adds	r6, #1
 8005b66:	e7f2      	b.n	8005b4e <__libc_init_array+0x1e>
 8005b68:	0800762c 	.word	0x0800762c
 8005b6c:	0800762c 	.word	0x0800762c
 8005b70:	0800762c 	.word	0x0800762c
 8005b74:	08007630 	.word	0x08007630

08005b78 <__retarget_lock_init_recursive>:
 8005b78:	4770      	bx	lr

08005b7a <__retarget_lock_acquire_recursive>:
 8005b7a:	4770      	bx	lr

08005b7c <__retarget_lock_release_recursive>:
 8005b7c:	4770      	bx	lr

08005b7e <__aeabi_memcpy>:
 8005b7e:	f000 b803 	b.w	8005b88 <memcpy>

08005b82 <__aeabi_memclr>:
 8005b82:	2200      	movs	r2, #0
 8005b84:	f7fc bc52 	b.w	800242c <__aeabi_memset>

08005b88 <memcpy>:
 8005b88:	440a      	add	r2, r1
 8005b8a:	4291      	cmp	r1, r2
 8005b8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005b90:	d100      	bne.n	8005b94 <memcpy+0xc>
 8005b92:	4770      	bx	lr
 8005b94:	b510      	push	{r4, lr}
 8005b96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005b9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005b9e:	4291      	cmp	r1, r2
 8005ba0:	d1f9      	bne.n	8005b96 <memcpy+0xe>
 8005ba2:	bd10      	pop	{r4, pc}

08005ba4 <_free_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	2900      	cmp	r1, #0
 8005baa:	d041      	beq.n	8005c30 <_free_r+0x8c>
 8005bac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bb0:	1f0c      	subs	r4, r1, #4
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	bfb8      	it	lt
 8005bb6:	18e4      	addlt	r4, r4, r3
 8005bb8:	f000 f8e0 	bl	8005d7c <__malloc_lock>
 8005bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8005c34 <_free_r+0x90>)
 8005bbe:	6813      	ldr	r3, [r2, #0]
 8005bc0:	b933      	cbnz	r3, 8005bd0 <_free_r+0x2c>
 8005bc2:	6063      	str	r3, [r4, #4]
 8005bc4:	6014      	str	r4, [r2, #0]
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bcc:	f000 b8dc 	b.w	8005d88 <__malloc_unlock>
 8005bd0:	42a3      	cmp	r3, r4
 8005bd2:	d908      	bls.n	8005be6 <_free_r+0x42>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	1821      	adds	r1, r4, r0
 8005bd8:	428b      	cmp	r3, r1
 8005bda:	bf01      	itttt	eq
 8005bdc:	6819      	ldreq	r1, [r3, #0]
 8005bde:	685b      	ldreq	r3, [r3, #4]
 8005be0:	1809      	addeq	r1, r1, r0
 8005be2:	6021      	streq	r1, [r4, #0]
 8005be4:	e7ed      	b.n	8005bc2 <_free_r+0x1e>
 8005be6:	461a      	mov	r2, r3
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	b10b      	cbz	r3, 8005bf0 <_free_r+0x4c>
 8005bec:	42a3      	cmp	r3, r4
 8005bee:	d9fa      	bls.n	8005be6 <_free_r+0x42>
 8005bf0:	6811      	ldr	r1, [r2, #0]
 8005bf2:	1850      	adds	r0, r2, r1
 8005bf4:	42a0      	cmp	r0, r4
 8005bf6:	d10b      	bne.n	8005c10 <_free_r+0x6c>
 8005bf8:	6820      	ldr	r0, [r4, #0]
 8005bfa:	4401      	add	r1, r0
 8005bfc:	1850      	adds	r0, r2, r1
 8005bfe:	4283      	cmp	r3, r0
 8005c00:	6011      	str	r1, [r2, #0]
 8005c02:	d1e0      	bne.n	8005bc6 <_free_r+0x22>
 8005c04:	6818      	ldr	r0, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	6053      	str	r3, [r2, #4]
 8005c0a:	4408      	add	r0, r1
 8005c0c:	6010      	str	r0, [r2, #0]
 8005c0e:	e7da      	b.n	8005bc6 <_free_r+0x22>
 8005c10:	d902      	bls.n	8005c18 <_free_r+0x74>
 8005c12:	230c      	movs	r3, #12
 8005c14:	602b      	str	r3, [r5, #0]
 8005c16:	e7d6      	b.n	8005bc6 <_free_r+0x22>
 8005c18:	6820      	ldr	r0, [r4, #0]
 8005c1a:	1821      	adds	r1, r4, r0
 8005c1c:	428b      	cmp	r3, r1
 8005c1e:	bf04      	itt	eq
 8005c20:	6819      	ldreq	r1, [r3, #0]
 8005c22:	685b      	ldreq	r3, [r3, #4]
 8005c24:	6063      	str	r3, [r4, #4]
 8005c26:	bf04      	itt	eq
 8005c28:	1809      	addeq	r1, r1, r0
 8005c2a:	6021      	streq	r1, [r4, #0]
 8005c2c:	6054      	str	r4, [r2, #4]
 8005c2e:	e7ca      	b.n	8005bc6 <_free_r+0x22>
 8005c30:	bd38      	pop	{r3, r4, r5, pc}
 8005c32:	bf00      	nop
 8005c34:	20000434 	.word	0x20000434

08005c38 <sbrk_aligned>:
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	4e0f      	ldr	r6, [pc, #60]	@ (8005c78 <sbrk_aligned+0x40>)
 8005c3c:	460c      	mov	r4, r1
 8005c3e:	6831      	ldr	r1, [r6, #0]
 8005c40:	4605      	mov	r5, r0
 8005c42:	b911      	cbnz	r1, 8005c4a <sbrk_aligned+0x12>
 8005c44:	f000 fca4 	bl	8006590 <_sbrk_r>
 8005c48:	6030      	str	r0, [r6, #0]
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	4628      	mov	r0, r5
 8005c4e:	f000 fc9f 	bl	8006590 <_sbrk_r>
 8005c52:	1c43      	adds	r3, r0, #1
 8005c54:	d103      	bne.n	8005c5e <sbrk_aligned+0x26>
 8005c56:	f04f 34ff 	mov.w	r4, #4294967295
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	bd70      	pop	{r4, r5, r6, pc}
 8005c5e:	1cc4      	adds	r4, r0, #3
 8005c60:	f024 0403 	bic.w	r4, r4, #3
 8005c64:	42a0      	cmp	r0, r4
 8005c66:	d0f8      	beq.n	8005c5a <sbrk_aligned+0x22>
 8005c68:	1a21      	subs	r1, r4, r0
 8005c6a:	4628      	mov	r0, r5
 8005c6c:	f000 fc90 	bl	8006590 <_sbrk_r>
 8005c70:	3001      	adds	r0, #1
 8005c72:	d1f2      	bne.n	8005c5a <sbrk_aligned+0x22>
 8005c74:	e7ef      	b.n	8005c56 <sbrk_aligned+0x1e>
 8005c76:	bf00      	nop
 8005c78:	20000430 	.word	0x20000430

08005c7c <_malloc_r>:
 8005c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c80:	1ccd      	adds	r5, r1, #3
 8005c82:	f025 0503 	bic.w	r5, r5, #3
 8005c86:	3508      	adds	r5, #8
 8005c88:	2d0c      	cmp	r5, #12
 8005c8a:	bf38      	it	cc
 8005c8c:	250c      	movcc	r5, #12
 8005c8e:	2d00      	cmp	r5, #0
 8005c90:	4606      	mov	r6, r0
 8005c92:	db01      	blt.n	8005c98 <_malloc_r+0x1c>
 8005c94:	42a9      	cmp	r1, r5
 8005c96:	d904      	bls.n	8005ca2 <_malloc_r+0x26>
 8005c98:	230c      	movs	r3, #12
 8005c9a:	6033      	str	r3, [r6, #0]
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ca2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d78 <_malloc_r+0xfc>
 8005ca6:	f000 f869 	bl	8005d7c <__malloc_lock>
 8005caa:	f8d8 3000 	ldr.w	r3, [r8]
 8005cae:	461c      	mov	r4, r3
 8005cb0:	bb44      	cbnz	r4, 8005d04 <_malloc_r+0x88>
 8005cb2:	4629      	mov	r1, r5
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	f7ff ffbf 	bl	8005c38 <sbrk_aligned>
 8005cba:	1c43      	adds	r3, r0, #1
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	d158      	bne.n	8005d72 <_malloc_r+0xf6>
 8005cc0:	f8d8 4000 	ldr.w	r4, [r8]
 8005cc4:	4627      	mov	r7, r4
 8005cc6:	2f00      	cmp	r7, #0
 8005cc8:	d143      	bne.n	8005d52 <_malloc_r+0xd6>
 8005cca:	2c00      	cmp	r4, #0
 8005ccc:	d04b      	beq.n	8005d66 <_malloc_r+0xea>
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	4639      	mov	r1, r7
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	eb04 0903 	add.w	r9, r4, r3
 8005cd8:	f000 fc5a 	bl	8006590 <_sbrk_r>
 8005cdc:	4581      	cmp	r9, r0
 8005cde:	d142      	bne.n	8005d66 <_malloc_r+0xea>
 8005ce0:	6821      	ldr	r1, [r4, #0]
 8005ce2:	1a6d      	subs	r5, r5, r1
 8005ce4:	4629      	mov	r1, r5
 8005ce6:	4630      	mov	r0, r6
 8005ce8:	f7ff ffa6 	bl	8005c38 <sbrk_aligned>
 8005cec:	3001      	adds	r0, #1
 8005cee:	d03a      	beq.n	8005d66 <_malloc_r+0xea>
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	442b      	add	r3, r5
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	f8d8 3000 	ldr.w	r3, [r8]
 8005cfa:	685a      	ldr	r2, [r3, #4]
 8005cfc:	bb62      	cbnz	r2, 8005d58 <_malloc_r+0xdc>
 8005cfe:	f8c8 7000 	str.w	r7, [r8]
 8005d02:	e00f      	b.n	8005d24 <_malloc_r+0xa8>
 8005d04:	6822      	ldr	r2, [r4, #0]
 8005d06:	1b52      	subs	r2, r2, r5
 8005d08:	d420      	bmi.n	8005d4c <_malloc_r+0xd0>
 8005d0a:	2a0b      	cmp	r2, #11
 8005d0c:	d917      	bls.n	8005d3e <_malloc_r+0xc2>
 8005d0e:	1961      	adds	r1, r4, r5
 8005d10:	42a3      	cmp	r3, r4
 8005d12:	6025      	str	r5, [r4, #0]
 8005d14:	bf18      	it	ne
 8005d16:	6059      	strne	r1, [r3, #4]
 8005d18:	6863      	ldr	r3, [r4, #4]
 8005d1a:	bf08      	it	eq
 8005d1c:	f8c8 1000 	streq.w	r1, [r8]
 8005d20:	5162      	str	r2, [r4, r5]
 8005d22:	604b      	str	r3, [r1, #4]
 8005d24:	4630      	mov	r0, r6
 8005d26:	f000 f82f 	bl	8005d88 <__malloc_unlock>
 8005d2a:	f104 000b 	add.w	r0, r4, #11
 8005d2e:	1d23      	adds	r3, r4, #4
 8005d30:	f020 0007 	bic.w	r0, r0, #7
 8005d34:	1ac2      	subs	r2, r0, r3
 8005d36:	bf1c      	itt	ne
 8005d38:	1a1b      	subne	r3, r3, r0
 8005d3a:	50a3      	strne	r3, [r4, r2]
 8005d3c:	e7af      	b.n	8005c9e <_malloc_r+0x22>
 8005d3e:	6862      	ldr	r2, [r4, #4]
 8005d40:	42a3      	cmp	r3, r4
 8005d42:	bf0c      	ite	eq
 8005d44:	f8c8 2000 	streq.w	r2, [r8]
 8005d48:	605a      	strne	r2, [r3, #4]
 8005d4a:	e7eb      	b.n	8005d24 <_malloc_r+0xa8>
 8005d4c:	4623      	mov	r3, r4
 8005d4e:	6864      	ldr	r4, [r4, #4]
 8005d50:	e7ae      	b.n	8005cb0 <_malloc_r+0x34>
 8005d52:	463c      	mov	r4, r7
 8005d54:	687f      	ldr	r7, [r7, #4]
 8005d56:	e7b6      	b.n	8005cc6 <_malloc_r+0x4a>
 8005d58:	461a      	mov	r2, r3
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	42a3      	cmp	r3, r4
 8005d5e:	d1fb      	bne.n	8005d58 <_malloc_r+0xdc>
 8005d60:	2300      	movs	r3, #0
 8005d62:	6053      	str	r3, [r2, #4]
 8005d64:	e7de      	b.n	8005d24 <_malloc_r+0xa8>
 8005d66:	230c      	movs	r3, #12
 8005d68:	6033      	str	r3, [r6, #0]
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	f000 f80c 	bl	8005d88 <__malloc_unlock>
 8005d70:	e794      	b.n	8005c9c <_malloc_r+0x20>
 8005d72:	6005      	str	r5, [r0, #0]
 8005d74:	e7d6      	b.n	8005d24 <_malloc_r+0xa8>
 8005d76:	bf00      	nop
 8005d78:	20000434 	.word	0x20000434

08005d7c <__malloc_lock>:
 8005d7c:	4801      	ldr	r0, [pc, #4]	@ (8005d84 <__malloc_lock+0x8>)
 8005d7e:	f7ff befc 	b.w	8005b7a <__retarget_lock_acquire_recursive>
 8005d82:	bf00      	nop
 8005d84:	2000042c 	.word	0x2000042c

08005d88 <__malloc_unlock>:
 8005d88:	4801      	ldr	r0, [pc, #4]	@ (8005d90 <__malloc_unlock+0x8>)
 8005d8a:	f7ff bef7 	b.w	8005b7c <__retarget_lock_release_recursive>
 8005d8e:	bf00      	nop
 8005d90:	2000042c 	.word	0x2000042c

08005d94 <__sfputc_r>:
 8005d94:	6893      	ldr	r3, [r2, #8]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	b410      	push	{r4}
 8005d9c:	6093      	str	r3, [r2, #8]
 8005d9e:	da08      	bge.n	8005db2 <__sfputc_r+0x1e>
 8005da0:	6994      	ldr	r4, [r2, #24]
 8005da2:	42a3      	cmp	r3, r4
 8005da4:	db01      	blt.n	8005daa <__sfputc_r+0x16>
 8005da6:	290a      	cmp	r1, #10
 8005da8:	d103      	bne.n	8005db2 <__sfputc_r+0x1e>
 8005daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dae:	f7ff bdbc 	b.w	800592a <__swbuf_r>
 8005db2:	6813      	ldr	r3, [r2, #0]
 8005db4:	1c58      	adds	r0, r3, #1
 8005db6:	6010      	str	r0, [r2, #0]
 8005db8:	7019      	strb	r1, [r3, #0]
 8005dba:	4608      	mov	r0, r1
 8005dbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <__sfputs_r>:
 8005dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dc4:	4606      	mov	r6, r0
 8005dc6:	460f      	mov	r7, r1
 8005dc8:	4614      	mov	r4, r2
 8005dca:	18d5      	adds	r5, r2, r3
 8005dcc:	42ac      	cmp	r4, r5
 8005dce:	d101      	bne.n	8005dd4 <__sfputs_r+0x12>
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	e007      	b.n	8005de4 <__sfputs_r+0x22>
 8005dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dd8:	463a      	mov	r2, r7
 8005dda:	4630      	mov	r0, r6
 8005ddc:	f7ff ffda 	bl	8005d94 <__sfputc_r>
 8005de0:	1c43      	adds	r3, r0, #1
 8005de2:	d1f3      	bne.n	8005dcc <__sfputs_r+0xa>
 8005de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005de8 <_vfiprintf_r>:
 8005de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	460d      	mov	r5, r1
 8005dee:	b09d      	sub	sp, #116	@ 0x74
 8005df0:	4614      	mov	r4, r2
 8005df2:	4698      	mov	r8, r3
 8005df4:	4606      	mov	r6, r0
 8005df6:	b118      	cbz	r0, 8005e00 <_vfiprintf_r+0x18>
 8005df8:	6a03      	ldr	r3, [r0, #32]
 8005dfa:	b90b      	cbnz	r3, 8005e00 <_vfiprintf_r+0x18>
 8005dfc:	f7ff fcac 	bl	8005758 <__sinit>
 8005e00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e02:	07d9      	lsls	r1, r3, #31
 8005e04:	d405      	bmi.n	8005e12 <_vfiprintf_r+0x2a>
 8005e06:	89ab      	ldrh	r3, [r5, #12]
 8005e08:	059a      	lsls	r2, r3, #22
 8005e0a:	d402      	bmi.n	8005e12 <_vfiprintf_r+0x2a>
 8005e0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e0e:	f7ff feb4 	bl	8005b7a <__retarget_lock_acquire_recursive>
 8005e12:	89ab      	ldrh	r3, [r5, #12]
 8005e14:	071b      	lsls	r3, r3, #28
 8005e16:	d501      	bpl.n	8005e1c <_vfiprintf_r+0x34>
 8005e18:	692b      	ldr	r3, [r5, #16]
 8005e1a:	b99b      	cbnz	r3, 8005e44 <_vfiprintf_r+0x5c>
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	4630      	mov	r0, r6
 8005e20:	f7ff fdc2 	bl	80059a8 <__swsetup_r>
 8005e24:	b170      	cbz	r0, 8005e44 <_vfiprintf_r+0x5c>
 8005e26:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e28:	07dc      	lsls	r4, r3, #31
 8005e2a:	d504      	bpl.n	8005e36 <_vfiprintf_r+0x4e>
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	b01d      	add	sp, #116	@ 0x74
 8005e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e36:	89ab      	ldrh	r3, [r5, #12]
 8005e38:	0598      	lsls	r0, r3, #22
 8005e3a:	d4f7      	bmi.n	8005e2c <_vfiprintf_r+0x44>
 8005e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e3e:	f7ff fe9d 	bl	8005b7c <__retarget_lock_release_recursive>
 8005e42:	e7f3      	b.n	8005e2c <_vfiprintf_r+0x44>
 8005e44:	2300      	movs	r3, #0
 8005e46:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e48:	2320      	movs	r3, #32
 8005e4a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005e4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e52:	2330      	movs	r3, #48	@ 0x30
 8005e54:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006004 <_vfiprintf_r+0x21c>
 8005e58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005e5c:	f04f 0901 	mov.w	r9, #1
 8005e60:	4623      	mov	r3, r4
 8005e62:	469a      	mov	sl, r3
 8005e64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e68:	b10a      	cbz	r2, 8005e6e <_vfiprintf_r+0x86>
 8005e6a:	2a25      	cmp	r2, #37	@ 0x25
 8005e6c:	d1f9      	bne.n	8005e62 <_vfiprintf_r+0x7a>
 8005e6e:	ebba 0b04 	subs.w	fp, sl, r4
 8005e72:	d00b      	beq.n	8005e8c <_vfiprintf_r+0xa4>
 8005e74:	465b      	mov	r3, fp
 8005e76:	4622      	mov	r2, r4
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f7ff ffa1 	bl	8005dc2 <__sfputs_r>
 8005e80:	3001      	adds	r0, #1
 8005e82:	f000 80a7 	beq.w	8005fd4 <_vfiprintf_r+0x1ec>
 8005e86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e88:	445a      	add	r2, fp
 8005e8a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e8c:	f89a 3000 	ldrb.w	r3, [sl]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 809f 	beq.w	8005fd4 <_vfiprintf_r+0x1ec>
 8005e96:	2300      	movs	r3, #0
 8005e98:	f04f 32ff 	mov.w	r2, #4294967295
 8005e9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ea0:	f10a 0a01 	add.w	sl, sl, #1
 8005ea4:	9304      	str	r3, [sp, #16]
 8005ea6:	9307      	str	r3, [sp, #28]
 8005ea8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005eac:	931a      	str	r3, [sp, #104]	@ 0x68
 8005eae:	4654      	mov	r4, sl
 8005eb0:	2205      	movs	r2, #5
 8005eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eb6:	4853      	ldr	r0, [pc, #332]	@ (8006004 <_vfiprintf_r+0x21c>)
 8005eb8:	f7fc fb0a 	bl	80024d0 <memchr>
 8005ebc:	9a04      	ldr	r2, [sp, #16]
 8005ebe:	b9d8      	cbnz	r0, 8005ef8 <_vfiprintf_r+0x110>
 8005ec0:	06d1      	lsls	r1, r2, #27
 8005ec2:	bf44      	itt	mi
 8005ec4:	2320      	movmi	r3, #32
 8005ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005eca:	0713      	lsls	r3, r2, #28
 8005ecc:	bf44      	itt	mi
 8005ece:	232b      	movmi	r3, #43	@ 0x2b
 8005ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eda:	d015      	beq.n	8005f08 <_vfiprintf_r+0x120>
 8005edc:	9a07      	ldr	r2, [sp, #28]
 8005ede:	4654      	mov	r4, sl
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	f04f 0c0a 	mov.w	ip, #10
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005eec:	3b30      	subs	r3, #48	@ 0x30
 8005eee:	2b09      	cmp	r3, #9
 8005ef0:	d94b      	bls.n	8005f8a <_vfiprintf_r+0x1a2>
 8005ef2:	b1b0      	cbz	r0, 8005f22 <_vfiprintf_r+0x13a>
 8005ef4:	9207      	str	r2, [sp, #28]
 8005ef6:	e014      	b.n	8005f22 <_vfiprintf_r+0x13a>
 8005ef8:	eba0 0308 	sub.w	r3, r0, r8
 8005efc:	fa09 f303 	lsl.w	r3, r9, r3
 8005f00:	4313      	orrs	r3, r2
 8005f02:	9304      	str	r3, [sp, #16]
 8005f04:	46a2      	mov	sl, r4
 8005f06:	e7d2      	b.n	8005eae <_vfiprintf_r+0xc6>
 8005f08:	9b03      	ldr	r3, [sp, #12]
 8005f0a:	1d19      	adds	r1, r3, #4
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	9103      	str	r1, [sp, #12]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	bfbb      	ittet	lt
 8005f14:	425b      	neglt	r3, r3
 8005f16:	f042 0202 	orrlt.w	r2, r2, #2
 8005f1a:	9307      	strge	r3, [sp, #28]
 8005f1c:	9307      	strlt	r3, [sp, #28]
 8005f1e:	bfb8      	it	lt
 8005f20:	9204      	strlt	r2, [sp, #16]
 8005f22:	7823      	ldrb	r3, [r4, #0]
 8005f24:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f26:	d10a      	bne.n	8005f3e <_vfiprintf_r+0x156>
 8005f28:	7863      	ldrb	r3, [r4, #1]
 8005f2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f2c:	d132      	bne.n	8005f94 <_vfiprintf_r+0x1ac>
 8005f2e:	9b03      	ldr	r3, [sp, #12]
 8005f30:	1d1a      	adds	r2, r3, #4
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	9203      	str	r2, [sp, #12]
 8005f36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005f3a:	3402      	adds	r4, #2
 8005f3c:	9305      	str	r3, [sp, #20]
 8005f3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006014 <_vfiprintf_r+0x22c>
 8005f42:	7821      	ldrb	r1, [r4, #0]
 8005f44:	2203      	movs	r2, #3
 8005f46:	4650      	mov	r0, sl
 8005f48:	f7fc fac2 	bl	80024d0 <memchr>
 8005f4c:	b138      	cbz	r0, 8005f5e <_vfiprintf_r+0x176>
 8005f4e:	9b04      	ldr	r3, [sp, #16]
 8005f50:	eba0 000a 	sub.w	r0, r0, sl
 8005f54:	2240      	movs	r2, #64	@ 0x40
 8005f56:	4082      	lsls	r2, r0
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	3401      	adds	r4, #1
 8005f5c:	9304      	str	r3, [sp, #16]
 8005f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f62:	4829      	ldr	r0, [pc, #164]	@ (8006008 <_vfiprintf_r+0x220>)
 8005f64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005f68:	2206      	movs	r2, #6
 8005f6a:	f7fc fab1 	bl	80024d0 <memchr>
 8005f6e:	2800      	cmp	r0, #0
 8005f70:	d03f      	beq.n	8005ff2 <_vfiprintf_r+0x20a>
 8005f72:	4b26      	ldr	r3, [pc, #152]	@ (800600c <_vfiprintf_r+0x224>)
 8005f74:	bb1b      	cbnz	r3, 8005fbe <_vfiprintf_r+0x1d6>
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	3307      	adds	r3, #7
 8005f7a:	f023 0307 	bic.w	r3, r3, #7
 8005f7e:	3308      	adds	r3, #8
 8005f80:	9303      	str	r3, [sp, #12]
 8005f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f84:	443b      	add	r3, r7
 8005f86:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f88:	e76a      	b.n	8005e60 <_vfiprintf_r+0x78>
 8005f8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f8e:	460c      	mov	r4, r1
 8005f90:	2001      	movs	r0, #1
 8005f92:	e7a8      	b.n	8005ee6 <_vfiprintf_r+0xfe>
 8005f94:	2300      	movs	r3, #0
 8005f96:	3401      	adds	r4, #1
 8005f98:	9305      	str	r3, [sp, #20]
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	f04f 0c0a 	mov.w	ip, #10
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005fa6:	3a30      	subs	r2, #48	@ 0x30
 8005fa8:	2a09      	cmp	r2, #9
 8005faa:	d903      	bls.n	8005fb4 <_vfiprintf_r+0x1cc>
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0c6      	beq.n	8005f3e <_vfiprintf_r+0x156>
 8005fb0:	9105      	str	r1, [sp, #20]
 8005fb2:	e7c4      	b.n	8005f3e <_vfiprintf_r+0x156>
 8005fb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005fb8:	4604      	mov	r4, r0
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e7f0      	b.n	8005fa0 <_vfiprintf_r+0x1b8>
 8005fbe:	ab03      	add	r3, sp, #12
 8005fc0:	9300      	str	r3, [sp, #0]
 8005fc2:	462a      	mov	r2, r5
 8005fc4:	4b12      	ldr	r3, [pc, #72]	@ (8006010 <_vfiprintf_r+0x228>)
 8005fc6:	a904      	add	r1, sp, #16
 8005fc8:	4630      	mov	r0, r6
 8005fca:	f3af 8000 	nop.w
 8005fce:	4607      	mov	r7, r0
 8005fd0:	1c78      	adds	r0, r7, #1
 8005fd2:	d1d6      	bne.n	8005f82 <_vfiprintf_r+0x19a>
 8005fd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fd6:	07d9      	lsls	r1, r3, #31
 8005fd8:	d405      	bmi.n	8005fe6 <_vfiprintf_r+0x1fe>
 8005fda:	89ab      	ldrh	r3, [r5, #12]
 8005fdc:	059a      	lsls	r2, r3, #22
 8005fde:	d402      	bmi.n	8005fe6 <_vfiprintf_r+0x1fe>
 8005fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fe2:	f7ff fdcb 	bl	8005b7c <__retarget_lock_release_recursive>
 8005fe6:	89ab      	ldrh	r3, [r5, #12]
 8005fe8:	065b      	lsls	r3, r3, #25
 8005fea:	f53f af1f 	bmi.w	8005e2c <_vfiprintf_r+0x44>
 8005fee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ff0:	e71e      	b.n	8005e30 <_vfiprintf_r+0x48>
 8005ff2:	ab03      	add	r3, sp, #12
 8005ff4:	9300      	str	r3, [sp, #0]
 8005ff6:	462a      	mov	r2, r5
 8005ff8:	4b05      	ldr	r3, [pc, #20]	@ (8006010 <_vfiprintf_r+0x228>)
 8005ffa:	a904      	add	r1, sp, #16
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	f000 f879 	bl	80060f4 <_printf_i>
 8006002:	e7e4      	b.n	8005fce <_vfiprintf_r+0x1e6>
 8006004:	08006bf0 	.word	0x08006bf0
 8006008:	08006bfa 	.word	0x08006bfa
 800600c:	00000000 	.word	0x00000000
 8006010:	08005dc3 	.word	0x08005dc3
 8006014:	08006bf6 	.word	0x08006bf6

08006018 <_printf_common>:
 8006018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800601c:	4616      	mov	r6, r2
 800601e:	4698      	mov	r8, r3
 8006020:	688a      	ldr	r2, [r1, #8]
 8006022:	690b      	ldr	r3, [r1, #16]
 8006024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006028:	4293      	cmp	r3, r2
 800602a:	bfb8      	it	lt
 800602c:	4613      	movlt	r3, r2
 800602e:	6033      	str	r3, [r6, #0]
 8006030:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006034:	4607      	mov	r7, r0
 8006036:	460c      	mov	r4, r1
 8006038:	b10a      	cbz	r2, 800603e <_printf_common+0x26>
 800603a:	3301      	adds	r3, #1
 800603c:	6033      	str	r3, [r6, #0]
 800603e:	6823      	ldr	r3, [r4, #0]
 8006040:	0699      	lsls	r1, r3, #26
 8006042:	bf42      	ittt	mi
 8006044:	6833      	ldrmi	r3, [r6, #0]
 8006046:	3302      	addmi	r3, #2
 8006048:	6033      	strmi	r3, [r6, #0]
 800604a:	6825      	ldr	r5, [r4, #0]
 800604c:	f015 0506 	ands.w	r5, r5, #6
 8006050:	d106      	bne.n	8006060 <_printf_common+0x48>
 8006052:	f104 0a19 	add.w	sl, r4, #25
 8006056:	68e3      	ldr	r3, [r4, #12]
 8006058:	6832      	ldr	r2, [r6, #0]
 800605a:	1a9b      	subs	r3, r3, r2
 800605c:	42ab      	cmp	r3, r5
 800605e:	dc26      	bgt.n	80060ae <_printf_common+0x96>
 8006060:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006064:	6822      	ldr	r2, [r4, #0]
 8006066:	3b00      	subs	r3, #0
 8006068:	bf18      	it	ne
 800606a:	2301      	movne	r3, #1
 800606c:	0692      	lsls	r2, r2, #26
 800606e:	d42b      	bmi.n	80060c8 <_printf_common+0xb0>
 8006070:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006074:	4641      	mov	r1, r8
 8006076:	4638      	mov	r0, r7
 8006078:	47c8      	blx	r9
 800607a:	3001      	adds	r0, #1
 800607c:	d01e      	beq.n	80060bc <_printf_common+0xa4>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	6922      	ldr	r2, [r4, #16]
 8006082:	f003 0306 	and.w	r3, r3, #6
 8006086:	2b04      	cmp	r3, #4
 8006088:	bf02      	ittt	eq
 800608a:	68e5      	ldreq	r5, [r4, #12]
 800608c:	6833      	ldreq	r3, [r6, #0]
 800608e:	1aed      	subeq	r5, r5, r3
 8006090:	68a3      	ldr	r3, [r4, #8]
 8006092:	bf0c      	ite	eq
 8006094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006098:	2500      	movne	r5, #0
 800609a:	4293      	cmp	r3, r2
 800609c:	bfc4      	itt	gt
 800609e:	1a9b      	subgt	r3, r3, r2
 80060a0:	18ed      	addgt	r5, r5, r3
 80060a2:	2600      	movs	r6, #0
 80060a4:	341a      	adds	r4, #26
 80060a6:	42b5      	cmp	r5, r6
 80060a8:	d11a      	bne.n	80060e0 <_printf_common+0xc8>
 80060aa:	2000      	movs	r0, #0
 80060ac:	e008      	b.n	80060c0 <_printf_common+0xa8>
 80060ae:	2301      	movs	r3, #1
 80060b0:	4652      	mov	r2, sl
 80060b2:	4641      	mov	r1, r8
 80060b4:	4638      	mov	r0, r7
 80060b6:	47c8      	blx	r9
 80060b8:	3001      	adds	r0, #1
 80060ba:	d103      	bne.n	80060c4 <_printf_common+0xac>
 80060bc:	f04f 30ff 	mov.w	r0, #4294967295
 80060c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060c4:	3501      	adds	r5, #1
 80060c6:	e7c6      	b.n	8006056 <_printf_common+0x3e>
 80060c8:	18e1      	adds	r1, r4, r3
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	2030      	movs	r0, #48	@ 0x30
 80060ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80060d2:	4422      	add	r2, r4
 80060d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80060d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80060dc:	3302      	adds	r3, #2
 80060de:	e7c7      	b.n	8006070 <_printf_common+0x58>
 80060e0:	2301      	movs	r3, #1
 80060e2:	4622      	mov	r2, r4
 80060e4:	4641      	mov	r1, r8
 80060e6:	4638      	mov	r0, r7
 80060e8:	47c8      	blx	r9
 80060ea:	3001      	adds	r0, #1
 80060ec:	d0e6      	beq.n	80060bc <_printf_common+0xa4>
 80060ee:	3601      	adds	r6, #1
 80060f0:	e7d9      	b.n	80060a6 <_printf_common+0x8e>
	...

080060f4 <_printf_i>:
 80060f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060f8:	7e0f      	ldrb	r7, [r1, #24]
 80060fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80060fc:	2f78      	cmp	r7, #120	@ 0x78
 80060fe:	4691      	mov	r9, r2
 8006100:	4680      	mov	r8, r0
 8006102:	460c      	mov	r4, r1
 8006104:	469a      	mov	sl, r3
 8006106:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800610a:	d807      	bhi.n	800611c <_printf_i+0x28>
 800610c:	2f62      	cmp	r7, #98	@ 0x62
 800610e:	d80a      	bhi.n	8006126 <_printf_i+0x32>
 8006110:	2f00      	cmp	r7, #0
 8006112:	f000 80d1 	beq.w	80062b8 <_printf_i+0x1c4>
 8006116:	2f58      	cmp	r7, #88	@ 0x58
 8006118:	f000 80b8 	beq.w	800628c <_printf_i+0x198>
 800611c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006120:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006124:	e03a      	b.n	800619c <_printf_i+0xa8>
 8006126:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800612a:	2b15      	cmp	r3, #21
 800612c:	d8f6      	bhi.n	800611c <_printf_i+0x28>
 800612e:	a101      	add	r1, pc, #4	@ (adr r1, 8006134 <_printf_i+0x40>)
 8006130:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006134:	0800618d 	.word	0x0800618d
 8006138:	080061a1 	.word	0x080061a1
 800613c:	0800611d 	.word	0x0800611d
 8006140:	0800611d 	.word	0x0800611d
 8006144:	0800611d 	.word	0x0800611d
 8006148:	0800611d 	.word	0x0800611d
 800614c:	080061a1 	.word	0x080061a1
 8006150:	0800611d 	.word	0x0800611d
 8006154:	0800611d 	.word	0x0800611d
 8006158:	0800611d 	.word	0x0800611d
 800615c:	0800611d 	.word	0x0800611d
 8006160:	0800629f 	.word	0x0800629f
 8006164:	080061cb 	.word	0x080061cb
 8006168:	08006259 	.word	0x08006259
 800616c:	0800611d 	.word	0x0800611d
 8006170:	0800611d 	.word	0x0800611d
 8006174:	080062c1 	.word	0x080062c1
 8006178:	0800611d 	.word	0x0800611d
 800617c:	080061cb 	.word	0x080061cb
 8006180:	0800611d 	.word	0x0800611d
 8006184:	0800611d 	.word	0x0800611d
 8006188:	08006261 	.word	0x08006261
 800618c:	6833      	ldr	r3, [r6, #0]
 800618e:	1d1a      	adds	r2, r3, #4
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6032      	str	r2, [r6, #0]
 8006194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006198:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800619c:	2301      	movs	r3, #1
 800619e:	e09c      	b.n	80062da <_printf_i+0x1e6>
 80061a0:	6833      	ldr	r3, [r6, #0]
 80061a2:	6820      	ldr	r0, [r4, #0]
 80061a4:	1d19      	adds	r1, r3, #4
 80061a6:	6031      	str	r1, [r6, #0]
 80061a8:	0606      	lsls	r6, r0, #24
 80061aa:	d501      	bpl.n	80061b0 <_printf_i+0xbc>
 80061ac:	681d      	ldr	r5, [r3, #0]
 80061ae:	e003      	b.n	80061b8 <_printf_i+0xc4>
 80061b0:	0645      	lsls	r5, r0, #25
 80061b2:	d5fb      	bpl.n	80061ac <_printf_i+0xb8>
 80061b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80061b8:	2d00      	cmp	r5, #0
 80061ba:	da03      	bge.n	80061c4 <_printf_i+0xd0>
 80061bc:	232d      	movs	r3, #45	@ 0x2d
 80061be:	426d      	negs	r5, r5
 80061c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061c4:	4858      	ldr	r0, [pc, #352]	@ (8006328 <_printf_i+0x234>)
 80061c6:	230a      	movs	r3, #10
 80061c8:	e011      	b.n	80061ee <_printf_i+0xfa>
 80061ca:	6821      	ldr	r1, [r4, #0]
 80061cc:	6833      	ldr	r3, [r6, #0]
 80061ce:	0608      	lsls	r0, r1, #24
 80061d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80061d4:	d402      	bmi.n	80061dc <_printf_i+0xe8>
 80061d6:	0649      	lsls	r1, r1, #25
 80061d8:	bf48      	it	mi
 80061da:	b2ad      	uxthmi	r5, r5
 80061dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80061de:	4852      	ldr	r0, [pc, #328]	@ (8006328 <_printf_i+0x234>)
 80061e0:	6033      	str	r3, [r6, #0]
 80061e2:	bf14      	ite	ne
 80061e4:	230a      	movne	r3, #10
 80061e6:	2308      	moveq	r3, #8
 80061e8:	2100      	movs	r1, #0
 80061ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80061ee:	6866      	ldr	r6, [r4, #4]
 80061f0:	60a6      	str	r6, [r4, #8]
 80061f2:	2e00      	cmp	r6, #0
 80061f4:	db05      	blt.n	8006202 <_printf_i+0x10e>
 80061f6:	6821      	ldr	r1, [r4, #0]
 80061f8:	432e      	orrs	r6, r5
 80061fa:	f021 0104 	bic.w	r1, r1, #4
 80061fe:	6021      	str	r1, [r4, #0]
 8006200:	d04b      	beq.n	800629a <_printf_i+0x1a6>
 8006202:	4616      	mov	r6, r2
 8006204:	fbb5 f1f3 	udiv	r1, r5, r3
 8006208:	fb03 5711 	mls	r7, r3, r1, r5
 800620c:	5dc7      	ldrb	r7, [r0, r7]
 800620e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006212:	462f      	mov	r7, r5
 8006214:	42bb      	cmp	r3, r7
 8006216:	460d      	mov	r5, r1
 8006218:	d9f4      	bls.n	8006204 <_printf_i+0x110>
 800621a:	2b08      	cmp	r3, #8
 800621c:	d10b      	bne.n	8006236 <_printf_i+0x142>
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	07df      	lsls	r7, r3, #31
 8006222:	d508      	bpl.n	8006236 <_printf_i+0x142>
 8006224:	6923      	ldr	r3, [r4, #16]
 8006226:	6861      	ldr	r1, [r4, #4]
 8006228:	4299      	cmp	r1, r3
 800622a:	bfde      	ittt	le
 800622c:	2330      	movle	r3, #48	@ 0x30
 800622e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006232:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006236:	1b92      	subs	r2, r2, r6
 8006238:	6122      	str	r2, [r4, #16]
 800623a:	f8cd a000 	str.w	sl, [sp]
 800623e:	464b      	mov	r3, r9
 8006240:	aa03      	add	r2, sp, #12
 8006242:	4621      	mov	r1, r4
 8006244:	4640      	mov	r0, r8
 8006246:	f7ff fee7 	bl	8006018 <_printf_common>
 800624a:	3001      	adds	r0, #1
 800624c:	d14a      	bne.n	80062e4 <_printf_i+0x1f0>
 800624e:	f04f 30ff 	mov.w	r0, #4294967295
 8006252:	b004      	add	sp, #16
 8006254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006258:	6823      	ldr	r3, [r4, #0]
 800625a:	f043 0320 	orr.w	r3, r3, #32
 800625e:	6023      	str	r3, [r4, #0]
 8006260:	4832      	ldr	r0, [pc, #200]	@ (800632c <_printf_i+0x238>)
 8006262:	2778      	movs	r7, #120	@ 0x78
 8006264:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	6831      	ldr	r1, [r6, #0]
 800626c:	061f      	lsls	r7, r3, #24
 800626e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006272:	d402      	bmi.n	800627a <_printf_i+0x186>
 8006274:	065f      	lsls	r7, r3, #25
 8006276:	bf48      	it	mi
 8006278:	b2ad      	uxthmi	r5, r5
 800627a:	6031      	str	r1, [r6, #0]
 800627c:	07d9      	lsls	r1, r3, #31
 800627e:	bf44      	itt	mi
 8006280:	f043 0320 	orrmi.w	r3, r3, #32
 8006284:	6023      	strmi	r3, [r4, #0]
 8006286:	b11d      	cbz	r5, 8006290 <_printf_i+0x19c>
 8006288:	2310      	movs	r3, #16
 800628a:	e7ad      	b.n	80061e8 <_printf_i+0xf4>
 800628c:	4826      	ldr	r0, [pc, #152]	@ (8006328 <_printf_i+0x234>)
 800628e:	e7e9      	b.n	8006264 <_printf_i+0x170>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	f023 0320 	bic.w	r3, r3, #32
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	e7f6      	b.n	8006288 <_printf_i+0x194>
 800629a:	4616      	mov	r6, r2
 800629c:	e7bd      	b.n	800621a <_printf_i+0x126>
 800629e:	6833      	ldr	r3, [r6, #0]
 80062a0:	6825      	ldr	r5, [r4, #0]
 80062a2:	6961      	ldr	r1, [r4, #20]
 80062a4:	1d18      	adds	r0, r3, #4
 80062a6:	6030      	str	r0, [r6, #0]
 80062a8:	062e      	lsls	r6, r5, #24
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	d501      	bpl.n	80062b2 <_printf_i+0x1be>
 80062ae:	6019      	str	r1, [r3, #0]
 80062b0:	e002      	b.n	80062b8 <_printf_i+0x1c4>
 80062b2:	0668      	lsls	r0, r5, #25
 80062b4:	d5fb      	bpl.n	80062ae <_printf_i+0x1ba>
 80062b6:	8019      	strh	r1, [r3, #0]
 80062b8:	2300      	movs	r3, #0
 80062ba:	6123      	str	r3, [r4, #16]
 80062bc:	4616      	mov	r6, r2
 80062be:	e7bc      	b.n	800623a <_printf_i+0x146>
 80062c0:	6833      	ldr	r3, [r6, #0]
 80062c2:	1d1a      	adds	r2, r3, #4
 80062c4:	6032      	str	r2, [r6, #0]
 80062c6:	681e      	ldr	r6, [r3, #0]
 80062c8:	6862      	ldr	r2, [r4, #4]
 80062ca:	2100      	movs	r1, #0
 80062cc:	4630      	mov	r0, r6
 80062ce:	f7fc f8ff 	bl	80024d0 <memchr>
 80062d2:	b108      	cbz	r0, 80062d8 <_printf_i+0x1e4>
 80062d4:	1b80      	subs	r0, r0, r6
 80062d6:	6060      	str	r0, [r4, #4]
 80062d8:	6863      	ldr	r3, [r4, #4]
 80062da:	6123      	str	r3, [r4, #16]
 80062dc:	2300      	movs	r3, #0
 80062de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062e2:	e7aa      	b.n	800623a <_printf_i+0x146>
 80062e4:	6923      	ldr	r3, [r4, #16]
 80062e6:	4632      	mov	r2, r6
 80062e8:	4649      	mov	r1, r9
 80062ea:	4640      	mov	r0, r8
 80062ec:	47d0      	blx	sl
 80062ee:	3001      	adds	r0, #1
 80062f0:	d0ad      	beq.n	800624e <_printf_i+0x15a>
 80062f2:	6823      	ldr	r3, [r4, #0]
 80062f4:	079b      	lsls	r3, r3, #30
 80062f6:	d413      	bmi.n	8006320 <_printf_i+0x22c>
 80062f8:	68e0      	ldr	r0, [r4, #12]
 80062fa:	9b03      	ldr	r3, [sp, #12]
 80062fc:	4298      	cmp	r0, r3
 80062fe:	bfb8      	it	lt
 8006300:	4618      	movlt	r0, r3
 8006302:	e7a6      	b.n	8006252 <_printf_i+0x15e>
 8006304:	2301      	movs	r3, #1
 8006306:	4632      	mov	r2, r6
 8006308:	4649      	mov	r1, r9
 800630a:	4640      	mov	r0, r8
 800630c:	47d0      	blx	sl
 800630e:	3001      	adds	r0, #1
 8006310:	d09d      	beq.n	800624e <_printf_i+0x15a>
 8006312:	3501      	adds	r5, #1
 8006314:	68e3      	ldr	r3, [r4, #12]
 8006316:	9903      	ldr	r1, [sp, #12]
 8006318:	1a5b      	subs	r3, r3, r1
 800631a:	42ab      	cmp	r3, r5
 800631c:	dcf2      	bgt.n	8006304 <_printf_i+0x210>
 800631e:	e7eb      	b.n	80062f8 <_printf_i+0x204>
 8006320:	2500      	movs	r5, #0
 8006322:	f104 0619 	add.w	r6, r4, #25
 8006326:	e7f5      	b.n	8006314 <_printf_i+0x220>
 8006328:	08006c01 	.word	0x08006c01
 800632c:	08006c12 	.word	0x08006c12

08006330 <__sflush_r>:
 8006330:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006338:	0716      	lsls	r6, r2, #28
 800633a:	4605      	mov	r5, r0
 800633c:	460c      	mov	r4, r1
 800633e:	d454      	bmi.n	80063ea <__sflush_r+0xba>
 8006340:	684b      	ldr	r3, [r1, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	dc02      	bgt.n	800634c <__sflush_r+0x1c>
 8006346:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006348:	2b00      	cmp	r3, #0
 800634a:	dd48      	ble.n	80063de <__sflush_r+0xae>
 800634c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800634e:	2e00      	cmp	r6, #0
 8006350:	d045      	beq.n	80063de <__sflush_r+0xae>
 8006352:	2300      	movs	r3, #0
 8006354:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006358:	682f      	ldr	r7, [r5, #0]
 800635a:	6a21      	ldr	r1, [r4, #32]
 800635c:	602b      	str	r3, [r5, #0]
 800635e:	d030      	beq.n	80063c2 <__sflush_r+0x92>
 8006360:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006362:	89a3      	ldrh	r3, [r4, #12]
 8006364:	0759      	lsls	r1, r3, #29
 8006366:	d505      	bpl.n	8006374 <__sflush_r+0x44>
 8006368:	6863      	ldr	r3, [r4, #4]
 800636a:	1ad2      	subs	r2, r2, r3
 800636c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800636e:	b10b      	cbz	r3, 8006374 <__sflush_r+0x44>
 8006370:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006372:	1ad2      	subs	r2, r2, r3
 8006374:	2300      	movs	r3, #0
 8006376:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006378:	6a21      	ldr	r1, [r4, #32]
 800637a:	4628      	mov	r0, r5
 800637c:	47b0      	blx	r6
 800637e:	1c43      	adds	r3, r0, #1
 8006380:	89a3      	ldrh	r3, [r4, #12]
 8006382:	d106      	bne.n	8006392 <__sflush_r+0x62>
 8006384:	6829      	ldr	r1, [r5, #0]
 8006386:	291d      	cmp	r1, #29
 8006388:	d82b      	bhi.n	80063e2 <__sflush_r+0xb2>
 800638a:	4a2a      	ldr	r2, [pc, #168]	@ (8006434 <__sflush_r+0x104>)
 800638c:	40ca      	lsrs	r2, r1
 800638e:	07d6      	lsls	r6, r2, #31
 8006390:	d527      	bpl.n	80063e2 <__sflush_r+0xb2>
 8006392:	2200      	movs	r2, #0
 8006394:	6062      	str	r2, [r4, #4]
 8006396:	04d9      	lsls	r1, r3, #19
 8006398:	6922      	ldr	r2, [r4, #16]
 800639a:	6022      	str	r2, [r4, #0]
 800639c:	d504      	bpl.n	80063a8 <__sflush_r+0x78>
 800639e:	1c42      	adds	r2, r0, #1
 80063a0:	d101      	bne.n	80063a6 <__sflush_r+0x76>
 80063a2:	682b      	ldr	r3, [r5, #0]
 80063a4:	b903      	cbnz	r3, 80063a8 <__sflush_r+0x78>
 80063a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80063a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063aa:	602f      	str	r7, [r5, #0]
 80063ac:	b1b9      	cbz	r1, 80063de <__sflush_r+0xae>
 80063ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d002      	beq.n	80063bc <__sflush_r+0x8c>
 80063b6:	4628      	mov	r0, r5
 80063b8:	f7ff fbf4 	bl	8005ba4 <_free_r>
 80063bc:	2300      	movs	r3, #0
 80063be:	6363      	str	r3, [r4, #52]	@ 0x34
 80063c0:	e00d      	b.n	80063de <__sflush_r+0xae>
 80063c2:	2301      	movs	r3, #1
 80063c4:	4628      	mov	r0, r5
 80063c6:	47b0      	blx	r6
 80063c8:	4602      	mov	r2, r0
 80063ca:	1c50      	adds	r0, r2, #1
 80063cc:	d1c9      	bne.n	8006362 <__sflush_r+0x32>
 80063ce:	682b      	ldr	r3, [r5, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0c6      	beq.n	8006362 <__sflush_r+0x32>
 80063d4:	2b1d      	cmp	r3, #29
 80063d6:	d001      	beq.n	80063dc <__sflush_r+0xac>
 80063d8:	2b16      	cmp	r3, #22
 80063da:	d11e      	bne.n	800641a <__sflush_r+0xea>
 80063dc:	602f      	str	r7, [r5, #0]
 80063de:	2000      	movs	r0, #0
 80063e0:	e022      	b.n	8006428 <__sflush_r+0xf8>
 80063e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063e6:	b21b      	sxth	r3, r3
 80063e8:	e01b      	b.n	8006422 <__sflush_r+0xf2>
 80063ea:	690f      	ldr	r7, [r1, #16]
 80063ec:	2f00      	cmp	r7, #0
 80063ee:	d0f6      	beq.n	80063de <__sflush_r+0xae>
 80063f0:	0793      	lsls	r3, r2, #30
 80063f2:	680e      	ldr	r6, [r1, #0]
 80063f4:	bf08      	it	eq
 80063f6:	694b      	ldreq	r3, [r1, #20]
 80063f8:	600f      	str	r7, [r1, #0]
 80063fa:	bf18      	it	ne
 80063fc:	2300      	movne	r3, #0
 80063fe:	eba6 0807 	sub.w	r8, r6, r7
 8006402:	608b      	str	r3, [r1, #8]
 8006404:	f1b8 0f00 	cmp.w	r8, #0
 8006408:	dde9      	ble.n	80063de <__sflush_r+0xae>
 800640a:	6a21      	ldr	r1, [r4, #32]
 800640c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800640e:	4643      	mov	r3, r8
 8006410:	463a      	mov	r2, r7
 8006412:	4628      	mov	r0, r5
 8006414:	47b0      	blx	r6
 8006416:	2800      	cmp	r0, #0
 8006418:	dc08      	bgt.n	800642c <__sflush_r+0xfc>
 800641a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800641e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006422:	81a3      	strh	r3, [r4, #12]
 8006424:	f04f 30ff 	mov.w	r0, #4294967295
 8006428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800642c:	4407      	add	r7, r0
 800642e:	eba8 0800 	sub.w	r8, r8, r0
 8006432:	e7e7      	b.n	8006404 <__sflush_r+0xd4>
 8006434:	20400001 	.word	0x20400001

08006438 <_fflush_r>:
 8006438:	b538      	push	{r3, r4, r5, lr}
 800643a:	690b      	ldr	r3, [r1, #16]
 800643c:	4605      	mov	r5, r0
 800643e:	460c      	mov	r4, r1
 8006440:	b913      	cbnz	r3, 8006448 <_fflush_r+0x10>
 8006442:	2500      	movs	r5, #0
 8006444:	4628      	mov	r0, r5
 8006446:	bd38      	pop	{r3, r4, r5, pc}
 8006448:	b118      	cbz	r0, 8006452 <_fflush_r+0x1a>
 800644a:	6a03      	ldr	r3, [r0, #32]
 800644c:	b90b      	cbnz	r3, 8006452 <_fflush_r+0x1a>
 800644e:	f7ff f983 	bl	8005758 <__sinit>
 8006452:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d0f3      	beq.n	8006442 <_fflush_r+0xa>
 800645a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800645c:	07d0      	lsls	r0, r2, #31
 800645e:	d404      	bmi.n	800646a <_fflush_r+0x32>
 8006460:	0599      	lsls	r1, r3, #22
 8006462:	d402      	bmi.n	800646a <_fflush_r+0x32>
 8006464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006466:	f7ff fb88 	bl	8005b7a <__retarget_lock_acquire_recursive>
 800646a:	4628      	mov	r0, r5
 800646c:	4621      	mov	r1, r4
 800646e:	f7ff ff5f 	bl	8006330 <__sflush_r>
 8006472:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006474:	07da      	lsls	r2, r3, #31
 8006476:	4605      	mov	r5, r0
 8006478:	d4e4      	bmi.n	8006444 <_fflush_r+0xc>
 800647a:	89a3      	ldrh	r3, [r4, #12]
 800647c:	059b      	lsls	r3, r3, #22
 800647e:	d4e1      	bmi.n	8006444 <_fflush_r+0xc>
 8006480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006482:	f7ff fb7b 	bl	8005b7c <__retarget_lock_release_recursive>
 8006486:	e7dd      	b.n	8006444 <_fflush_r+0xc>

08006488 <__swhatbuf_r>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	460c      	mov	r4, r1
 800648c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006490:	2900      	cmp	r1, #0
 8006492:	b096      	sub	sp, #88	@ 0x58
 8006494:	4615      	mov	r5, r2
 8006496:	461e      	mov	r6, r3
 8006498:	da0d      	bge.n	80064b6 <__swhatbuf_r+0x2e>
 800649a:	89a3      	ldrh	r3, [r4, #12]
 800649c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064a0:	f04f 0100 	mov.w	r1, #0
 80064a4:	bf14      	ite	ne
 80064a6:	2340      	movne	r3, #64	@ 0x40
 80064a8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064ac:	2000      	movs	r0, #0
 80064ae:	6031      	str	r1, [r6, #0]
 80064b0:	602b      	str	r3, [r5, #0]
 80064b2:	b016      	add	sp, #88	@ 0x58
 80064b4:	bd70      	pop	{r4, r5, r6, pc}
 80064b6:	466a      	mov	r2, sp
 80064b8:	f000 f848 	bl	800654c <_fstat_r>
 80064bc:	2800      	cmp	r0, #0
 80064be:	dbec      	blt.n	800649a <__swhatbuf_r+0x12>
 80064c0:	9901      	ldr	r1, [sp, #4]
 80064c2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80064c6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064ca:	4259      	negs	r1, r3
 80064cc:	4159      	adcs	r1, r3
 80064ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064d2:	e7eb      	b.n	80064ac <__swhatbuf_r+0x24>

080064d4 <__smakebuf_r>:
 80064d4:	898b      	ldrh	r3, [r1, #12]
 80064d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064d8:	079d      	lsls	r5, r3, #30
 80064da:	4606      	mov	r6, r0
 80064dc:	460c      	mov	r4, r1
 80064de:	d507      	bpl.n	80064f0 <__smakebuf_r+0x1c>
 80064e0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80064e4:	6023      	str	r3, [r4, #0]
 80064e6:	6123      	str	r3, [r4, #16]
 80064e8:	2301      	movs	r3, #1
 80064ea:	6163      	str	r3, [r4, #20]
 80064ec:	b003      	add	sp, #12
 80064ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064f0:	ab01      	add	r3, sp, #4
 80064f2:	466a      	mov	r2, sp
 80064f4:	f7ff ffc8 	bl	8006488 <__swhatbuf_r>
 80064f8:	9f00      	ldr	r7, [sp, #0]
 80064fa:	4605      	mov	r5, r0
 80064fc:	4639      	mov	r1, r7
 80064fe:	4630      	mov	r0, r6
 8006500:	f7ff fbbc 	bl	8005c7c <_malloc_r>
 8006504:	b948      	cbnz	r0, 800651a <__smakebuf_r+0x46>
 8006506:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800650a:	059a      	lsls	r2, r3, #22
 800650c:	d4ee      	bmi.n	80064ec <__smakebuf_r+0x18>
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	f043 0302 	orr.w	r3, r3, #2
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	e7e2      	b.n	80064e0 <__smakebuf_r+0xc>
 800651a:	89a3      	ldrh	r3, [r4, #12]
 800651c:	6020      	str	r0, [r4, #0]
 800651e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006522:	81a3      	strh	r3, [r4, #12]
 8006524:	9b01      	ldr	r3, [sp, #4]
 8006526:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800652a:	b15b      	cbz	r3, 8006544 <__smakebuf_r+0x70>
 800652c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006530:	4630      	mov	r0, r6
 8006532:	f000 f81d 	bl	8006570 <_isatty_r>
 8006536:	b128      	cbz	r0, 8006544 <__smakebuf_r+0x70>
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	f023 0303 	bic.w	r3, r3, #3
 800653e:	f043 0301 	orr.w	r3, r3, #1
 8006542:	81a3      	strh	r3, [r4, #12]
 8006544:	89a3      	ldrh	r3, [r4, #12]
 8006546:	431d      	orrs	r5, r3
 8006548:	81a5      	strh	r5, [r4, #12]
 800654a:	e7cf      	b.n	80064ec <__smakebuf_r+0x18>

0800654c <_fstat_r>:
 800654c:	b538      	push	{r3, r4, r5, lr}
 800654e:	4d07      	ldr	r5, [pc, #28]	@ (800656c <_fstat_r+0x20>)
 8006550:	2300      	movs	r3, #0
 8006552:	4604      	mov	r4, r0
 8006554:	4608      	mov	r0, r1
 8006556:	4611      	mov	r1, r2
 8006558:	602b      	str	r3, [r5, #0]
 800655a:	f7fc ff02 	bl	8003362 <_fstat>
 800655e:	1c43      	adds	r3, r0, #1
 8006560:	d102      	bne.n	8006568 <_fstat_r+0x1c>
 8006562:	682b      	ldr	r3, [r5, #0]
 8006564:	b103      	cbz	r3, 8006568 <_fstat_r+0x1c>
 8006566:	6023      	str	r3, [r4, #0]
 8006568:	bd38      	pop	{r3, r4, r5, pc}
 800656a:	bf00      	nop
 800656c:	20000428 	.word	0x20000428

08006570 <_isatty_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d06      	ldr	r5, [pc, #24]	@ (800658c <_isatty_r+0x1c>)
 8006574:	2300      	movs	r3, #0
 8006576:	4604      	mov	r4, r0
 8006578:	4608      	mov	r0, r1
 800657a:	602b      	str	r3, [r5, #0]
 800657c:	f7fc ff01 	bl	8003382 <_isatty>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	d102      	bne.n	800658a <_isatty_r+0x1a>
 8006584:	682b      	ldr	r3, [r5, #0]
 8006586:	b103      	cbz	r3, 800658a <_isatty_r+0x1a>
 8006588:	6023      	str	r3, [r4, #0]
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	20000428 	.word	0x20000428

08006590 <_sbrk_r>:
 8006590:	b538      	push	{r3, r4, r5, lr}
 8006592:	4d06      	ldr	r5, [pc, #24]	@ (80065ac <_sbrk_r+0x1c>)
 8006594:	2300      	movs	r3, #0
 8006596:	4604      	mov	r4, r0
 8006598:	4608      	mov	r0, r1
 800659a:	602b      	str	r3, [r5, #0]
 800659c:	f7fc ff0a 	bl	80033b4 <_sbrk>
 80065a0:	1c43      	adds	r3, r0, #1
 80065a2:	d102      	bne.n	80065aa <_sbrk_r+0x1a>
 80065a4:	682b      	ldr	r3, [r5, #0]
 80065a6:	b103      	cbz	r3, 80065aa <_sbrk_r+0x1a>
 80065a8:	6023      	str	r3, [r4, #0]
 80065aa:	bd38      	pop	{r3, r4, r5, pc}
 80065ac:	20000428 	.word	0x20000428

080065b0 <_init>:
 80065b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065b2:	bf00      	nop
 80065b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b6:	bc08      	pop	{r3}
 80065b8:	469e      	mov	lr, r3
 80065ba:	4770      	bx	lr

080065bc <_fini>:
 80065bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065be:	bf00      	nop
 80065c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065c2:	bc08      	pop	{r3}
 80065c4:	469e      	mov	lr, r3
 80065c6:	4770      	bx	lr
