--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 85 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14545159 paths analyzed, 2912 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.027ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_1/DOUT_0 (SLICE_X24Y9.D5), 1813135 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.984ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.322 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X24Y9.D5       net (fanout=3)        0.717   XLXI_55/XLXI_1/DINT<0>
    SLICE_X24Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.984ns (4.092ns logic, 7.892ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.967ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.322 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.BX       net (fanout=2)        1.142   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Taxc                  0.376   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X24Y9.D5       net (fanout=3)        0.717   XLXI_55/XLXI_1/DINT<0>
    SLICE_X24Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.967ns (3.818ns logic, 8.149ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_1/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.950ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.322 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_1/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.A5       net (fanout=8)        0.496   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Topcya                0.474   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<4>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X24Y9.D5       net (fanout=3)        0.717   XLXI_55/XLXI_1/DINT<0>
    SLICE_X24Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_1/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.950ns (4.318ns logic, 7.632ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (SLICE_X28Y9.D3), 1813135 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.883ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.298 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X28Y9.D3       net (fanout=3)        0.616   XLXI_55/XLXI_1/DINT<0>
    SLICE_X28Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.883ns (4.092ns logic, 7.791ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.866ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.298 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.BX       net (fanout=2)        1.142   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Taxc                  0.376   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X28Y9.D3       net (fanout=3)        0.616   XLXI_55/XLXI_1/DINT<0>
    SLICE_X28Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.866ns (3.818ns logic, 8.048ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.849ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.298 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.A5       net (fanout=8)        0.496   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Topcya                0.474   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<4>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X28Y9.D3       net (fanout=3)        0.616   XLXI_55/XLXI_1/DINT<0>
    SLICE_X28Y9.CLK      Tas                   0.328   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<0>
                                                       XLXI_55/XLXI_1/DINT<0>_rt
                                                       XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.849ns (4.318ns logic, 7.531ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_26/DOUT_0 (SLICE_X25Y10.AX), 1813135 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.510ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.324 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X25Y10.AX      net (fanout=3)        0.457   XLXI_55/XLXI_1/DINT<0>
    SLICE_X25Y10.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.510ns (3.878ns logic, 7.632ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.493ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.324 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.AX       net (fanout=8)        0.756   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Taxcy                 0.248   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.BX       net (fanout=2)        1.142   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Taxc                  0.376   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X25Y10.AX      net (fanout=3)        0.457   XLXI_55/XLXI_1/DINT<0>
    SLICE_X25Y10.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.493ns (3.604ns logic, 7.889ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_26/DOUT_0 (FF)
  Requirement:          11.764ns
  Data Path Delay:      11.476ns (Levels of Logic = 11)
  Clock Path Skew:      -0.006ns (0.324 - 0.330)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 11.764ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5 to XLXI_55/XLXI_1/XLXI_26/DOUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y5.CQ       Tcko                  0.430   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
                                                       XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.B2       net (fanout=31)       1.009   XLXI_55/XLXI_2/XLXI_1/state_FSM_FFd5
    SLICE_X29Y4.BMUX     Tilo                  0.337   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_107/JALR<4>1
    SLICE_X29Y4.D6       net (fanout=24)       0.714   XLXI_55/XLXI_1/JALR
    SLICE_X29Y4.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O_SW0
    SLICE_X29Y4.C6       net (fanout=1)        0.143   XLXI_55/XLXI_1/XLXI_302/N01
    SLICE_X29Y4.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_302/N01
                                                       XLXI_55/XLXI_1/XLXI_302/O
    SLICE_X27Y8.B4       net (fanout=32)       0.942   XLXI_55/XLXI_1/S1SEL<0>
    SLICE_X27Y8.B        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_26/DOUT<20>
                                                       XLXI_55/XLXI_1/XLXI_5/Mmux_O131
    SLICE_X26Y7.A5       net (fanout=8)        0.496   XLXI_55/XLXI_1/S1<20>
    SLICE_X26Y7.COUT     Topcya                0.474   XLXI_23/u3/int_DO<19>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_lut<4>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.CIN      net (fanout=1)        0.082   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<7>
    SLICE_X26Y8.BMUX     Tcinb                 0.310   XLXI_55/XLXI_1/XLXI_1/DOUT<25>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_A_rs_cy<11>
    SLICE_X30Y7.B6       net (fanout=2)        0.885   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_A<9>
    SLICE_X30Y7.CMUX     Topbc                 0.650   XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_lut<9>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_46/XLXI_26/Mmux_adsu_p.adsu_tmp_rs_cy<11>
    SLICE_X28Y6.C3       net (fanout=2)        0.901   XLXI_55/XLXI_1/XLXI_288/XLXI_46/S2<10>
    SLICE_X28Y6.C        Tilo                  0.235   XLXI_55/XLXI_1/XLXI_26/DOUT<17>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1_SW1
    SLICE_X25Y8.C6       net (fanout=1)        0.662   N136
    SLICE_X25Y8.C        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>4
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>1
    SLICE_X25Y9.D1       net (fanout=1)        0.715   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>
    SLICE_X25Y9.D        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero<31>7
    SLICE_X25Y9.A3       net (fanout=2)        0.366   XLXI_55/XLXI_1/XLXI_288/XLXI_71/bZero
    SLICE_X25Y9.A        Tilo                  0.259   XLXI_55/XLXI_1/XLXI_16/XLXI_14/DOUT<3>
                                                       XLXI_55/XLXI_1/XLXI_25/Mmux_O114
    SLICE_X25Y10.AX      net (fanout=3)        0.457   XLXI_55/XLXI_1/DINT<0>
    SLICE_X25Y10.CLK     Tdick                 0.114   XLXI_55/XLXI_1/XLXI_26/DOUT<0>
                                                       XLXI_55/XLXI_1/XLXI_26/DOUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.476ns (4.104ns logic, 7.372ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 85 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram01/O1 (SLICE_X34Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_55/XLXI_1/XLXI_1/DOUT_9 (FF)
  Destination:          XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram01/O1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.042 - 0.039)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_55/XLXI_1/XLXI_1/DOUT_9 to XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram01/O1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y3.BQ       Tcko                  0.234   XLXI_55/XLXI_1/XLXI_1/DOUT<11>
                                                       XLXI_55/XLXI_1/XLXI_1/DOUT_9
    SLICE_X34Y2.CX       net (fanout=3)        0.236   XLXI_55/XLXI_1/XLXI_1/DOUT<9>
    SLICE_X34Y2.CLK      Tdh         (-Th)     0.098   XLXI_55/XLXI_1/XLXI_3/DOUT<8>
                                                       XLXI_55/XLXI_1/XLXI_2/XLXI_1/ram01/O1
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.136ns logic, 0.236ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/u2/step_en_l_s (SLICE_X32Y18.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u2/Ready_clk_i_s (FF)
  Destination:          XLXI_23/u2/step_en_l_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u2/Ready_clk_i_s to XLXI_23/u2/step_en_l_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y18.CQ      Tcko                  0.200   XLXI_23/u2/Ready_clk_i_s
                                                       XLXI_23/u2/Ready_clk_i_s
    SLICE_X32Y18.C5      net (fanout=4)        0.070   XLXI_23/u2/Ready_clk_i_s
    SLICE_X32Y18.CLK     Tah         (-Th)    -0.121   XLXI_23/u2/Ready_clk_i_s
                                                       XLXI_23/u2/step_en_l_s_rstpot
                                                       XLXI_23/u2/step_en_l_s
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/u4/u0/UCtrlSync/sync_r_2 (SLICE_X23Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_23/u4/u0/UCtrlSync/sync_r_1 (FF)
  Destination:          XLXI_23/u4/u0/UCtrlSync/sync_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_23/u4/u0/UCtrlSync/sync_r_1 to XLXI_23/u4/u0/UCtrlSync/sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y20.AQ      Tcko                  0.198   XLXI_23/u4/u0/UCtrlSync/sync_r<2>
                                                       XLXI_23/u4/u0/UCtrlSync/sync_r_1
    SLICE_X23Y20.BX      net (fanout=1)        0.142   XLXI_23/u4/u0/UCtrlSync/sync_r<1>
    SLICE_X23Y20.CLK     Tckdi       (-Th)    -0.059   XLXI_23/u4/u0/UCtrlSync/sync_r<2>
                                                       XLXI_23/u4/u0/UCtrlSync/sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 85 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.098ns (period - min period limit)
  Period: 11.764ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 10.507ns (period - min period limit)
  Period: 11.764ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_55/XLXI_1/XLXI_4/DOUT<10>/CLK
  Logical resource: XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram11/O6/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 10.507ns (period - min period limit)
  Period: 11.764ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_55/XLXI_1/XLXI_4/DOUT<10>/CLK
  Logical resource: XLXI_55/XLXI_1/XLXI_2/XLXI_2/ram01/O5/CLK
  Location pin: SLICE_X18Y3.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |   12.027|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 449  (Setup/Max: 449, Hold: 0)

Constraints cover 14545159 paths, 0 nets, and 4786 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 11 13:15:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4618 MB



