#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 20 11:28:39 2024
# Process ID: 1471696
# Current directory: /home/shahamz/FinalProject/user_srcs
# Command line: vivado
# Log file: /home/shahamz/FinalProject/user_srcs/vivado.log
# Journal file: /home/shahamz/FinalProject/user_srcs/vivado.jou
# Running On: G-P-SHAHAMZ-LW, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 33300 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/boards/board_files/deprecated/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/shahamz/tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 6632.344 ; gain = 238.484 ; free physical = 15719 ; free virtual = 24553
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
Reading block design file </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - a1bit1
Adding component instance block -- xilinx.com:module_ref:jesd204c_0_sig_chk:1.0 - jesd204c_0_sig_chk
Adding component instance block -- xilinx.com:module_ref:jesd204c_0_tl_demap:1.0 - jesd204c_0_tl_demap
Adding component instance block -- xilinx.com:module_ref:jesd204c_0_sig_gen:1.0 - jesd204c_0_sig_gen
Adding component instance block -- xilinx.com:module_ref:jesd204c_0_tl_map:1.0 - jesd204c_0_tl_map
Adding component instance block -- xilinx.com:ip:jesd204_phy:4.0 - jesd204c_0_phy
INFO: txoutclk frequency set to: 200000000.000 Hz. Line rate = 8.00 Gbps Ratio = linerate / 40.0
INFO: rxoutclk frequency set to: 200000000.000 Hz. Line rate = 8.00 Gbps Ratio = linerate / 40.0
Adding component instance block -- xilinx.com:ip:jesd204c:4.2 - jesd204c_rx
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c cellName: /jesd204c_block/jesd204c_rx 
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c gt type GTHE4
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c is tx 0
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c is 64b 0
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c num lanes 1
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c line_rate 8.00
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c gt_refclk_freq 200
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c pll_sel 0
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_rx In post_config_ip of jesd204c is versal 0
Adding component instance block -- xilinx.com:ip:jesd204c:4.2 - jesd204c_tx
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c cellName: /jesd204c_block/jesd204c_tx 
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c gt type GTHE4
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c is tx 1
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c is 64b 0
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c num lanes 1
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c line_rate 8.00
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c gt_refclk_freq 200
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c pll_sel 0
INFO: [xilinx.com:ip:jesd204c:4.2-1] /jesd204c_block/jesd204c_tx In post_config_ip of jesd204c is versal 0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_4
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_3
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:module_ref:IBUFDS_GTE4_i:1.0 - IBUFDS_GTE4_i_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_zero
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <ADDA> from block design file </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd>
update_compile_order -fileset sources_1
regenerate_bd_layout
set_property location {-107 25} [get_bd_ports ADC_CLK_FMC_P]
undo
INFO: [Common 17-17] undo 'set_property location {-107 25} [get_bd_ports ADC_CLK_FMC_P]'
delete_bd_objs [get_bd_nets CLK_125_P_1] [get_bd_nets CLK_125_N_1]
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/clk_buff_hier_0/refclk_pad_p
/clk_buff_hier_0/refclk_pad_n

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_ports refclk_pad_tx_n] [get_bd_pins clk_buff_hier_0/refclk_pad_n]
connect_bd_net [get_bd_ports refclk_pad_tx_p] [get_bd_pins clk_buff_hier_0/refclk_pad_p]
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.403 MB.
[Wed Mar 20 11:55:18 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 11:55:18 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 8975.672 ; gain = 232.609 ; free physical = 14914 ; free virtual = 23757
open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9709.953 ; gain = 0.000 ; free physical = 14117 ; free virtual = 22977
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10004.309 ; gain = 46.992 ; free physical = 13739 ; free virtual = 22586
Restored from archive | CPU: 1.060000 secs | Memory: 10.954681 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 10004.309 ; gain = 46.992 ; free physical = 13739 ; free virtual = 22586
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10345.277 ; gain = 0.000 ; free physical = 13362 ; free virtual = 22210
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 43 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 10524.277 ; gain = 1548.605 ; free physical = 13189 ; free virtual = 22065
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu7ev-ffvc1156-2-e
Top: ADDA_wrapper
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 11729.121 ; gain = 0.000 ; free physical = 12470 ; free virtual = 21326
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADDA_wrapper' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ADDA' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:19]
INFO: [Synth 8-6157] synthesizing module 'ADDA_axi_interconnect_0_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:664]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HNR3SN' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2162]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HNR3SN' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2162]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PN5F9D' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2294]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PN5F9D' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2294]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_8W1OII' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2426]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_8W1OII' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2426]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GG338S' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GG338S' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2551]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_25GYBM' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2683]
INFO: [Synth 8-6157] synthesizing module 'ADDA_auto_pc_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_auto_pc_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_25GYBM' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2683]
INFO: [Synth 8-6157] synthesizing module 'ADDA_xbar_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_xbar_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ADDA_xbar_1' is unconnected for instance 'xbar' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1413]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ADDA_xbar_1' is unconnected for instance 'xbar' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1413]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ADDA_xbar_1' has 40 connections declared, but only 38 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1413]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_axi_interconnect_0_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:664]
INFO: [Synth 8-6157] synthesizing module 'ADDA_axi_quad_spi_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_axi_quad_spi_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'ADDA_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:464]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'ADDA_axi_quad_spi_0_0' has 33 connections declared, but only 32 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:464]
INFO: [Synth 8-6157] synthesizing module 'clk_buff_hier_0_imp_1468Z3K' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1454]
INFO: [Synth 8-6157] synthesizing module 'ADDA_IBUFDS_GTE4_i_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_IBUFDS_GTE4_i_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'i_O' of module 'ADDA_IBUFDS_GTE4_i_0_0' is unconnected for instance 'IBUFDS_GTE4_i_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1507]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE4_i_0' of module 'ADDA_IBUFDS_GTE4_i_0_0' has 5 connections declared, but only 4 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1507]
INFO: [Synth 8-6157] synthesizing module 'ADDA_xlconstant_0_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xlconstant_0_0/synth/ADDA_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_xlconstant_0_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xlconstant_0_0/synth/ADDA_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADDA_proc_sys_reset_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_proc_sys_reset_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1514]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1514]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1514]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1514]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ADDA_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1514]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_2_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_2_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_3_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_3_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_4_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_4_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_buff_hier_0_imp_1468Z3K' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1454]
WARNING: [Synth 8-7071] port 'BUFG_O1' of module 'clk_buff_hier_0_imp_1468Z3K' is unconnected for instance 'clk_buff_hier_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:499]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'clk_buff_hier_0_imp_1468Z3K' is unconnected for instance 'clk_buff_hier_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:499]
WARNING: [Synth 8-7023] instance 'clk_buff_hier_0' of module 'clk_buff_hier_0_imp_1468Z3K' has 12 connections declared, but only 10 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:499]
INFO: [Synth 8-6157] synthesizing module 'data_check_hier_0_imp_2ZSCFN' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1536]
INFO: [Synth 8-6157] synthesizing module 'ADDA_a1bit1_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_a1bit1_0/synth/ADDA_a1bit1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_a1bit1_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_a1bit1_0/synth/ADDA_a1bit1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_sig_chk_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_chk_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_sig_chk_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_chk_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_tl_demap_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_demap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_tl_demap_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_demap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'data_check_hier_0_imp_2ZSCFN' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1536]
INFO: [Synth 8-6157] synthesizing module 'data_gen_hier_0_imp_AG3270' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1628]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_sig_gen_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_sig_gen_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_tl_map_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_map_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_tl_map_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_map_0_stub.v:5]
WARNING: [Synth 8-7071] port 'tx_tvalid' of module 'ADDA_jesd204c_0_tl_map_0' is unconnected for instance 'jesd204c_0_tl_map' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1675]
WARNING: [Synth 8-7023] instance 'jesd204c_0_tl_map' of module 'ADDA_jesd204c_0_tl_map_0' has 9 connections declared, but only 8 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1675]
INFO: [Synth 8-6155] done synthesizing module 'data_gen_hier_0_imp_AG3270' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1628]
INFO: [Synth 8-6157] synthesizing module 'jesd204c_block_imp_DXJPF' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1686]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_phy_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_phy_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_phy_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_phy_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gt_cplllock' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_txresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_rxresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_rxprbserr' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_eyescandataerror' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_txbufstatus' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_rxpmaresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_rxcommadet' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_rxbufstatus' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_dmonitorout' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'gt_powergood' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'txoutclk' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7071] port 'rxoutclk' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
WARNING: [Synth 8-7023] instance 'jesd204c_0_phy' of module 'ADDA_jesd204c_0_phy_0' has 72 connections declared, but only 59 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2025]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_rx_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_rx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_rx_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_rx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_tx_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_tx_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_tx_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gt0_txheader' of module 'ADDA_jesd204c_tx_0' is unconnected for instance 'jesd204c_tx' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2126]
WARNING: [Synth 8-7023] instance 'jesd204c_tx' of module 'ADDA_jesd204c_tx_0' has 34 connections declared, but only 33 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2126]
INFO: [Synth 8-6155] done synthesizing module 'jesd204c_block_imp_DXJPF' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1686]
INFO: [Synth 8-6157] synthesizing module 'ADDA_proc_sys_reset_0_2' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_proc_sys_reset_0_2' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:612]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:612]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:612]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ADDA_proc_sys_reset_0_2' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:612]
INFO: [Synth 8-6157] synthesizing module 'ADDA_zynq_ultra_ps_e_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_zynq_ultra_ps_e_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:620]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:620]
WARNING: [Synth 8-7071] port 'ps_pl_irq_gpio' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:620]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ADDA_zynq_ultra_ps_e_0_0' has 44 connections declared, but only 41 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:620]
INFO: [Synth 8-6155] done synthesizing module 'ADDA' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:19]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_wrapper' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v:12]
WARNING: [Synth 8-3848] Net ADC_SYNC_N in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:84]
WARNING: [Synth 8-3848] Net ADC_SYNC_P in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:85]
WARNING: [Synth 8-3848] Net FMC_ADC_SPI_CSB in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:96]
WARNING: [Synth 8-3848] Net FMC_DAC_RESET in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:98]
WARNING: [Synth 8-3848] Net FMC_DAC_SPI_CSB in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:99]
WARNING: [Synth 8-3848] Net FMC_DAC_TXEN in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:100]
WARNING: [Synth 8-3848] Net FMC_SERDIN3_P in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:105]
WARNING: [Synth 8-3848] Net FMC_SPI_SCLK in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:108]
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11729.121 ; gain = 0.000 ; free physical = 12563 ; free virtual = 21416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11729.121 ; gain = 0.000 ; free physical = 12563 ; free virtual = 21416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11729.121 ; gain = 0.000 ; free physical = 12563 ; free virtual = 21416
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.dcp' for cell 'ADDA_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.dcp' for cell 'ADDA_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.dcp' for cell 'ADDA_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1.dcp' for cell 'ADDA_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp' for cell 'ADDA_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/IBUFDS_GTE4_i_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0.dcp' for cell 'ADDA_i/data_check_hier_0/jesd204c_0_sig_chk'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0.dcp' for cell 'ADDA_i/data_check_hier_0/jesd204c_0_tl_demap'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0.dcp' for cell 'ADDA_i/data_gen_hier_0/jesd204c_0_sig_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0.dcp' for cell 'ADDA_i/data_gen_hier_0/jesd204c_0_tl_map'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_tx'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11729.121 ; gain = 0.000 ; free physical = 12530 ; free virtual = 21383
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_rx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_rx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_tx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_tx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.xdc] for cell 'ADDA_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.xdc] for cell 'ADDA_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_board.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_board.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_board.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_board.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SPI_CSB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SPI_CSB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_PD_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_PD_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'FMC_SPI_SDIO_CTRL'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'FMC_SPI_SDIO_CTRL'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SYNC'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:296]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SYNC'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:297]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDA'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDA'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:822]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:823]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:824]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDOUT1_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:825]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:826]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:827]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:828]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDOUT1_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:829]
WARNING: [Vivado 12-584] No ports matched '38N7744'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:830]
WARNING: [Vivado 12-584] No ports matched '38N7740'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:831]
WARNING: [Vivado 12-584] No ports matched '38N8078'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:832]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDIN3_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:833]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:837]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
DAC_CLK_FMC_P
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
DAC_CLK_FMC_N
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:838]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
DAC_CLK_FMC_P
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
DAC_CLK_FMC_N
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:839]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:845]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:849]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:853]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:857]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'jesd204c_0_core_clk_pad' already exists, overwriting the previous clock with the same name. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc:14]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc]
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]
WARNING: [Vivado 12-508] No pins matched '*/CCLK'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:144]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_IN[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
INFO: [Timing 38-2] Deriving generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:146]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_IN[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:148]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:148]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:150]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:152]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_OUT[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:154]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:154]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_OUT[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:156]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:156]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:158]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:160]
WARNING: [Vivado 12-508] No pins matched '*axi_quad_spi_1/ext_spi_clk'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:196]
WARNING: [Vivado 12-508] No pins matched '*USRCCLKO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:206]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:210]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:210]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:214]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:226]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:228]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:228]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:232]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:234]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clock_group.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clock_group.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:13]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:13]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance tx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:15]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:56]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:56]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_clocks.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_clocks.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11753.098 ; gain = 0.000 ; free physical = 12448 ; free virtual = 21294
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 11788.141 ; gain = 59.020 ; free physical = 12448 ; free virtual = 21319
117 Infos, 236 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 11788.141 ; gain = 59.020 ; free physical = 12448 ; free virtual = 21319
set_property IOSTANDARD LVDS [get_ports [list FMC_ADC_SPI_CSB]]
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 20 12:13:02 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 12:13:02 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11876.172 ; gain = 0.000 ; free physical = 11822 ; free virtual = 20788
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11876.172 ; gain = 0.000 ; free physical = 11621 ; free virtual = 20574
Restored from archive | CPU: 1.050000 secs | Memory: 10.929192 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 11876.172 ; gain = 0.000 ; free physical = 11621 ; free virtual = 20574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11876.172 ; gain = 0.000 ; free physical = 11620 ; free virtual = 20573
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 43 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 12078.262 ; gain = 202.090 ; free physical = 11370 ; free virtual = 20323
current_design rtl_1
set_property DRIVE 12 [get_ports [list {FMC_SERDIN3_P[31]} {FMC_SERDIN3_P[30]} {FMC_SERDIN3_P[29]} {FMC_SERDIN3_P[28]} {FMC_SERDIN3_P[27]} {FMC_SERDIN3_P[26]} {FMC_SERDIN3_P[25]} {FMC_SERDIN3_P[24]} {FMC_SERDIN3_P[23]} {FMC_SERDIN3_P[22]} {FMC_SERDIN3_P[21]} {FMC_SERDIN3_P[20]} {FMC_SERDIN3_P[19]} {FMC_SERDIN3_P[18]} {FMC_SERDIN3_P[17]} {FMC_SERDIN3_P[16]} {FMC_SERDIN3_P[15]} {FMC_SERDIN3_P[14]} {FMC_SERDIN3_P[13]} {FMC_SERDIN3_P[12]} {FMC_SERDIN3_P[11]} {FMC_SERDIN3_P[10]} {FMC_SERDIN3_P[9]} {FMC_SERDIN3_P[8]} {FMC_SERDIN3_P[7]} {FMC_SERDIN3_P[6]} {FMC_SERDIN3_P[5]} {FMC_SERDIN3_P[4]} {FMC_SERDIN3_P[3]} {FMC_SERDIN3_P[2]} {FMC_SERDIN3_P[1]} {FMC_SERDIN3_P[0]}]]
set_property package_pin "" [get_ports [list  DAC_CLK_FMC_P]]
set_property package_pin "" [get_ports [list  DAC_CLK_FMC_P]]
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
delete_bd_objs [get_bd_nets sysref_1] [get_bd_nets tx_reset_1] [get_bd_nets tx_clear_1] [get_bd_nets refclk_pad_tx_n_1] [get_bd_nets rx_clear_1] [get_bd_nets SAXI_aclk_pad_1] [get_bd_nets drpclk_pad_1] [get_bd_nets rxp_in_1] [get_bd_nets refclk_pad_tx_p_1] [get_bd_nets rx_reset_1] [get_bd_nets rxn_in_1]
delete_bd_objs [get_bd_nets jesd204c_0_phy_txn_out] [get_bd_nets jesd204c_0_phy_txp_out] [get_bd_nets jesd204c_0_irq] [get_bd_nets jesd204c_0_matching_tx_irq]
copy_bd_objs /  [get_bd_cells {clk_buff_hier_0}]
copy_bd_objs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 12451.020 ; gain = 0.000 ; free physical = 10789 ; free virtual = 19919
connect_bd_net [get_bd_ports ADC_CLK_FMC_N] [get_bd_pins clk_buff_hier_1/core_clk_pad_n]
startgroup
connect_bd_net [get_bd_ports ADC_CLK_FMC_P] [get_bd_pins clk_buff_hier_1/core_clk_pad_p]
endgroup
connect_bd_net [get_bd_ports CLK_125_P] [get_bd_pins clk_buff_hier_0/refclk_pad_p]
connect_bd_net [get_bd_ports CLK_125_N] [get_bd_pins clk_buff_hier_0/refclk_pad_n]
connect_bd_net [get_bd_ports CLK_125_P] [get_bd_pins clk_buff_hier_1/refclk_pad_p]
connect_bd_net [get_bd_ports CLK_125_N] [get_bd_pins clk_buff_hier_1/refclk_pad_n]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/clk_buff_hier_0/SAXI_aclk_pad
/clk_buff_hier_0/drpclk_pad
/clk_buff_hier_1/SAXI_aclk_pad
/clk_buff_hier_1/drpclk_pad

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_ports SAXI_aclk_pad] [get_bd_pins clk_buff_hier_0/SAXI_aclk_pad]
connect_bd_net [get_bd_ports SAXI_aclk_pad] [get_bd_pins clk_buff_hier_1/SAXI_aclk_pad]
connect_bd_net [get_bd_ports drpclk_pad] [get_bd_pins clk_buff_hier_1/drpclk_pad]
connect_bd_net [get_bd_ports drpclk_pad] [get_bd_pins clk_buff_hier_0/drpclk_pad]
connect_bd_net [get_bd_ports SAXI_aresetn] [get_bd_pins clk_buff_hier_1/SAXI_aresetn]
validate_bd_design
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ADDA.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/IBUFDS_GTE4_i_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/constant_zero .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_IBUFDS_GTE4_i_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_proc_sys_reset_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_2_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_3_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_4_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_IBUFDS_GTE4_i_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 677735d46bac40a9 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_IBUFDS_GTE4_i_0_1, cache-ID = 677735d46bac40a9; cache size = 26.403 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.403 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_proc_sys_reset_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c0ff9768553716d6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_proc_sys_reset_0_3, cache-ID = c0ff9768553716d6; cache size = 26.403 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_2_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_3_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 003c9c8d6fdd00c6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_3_1, cache-ID = 003c9c8d6fdd00c6; cache size = 26.403 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_4_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 17f9d23c4bdd5215 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_4_1, cache-ID = 17f9d23c4bdd5215; cache size = 26.403 MB.
[Wed Mar 20 13:09:57 2024] Launched ADDA_util_ds_buf_2_1_synth_1, ADDA_util_ds_buf_0_1_synth_1, synth_1...
Run output will be captured here:
ADDA_util_ds_buf_2_1_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_2_1_synth_1/runme.log
ADDA_util_ds_buf_0_1_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_0_1_synth_1/runme.log
synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 13:09:57 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:47 ; elapsed = 00:00:32 . Memory (MB): peak = 12758.207 ; gain = 203.137 ; free physical = 10252 ; free virtual = 19569
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
refresh_design
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 9924 ; free virtual = 19212
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADDA_wrapper' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ADDA' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:19]
INFO: [Synth 8-6157] synthesizing module 'ADDA_axi_interconnect_0_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:650]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HNR3SN' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2230]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HNR3SN' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2230]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PN5F9D' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2362]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PN5F9D' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2362]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_8W1OII' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2494]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_8W1OII' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2494]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1GG338S' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2619]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1GG338S' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2619]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_25GYBM' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2751]
INFO: [Synth 8-6157] synthesizing module 'ADDA_auto_pc_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_auto_pc_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_25GYBM' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2751]
INFO: [Synth 8-6157] synthesizing module 'ADDA_xbar_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_xbar_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'ADDA_xbar_1' is unconnected for instance 'xbar' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1399]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'ADDA_xbar_1' is unconnected for instance 'xbar' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1399]
WARNING: [Synth 8-7023] instance 'xbar' of module 'ADDA_xbar_1' has 40 connections declared, but only 38 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1399]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_axi_interconnect_0_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:650]
INFO: [Synth 8-6157] synthesizing module 'ADDA_axi_quad_spi_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_axi_quad_spi_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'ADDA_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:446]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'ADDA_axi_quad_spi_0_0' has 33 connections declared, but only 32 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:446]
INFO: [Synth 8-6157] synthesizing module 'clk_buff_hier_0_imp_1468Z3K' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1440]
INFO: [Synth 8-6157] synthesizing module 'ADDA_IBUFDS_GTE4_i_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_IBUFDS_GTE4_i_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'i_O' of module 'ADDA_IBUFDS_GTE4_i_0_0' is unconnected for instance 'IBUFDS_GTE4_i_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1493]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE4_i_0' of module 'ADDA_IBUFDS_GTE4_i_0_0' has 5 connections declared, but only 4 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1493]
INFO: [Synth 8-6157] synthesizing module 'ADDA_xlconstant_0_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xlconstant_0_0/synth/ADDA_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_xlconstant_0_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xlconstant_0_0/synth/ADDA_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADDA_proc_sys_reset_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_proc_sys_reset_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1500]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1500]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1500]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ADDA_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1500]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ADDA_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1500]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_2_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_2_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_3_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_3_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_4_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_4_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_buff_hier_0_imp_1468Z3K' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1440]
WARNING: [Synth 8-7071] port 'BUFG_O1' of module 'clk_buff_hier_0_imp_1468Z3K' is unconnected for instance 'clk_buff_hier_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:481]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'clk_buff_hier_0_imp_1468Z3K' is unconnected for instance 'clk_buff_hier_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:481]
WARNING: [Synth 8-7023] instance 'clk_buff_hier_0' of module 'clk_buff_hier_0_imp_1468Z3K' has 12 connections declared, but only 10 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:481]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
INFO: [Synth 8-6157] synthesizing module 'clk_buff_hier_1_imp_1C6ODFK' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1522]
INFO: [Synth 8-6157] synthesizing module 'ADDA_IBUFDS_GTE4_i_0_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_IBUFDS_GTE4_i_0_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_IBUFDS_GTE4_i_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'i_O' of module 'ADDA_IBUFDS_GTE4_i_0_1' is unconnected for instance 'IBUFDS_GTE4_i_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1575]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE4_i_0' of module 'ADDA_IBUFDS_GTE4_i_0_1' has 5 connections declared, but only 4 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1575]
INFO: [Synth 8-6157] synthesizing module 'ADDA_constant_zero_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_constant_zero_0/synth/ADDA_constant_zero_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_constant_zero_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_constant_zero_0/synth/ADDA_constant_zero_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADDA_proc_sys_reset_0_3' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_proc_sys_reset_0_3' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_3_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ADDA_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1582]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ADDA_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1582]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ADDA_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1582]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'ADDA_proc_sys_reset_0_3' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1582]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ADDA_proc_sys_reset_0_3' has 10 connections declared, but only 6 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1582]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_0_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_0_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_2_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_2_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_2_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_3_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_3_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_3_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_util_ds_buf_4_1' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_util_ds_buf_4_1' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_util_ds_buf_4_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_buff_hier_1_imp_1C6ODFK' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1522]
WARNING: [Synth 8-7071] port 'BUFG_O' of module 'clk_buff_hier_1_imp_1C6ODFK' is unconnected for instance 'clk_buff_hier_1' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
WARNING: [Synth 8-7071] port 'BUFG_O1' of module 'clk_buff_hier_1_imp_1C6ODFK' is unconnected for instance 'clk_buff_hier_1' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
WARNING: [Synth 8-7071] port 'BUFG_O2' of module 'clk_buff_hier_1_imp_1C6ODFK' is unconnected for instance 'clk_buff_hier_1' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
WARNING: [Synth 8-7071] port 'IBUF_DS_ODIV2' of module 'clk_buff_hier_1_imp_1C6ODFK' is unconnected for instance 'clk_buff_hier_1' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'clk_buff_hier_1_imp_1C6ODFK' is unconnected for instance 'clk_buff_hier_1' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
WARNING: [Synth 8-7023] instance 'clk_buff_hier_1' of module 'clk_buff_hier_1_imp_1C6ODFK' has 12 connections declared, but only 7 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:492]
INFO: [Synth 8-6157] synthesizing module 'data_check_hier_0_imp_2ZSCFN' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1604]
INFO: [Synth 8-6157] synthesizing module 'ADDA_a1bit1_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_a1bit1_0/synth/ADDA_a1bit1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_a1bit1_0' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_a1bit1_0/synth/ADDA_a1bit1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_sig_chk_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_chk_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_sig_chk_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_chk_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_tl_demap_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_demap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_tl_demap_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_demap_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'data_check_hier_0_imp_2ZSCFN' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1604]
INFO: [Synth 8-6157] synthesizing module 'data_gen_hier_0_imp_AG3270' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1696]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_sig_gen_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_sig_gen_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_sig_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_tl_map_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_map_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_tl_map_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_tl_map_0_stub.v:5]
WARNING: [Synth 8-7071] port 'tx_tvalid' of module 'ADDA_jesd204c_0_tl_map_0' is unconnected for instance 'jesd204c_0_tl_map' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1743]
WARNING: [Synth 8-7023] instance 'jesd204c_0_tl_map' of module 'ADDA_jesd204c_0_tl_map_0' has 9 connections declared, but only 8 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1743]
INFO: [Synth 8-6155] done synthesizing module 'data_gen_hier_0_imp_AG3270' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1696]
INFO: [Synth 8-6157] synthesizing module 'jesd204c_block_imp_DXJPF' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1754]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_0_phy_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_phy_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_0_phy_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_0_phy_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gt_cplllock' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_txresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_rxresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_rxprbserr' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_eyescandataerror' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_txbufstatus' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_rxpmaresetdone' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_rxcommadet' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_rxbufstatus' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_dmonitorout' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'gt_powergood' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'txoutclk' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7071] port 'rxoutclk' of module 'ADDA_jesd204c_0_phy_0' is unconnected for instance 'jesd204c_0_phy' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
WARNING: [Synth 8-7023] instance 'jesd204c_0_phy' of module 'ADDA_jesd204c_0_phy_0' has 72 connections declared, but only 59 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2093]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_rx_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_rx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_rx_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_rx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ADDA_jesd204c_tx_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_jesd204c_tx_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_jesd204c_tx_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gt0_txheader' of module 'ADDA_jesd204c_tx_0' is unconnected for instance 'jesd204c_tx' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2194]
WARNING: [Synth 8-7023] instance 'jesd204c_tx' of module 'ADDA_jesd204c_tx_0' has 34 connections declared, but only 33 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:2194]
INFO: [Synth 8-6155] done synthesizing module 'jesd204c_block_imp_DXJPF' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:1754]
WARNING: [Synth 8-7071] port 'rx_irq' of module 'jesd204c_block_imp_DXJPF' is unconnected for instance 'jesd204c_block' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:520]
WARNING: [Synth 8-7071] port 'tx_irq' of module 'jesd204c_block_imp_DXJPF' is unconnected for instance 'jesd204c_block' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:520]
WARNING: [Synth 8-7071] port 'txn_out' of module 'jesd204c_block_imp_DXJPF' is unconnected for instance 'jesd204c_block' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:520]
WARNING: [Synth 8-7071] port 'txp_out' of module 'jesd204c_block_imp_DXJPF' is unconnected for instance 'jesd204c_block' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:520]
WARNING: [Synth 8-7023] instance 'jesd204c_block' of module 'jesd204c_block_imp_DXJPF' has 81 connections declared, but only 77 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:520]
INFO: [Synth 8-6157] synthesizing module 'ADDA_proc_sys_reset_0_2' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_proc_sys_reset_0_2' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_proc_sys_reset_0_2_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:598]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:598]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ADDA_proc_sys_reset_0_2' is unconnected for instance 'proc_sys_reset_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:598]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'ADDA_proc_sys_reset_0_2' has 10 connections declared, but only 7 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:598]
INFO: [Synth 8-6157] synthesizing module 'ADDA_zynq_ultra_ps_e_0_0' [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_zynq_ultra_ps_e_0_0' (0#1) [/home/shahamz/FinalProject/user_srcs/.Xil/Vivado-1471696-G-P-SHAHAMZ-LW/realtime/ADDA_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:606]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:606]
WARNING: [Synth 8-7071] port 'ps_pl_irq_gpio' of module 'ADDA_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:606]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'ADDA_zynq_ultra_ps_e_0_0' has 44 connections declared, but only 41 given [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:606]
INFO: [Synth 8-6155] done synthesizing module 'ADDA' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:19]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/shahamz/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'ADDA_wrapper' (0#1) [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v:12]
WARNING: [Synth 8-3848] Net ADC_SYNC_N in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:84]
WARNING: [Synth 8-3848] Net ADC_SYNC_P in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:85]
WARNING: [Synth 8-3848] Net FMC_ADC_SPI_CSB in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:96]
WARNING: [Synth 8-3848] Net FMC_DAC_RESET in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:98]
WARNING: [Synth 8-3848] Net FMC_DAC_SPI_CSB in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:99]
WARNING: [Synth 8-3848] Net FMC_DAC_TXEN in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:100]
WARNING: [Synth 8-3848] Net FMC_SERDIN3_P in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:105]
WARNING: [Synth 8-3848] Net FMC_SPI_SCLK in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:108]
WARNING: [Synth 8-3848] Net rx_irq in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:121]
WARNING: [Synth 8-3848] Net tx_irq in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:139]
WARNING: [Synth 8-3848] Net txn_out in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:141]
WARNING: [Synth 8-3848] Net txp_out in module/entity ADDA does not have driver. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v:142]
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_araddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_phy_awaddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[23] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[22] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[21] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[20] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[19] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[18] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[17] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[16] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[15] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[14] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[13] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_araddr[12] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[39] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[38] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[37] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[36] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[35] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[34] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[33] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[32] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[31] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[30] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[29] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[28] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[27] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[26] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[25] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rx_awaddr[24] in module jesd204c_block_imp_DXJPF is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 10012 ; free virtual = 19309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 10012 ; free virtual = 19309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 10012 ; free virtual = 19309
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.dcp' for cell 'ADDA_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.dcp' for cell 'ADDA_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.dcp' for cell 'ADDA_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1.dcp' for cell 'ADDA_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp' for cell 'ADDA_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/IBUFDS_GTE4_i_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0.dcp' for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1/ADDA_IBUFDS_GTE4_i_0_1.dcp' for cell 'ADDA_i/clk_buff_hier_1/IBUFDS_GTE4_i_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3.dcp' for cell 'ADDA_i/clk_buff_hier_1/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1.dcp' for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1.dcp' for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1.dcp' for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_3'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1.dcp' for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_4'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0.dcp' for cell 'ADDA_i/data_check_hier_0/jesd204c_0_sig_chk'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0.dcp' for cell 'ADDA_i/data_check_hier_0/jesd204c_0_tl_demap'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0.dcp' for cell 'ADDA_i/data_gen_hier_0/jesd204c_0_sig_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0.dcp' for cell 'ADDA_i/data_gen_hier_0/jesd204c_0_tl_map'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0.dcp' for cell 'ADDA_i/jesd204c_block/jesd204c_tx'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 10235 ; free virtual = 19493
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ADDA_i/clk_buff_hier_1/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.xdc] for cell 'ADDA_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.xdc] for cell 'ADDA_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3.xdc] for cell 'ADDA_i/clk_buff_hier_1/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3.xdc] for cell 'ADDA_i/clk_buff_hier_1/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3/ADDA_proc_sys_reset_0_3_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1/ADDA_util_ds_buf_3_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_3/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_4/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_4/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_2/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_board.xdc] for cell 'ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_board.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_board.xdc] for cell 'ADDA_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_board.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_board.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ip_0/synth/ADDA_jesd204c_0_phy_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_3/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_4/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_2/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_board.xdc] for cell 'ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_tx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_tx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/synth/ADDA_jesd204c_tx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_rx/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_rx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/synth/ADDA_jesd204c_rx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ADDA_i/clk_buff_hier_0/IBUFDS_GTE4_i_0/inst/IBUFDS_GTE4_inst
CLK_125_N
CLK_125_P
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:64]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ADDA_i/clk_buff_hier_0/IBUFDS_GTE4_i_0/inst/IBUFDS_GTE4_inst
CLK_125_N
CLK_125_P
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:66]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SPI_CSB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SPI_CSB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'EXT_TRIG_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_PD_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_PD_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_PD_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_STATUS0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'FMC_SPI_SDIO_CTRL'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'FMC_SPI_SDIO_CTRL'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SYNC'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:296]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLKD_SYNC'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:297]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDB'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDA'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'FMC_ADC_FDA'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:822]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:823]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:824]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDOUT1_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:825]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:826]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:827]
WARNING: [Vivado 12-584] No ports matched 'GND'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:828]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDOUT1_P'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:829]
WARNING: [Vivado 12-584] No ports matched '38N7744'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:830]
WARNING: [Vivado 12-584] No ports matched '38N7740'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:831]
WARNING: [Vivado 12-584] No ports matched '38N8078'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:832]
WARNING: [Vivado 12-584] No ports matched 'FMC_SERDIN3_N'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:833]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:837]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
DAC_CLK_FMC_P
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
DAC_CLK_FMC_N
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:838]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
DAC_CLK_FMC_P
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
DAC_CLK_FMC_N
ADDA_i/clk_buff_hier_0/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:839]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ADC_CLK_FMC_P
ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
ADC_CLK_FMC_N
ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:840]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ADC_CLK_FMC_P
ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST
ADC_CLK_FMC_N
ADDA_i/clk_buff_hier_1/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST
 [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:841]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:845]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:849]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_1'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:853]
WARNING: [Vivado 12-584] No ports matched 'DLOGIC_0'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc:857]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/ZCU104_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'jesd204c_0_core_clk_pad' already exists, overwriting the previous clock with the same name. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc:14]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/TimingConstraints.xdc]
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]
WARNING: [Vivado 12-508] No pins matched '*/CCLK'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:131]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_IN[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Timing 38-277] The instance 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst/jesd204_phy_block_i/ADDA_jesd204c_0_phy_0_gt_i/inst/gen_gtwizard_gthe4_top.ADDA_jesd204c_0_phy_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
INFO: [Timing 38-2] Deriving generated clocks [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:133]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_IN[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:135]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:135]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:137]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:139]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_OUT[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:141]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:141]
WARNING: [Vivado 12-508] No pins matched '*STARTUP*/DATA_OUT[*]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:143]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:143]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:145]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:147]
WARNING: [Vivado 12-508] No pins matched '*axi_quad_spi_1/ext_spi_clk'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:183]
WARNING: [Vivado 12-508] No pins matched '*USRCCLKO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:193]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:197]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:197]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:201]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:213]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'IO*_IO'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:215]
WARNING: [Vivado 12-646] clock 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:215]
WARNING: [Vivado 12-1580] clock, cell, port or pin 'clk_sck' not found. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:219]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc:221]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/constrs_1/new/SPI_IP_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clock_group.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clock_group.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:13]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:13]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance tx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:15]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance rx_core_clk]'. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:56]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc:56]
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] for cell 'ADDA_i/jesd204c_block/jesd204c_0_phy/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADDA_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/synth/ADDA_jesd204c_0_phy_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_clocks.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_clocks.xdc] for cell 'ADDA_i/axi_quad_spi_0/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'rtl_1' [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: ADDA_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shahamz/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADDA_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADDA_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 12758.207 ; gain = 0.000 ; free physical = 9882 ; free virtual = 19137
set_property package_pin "" [get_ports [list  spi_rtl_io0_io]]
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 20 14:38:57 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 14:38:57 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
delete_bd_objs [get_bd_intf_nets FMC_SERDOUT1_N_1]
delete_bd_objs [get_bd_ports FMC_SERDIN3_P]
create_bd_port -dir O -type data FMC_SERDIN3_P
delete_bd_objs [get_bd_intf_ports FMC_SERDOUT1_P]
create_bd_port -dir I FMC_SERDOUT1_P
delete_bd_objs [get_bd_ports FMC_SERDOUT1_P]
create_bd_intf_port -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 FMC_SERDOUT1_P
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.520 MB.
[Wed Mar 20 14:44:57 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 14:44:57 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:00:30 . Memory (MB): peak = 13146.270 ; gain = 148.164 ; free physical = 10566 ; free virtual = 19645
current_design impl_1
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
reset_target all [get_files  /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
export_ip_user_files -of_objects  [get_files  /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
generate_target all [get_files  /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
INFO: [BD 41-1662] The design 'ADDA.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_check_hier_0/a1bit1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_check_hier_0/jesd204c_0_sig_chk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_check_hier_0/jesd204c_0_tl_demap .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_gen_hier_0/jesd204c_0_sig_gen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_gen_hier_0/jesd204c_0_tl_map .
Y2R: Processing axiLite_interface template of type axiLite4_interface @ address offset phyCoreCtrlInterface
Y2R: Sucessfully called modifyAllBankPropsBankInternals for axiLite_interface
Y2R: Processing drpChannelMailbox template of type drpMailboxDiffClk @ address offset 2
Y2R: Sucessfully called modifyAllBankPropsBankInternals for drpChannelMailbox
Y2R: Processing phyAxiConfig template of type register @ address offset 0
Y2R: Sucessfully called modifyAllBankPropsBankInternals for phyAxiConfig
0x14 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x14 default 1 doc {Timeout for AXI access, enable} signalName timeout_enable}} 0x1C {0 {access rw bitOffset 0 bitWidth 12 addrOffset 0x1C default 128 doc {Timeout for AXI access, value} signalName timeout_value}} 0x20 {0 {access rwInt bitOffset 0 bitWidth 8 addrOffset 0x20 default 0 doc {DBG interface to select} signalName cmm_interface_sel}} 0x24 {0 {access rwInt bitOffset 0 bitWidth 8 addrOffset 0x24 default 0 doc {DBG interface to select} signalName gt_interface_sel}}
Y2R: Processing phyCoreCtrlInterface_hshk_pls_gen template of type handshakePulse @ address offset phyCoreCtrlInterface
Y2R: Sucessfully called modifyAllBankPropsBankInternals for phyCoreCtrlInterface_hshk_pls_gen
Y2R: Processing phyCoreCtrlInterface_sync template of type syncroniser @ address offset phyCoreCtrlInterface
Y2R: Sucessfully called modifyAllBankPropsBankInternals for phyCoreCtrlInterface_sync
Y2R: Processing phyCoreCtrlInterface template of type topLevel3 @ address offset phyCoreCtrlInterface
Y2R: Sucessfully called modifyAllBankPropsBankInternals for phyCoreCtrlInterface
Y2R: Processing transDbgCtrl_async template of type regWithSel @ address offset 4
Y2R: Sucessfully called modifyAllBankPropsBankInternals for transDbgCtrl_async
0x04 {0 {access rw bitOffset 0 bitWidth 2 addrOffset 0x04 default 0 clkdom {} doc {Power down} signalName rx_pd}} 0x08 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x08 default 0 clkdom {} doc {Active high power downs} signalName cpll_pd}} 0x0C {0 {access rwSingle bitOffset 0 bitWidth 2 addrOffset 0x0C default 0 clkdom {} doc {} signalName txpllclksel}} 0x10 {0 {access rwSingle bitOffset 0 bitWidth 2 addrOffset 0x10 default 0 clkdom {} doc {} signalName rxpllclksel}} 0x14 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x14 default 0 clkdom {} doc {} signalName txpostcursor}} 0x18 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x18 default 0 clkdom {} doc {} signalName txprecursor}} 0x1C {0 {access rw bitOffset 0 bitWidth 3 addrOffset 0x1C default 0 clkdom {} doc {} signalName loopback}} 0x20 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x20 default 0 doc {TX GT system reset} signalName tx_sys_reset_axi}} 0x24 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x24 default 0 doc {RX GT system reset} signalName rx_sys_reset_axi}} 0x30 {0 {access rwSingle bitOffset 0 bitWidth 18 addrOffset 0x30 default 4000 clkdom {} doc {period for the cpll cal block} signalName cpll_cal_per}} 0x34 {0 {access rwSingle bitOffset 0 bitWidth 18 addrOffset 0x34 default 40 clkdom {} doc {tollerance for the cpll cal block} signalName cpll_cal_tol}}
0x04 {0 {access rw bitOffset 0 bitWidth 2 addrOffset 0x04 default 0 clkdom {} doc {Power down} signalName rx_pd}} 0x08 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x08 default 0 clkdom {} doc {Active high power downs} signalName cpll_pd}} 0x0C {0 {access rwSingle bitOffset 0 bitWidth 2 addrOffset 0x0C default 0 clkdom {} doc {} signalName txpllclksel}} 0x10 {0 {access rwSingle bitOffset 0 bitWidth 2 addrOffset 0x10 default 0 clkdom {} doc {} signalName rxpllclksel}} 0x14 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x14 default 0 clkdom {} doc {} signalName txpostcursor}} 0x18 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x18 default 0 clkdom {} doc {} signalName txprecursor}} 0x1C {0 {access rw bitOffset 0 bitWidth 3 addrOffset 0x1C default 0 clkdom {} doc {} signalName loopback}} 0x20 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x20 default 0 doc {TX GT system reset} signalName tx_sys_reset_axi}} 0x24 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x24 default 0 doc {RX GT system reset} signalName rx_sys_reset_axi}} 0x30 {0 {access rwSingle bitOffset 0 bitWidth 18 addrOffset 0x30 default 4000 clkdom {} doc {period for the cpll cal block} signalName cpll_cal_per}} 0x34 {0 {access rwSingle bitOffset 0 bitWidth 18 addrOffset 0x34 default 40 clkdom {} doc {tollerance for the cpll cal block} signalName cpll_cal_tol}}
Y2R: Processing transDbgCtrl_rx template of type regWithSelReSync @ address offset 6
Y2R: Sucessfully called modifyAllBankPropsBankInternals for transDbgCtrl_rx
0x04 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x04 default 0 clkdom {} doc {} signalName rxpolarity}} 0x08 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x08 default 1 clkdom {} doc {0:DFE, 1:LPM} signalName rxlpmen}} 0x0C {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x0C default 0 clkdom {} doc {Reset for LPM and DFE datapath. Must be toggled after switching between modes to initialize adaptation.} signalName rxdfelpmreset}} 0x14 {2 {access rwSingle bitOffset 2 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 2 0:Free, 1:Hold} signalName rxdfetap2hold} 3 {access rwSingle bitOffset 3 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 3 0:Free, 1:Hold} signalName rxdfetap3hold} 4 {access rwSingle bitOffset 4 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 4 0:Free, 1:Hold} signalName rxdfetap4hold} 5 {access rwSingle bitOffset 5 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 5 0:Free, 1:Hold} signalName rxdfetap5hold} 6 {access rwSingle bitOffset 6 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 6 0:Free, 1:Hold} signalName rxdfetap6hold} 7 {access rwSingle bitOffset 7 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 7 0:Free, 1:Hold} signalName rxdfetap7hold} 8 {access rwSingle bitOffset 8 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 8 0:Free, 1:Hold} signalName rxdfetap8hold} 9 {access rwSingle bitOffset 9 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 9 0:Free, 1:Hold} signalName rxdfetap9hold} 10 {access rwSingle bitOffset 10 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 10 0:Free, 1:Hold} signalName rxdfetap10hold} 11 {access rwSingle bitOffset 11 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 11 0:Free, 1:Hold} signalName rxdfetap11hold} 12 {access rwSingle bitOffset 12 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 12 0:Free, 1:Hold} signalName rxdfetap12hold} 13 {access rwSingle bitOffset 13 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 13 0:Free, 1:Hold} signalName rxdfetap13hold} 14 {access rwSingle bitOffset 14 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 14 0:Free, 1:Hold} signalName rxdfetap14hold} 15 {access rwSingle bitOffset 15 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 15 0:Free, 1:Hold} signalName rxdfetap15hold} 16 {access rwSingle bitOffset 16 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Offset 0:Free, 1:Hold} signalName rxoshold} 17 {access rwSingle bitOffset 17 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE AGC 0:Free, 1:Hold} signalName rxdfeagchold} 18 {access rwSingle bitOffset 18 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Low Fre Loop 0:Free, 1:Hold} signalName rxdfelfhold} 19 {access rwSingle bitOffset 19 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Unrolled Threshold loop 0:Free, 1:Hold} signalName rxdfeuthold} 20 {access rwSingle bitOffset 20 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Voltage peek loop 0:Free, 1:Hold} signalName rxdfevphold}}
0x04 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x04 default 0 clkdom {} doc {} signalName rxpolarity}} 0x08 {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x08 default 1 clkdom {} doc {0:DFE, 1:LPM} signalName rxlpmen}} 0x0C {0 {access rwSingle bitOffset 0 bitWidth 1 addrOffset 0x0C default 0 clkdom {} doc {Reset for LPM and DFE datapath. Must be toggled after switching between modes to initialize adaptation.} signalName rxdfelpmreset}} 0x14 {2 {access rwSingle bitOffset 2 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 2 0:Free, 1:Hold} signalName rxdfetap2hold} 3 {access rwSingle bitOffset 3 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 3 0:Free, 1:Hold} signalName rxdfetap3hold} 4 {access rwSingle bitOffset 4 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 4 0:Free, 1:Hold} signalName rxdfetap4hold} 5 {access rwSingle bitOffset 5 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 5 0:Free, 1:Hold} signalName rxdfetap5hold} 6 {access rwSingle bitOffset 6 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 6 0:Free, 1:Hold} signalName rxdfetap6hold} 7 {access rwSingle bitOffset 7 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 7 0:Free, 1:Hold} signalName rxdfetap7hold} 8 {access rwSingle bitOffset 8 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 8 0:Free, 1:Hold} signalName rxdfetap8hold} 9 {access rwSingle bitOffset 9 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 9 0:Free, 1:Hold} signalName rxdfetap9hold} 10 {access rwSingle bitOffset 10 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 10 0:Free, 1:Hold} signalName rxdfetap10hold} 11 {access rwSingle bitOffset 11 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 11 0:Free, 1:Hold} signalName rxdfetap11hold} 12 {access rwSingle bitOffset 12 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 12 0:Free, 1:Hold} signalName rxdfetap12hold} 13 {access rwSingle bitOffset 13 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 13 0:Free, 1:Hold} signalName rxdfetap13hold} 14 {access rwSingle bitOffset 14 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 14 0:Free, 1:Hold} signalName rxdfetap14hold} 15 {access rwSingle bitOffset 15 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Tap 15 0:Free, 1:Hold} signalName rxdfetap15hold} 16 {access rwSingle bitOffset 16 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Offset 0:Free, 1:Hold} signalName rxoshold} 17 {access rwSingle bitOffset 17 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE AGC 0:Free, 1:Hold} signalName rxdfeagchold} 18 {access rwSingle bitOffset 18 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Low Fre Loop 0:Free, 1:Hold} signalName rxdfelfhold} 19 {access rwSingle bitOffset 19 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Unrolled Threshold loop 0:Free, 1:Hold} signalName rxdfeuthold} 20 {access rwSingle bitOffset 20 bitWidth 1 addrOffset 0x14 default 0 clkdom {} doc {DFE Voltage peek loop 0:Free, 1:Hold} signalName rxdfevphold}}
Y2R: Processing transDbgCtrl_tx template of type regWithSelReSync @ address offset 5
Y2R: Sucessfully called modifyAllBankPropsBankInternals for transDbgCtrl_tx
0x04 {0 {access rw bitOffset 0 bitWidth 2 addrOffset 0x04 default 0 clkdom {} doc {Power down} signalName tx_pd}} 0x08 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x08 default 12 clkdom {} doc {} signalName txdiffctrl}} 0x0C {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x0C default 0 clkdom {} doc {} signalName txinihibit}} 0x10 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x10 default 0 clkdom {} doc {} signalName txpolarity}} 0x20 {0 {access rw bitOffset 0 bitWidth 4 addrOffset 0x20 default 0 clkdom {} doc {} signalName txprbssel}} 0x24 {0 {access rw bitOffset 0 bitWidth 3 addrOffset 0x24 default 2 clkdom {} doc {} signalName txoutclksel}}
0x04 {0 {access rw bitOffset 0 bitWidth 2 addrOffset 0x04 default 0 clkdom {} doc {Power down} signalName tx_pd}} 0x08 {0 {access rw bitOffset 0 bitWidth 5 addrOffset 0x08 default 12 clkdom {} doc {} signalName txdiffctrl}} 0x0C {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x0C default 0 clkdom {} doc {} signalName txinihibit}} 0x10 {0 {access rw bitOffset 0 bitWidth 1 addrOffset 0x10 default 0 clkdom {} doc {} signalName txpolarity}} 0x20 {0 {access rw bitOffset 0 bitWidth 4 addrOffset 0x20 default 0 clkdom {} doc {} signalName txprbssel}} 0x24 {0 {access rw bitOffset 0 bitWidth 3 addrOffset 0x24 default 2 clkdom {} doc {} signalName txoutclksel}}
INFO: [BD 41-1029] Generation completed for the IP Integrator block jesd204c_block/jesd204c_0_phy .
Y2R: Processing axiLite_interface template of type axiLite4_interface @ address offset jesd204c_regif
Y2R: Processing jesd204c_regif template of type topLevel7 @ address offset jesd204c_regif
Y2R: Processing jesd204c_regif_csr template of type register @ address offset 0
Y2R: Processing jesd204c_regif_lane template of type regWithSel @ address offset 1
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2019.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2019.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2019.10' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'jesd204@2019.10' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jesd204c_block/jesd204c_rx .
Y2R: Processing axiLite_interface template of type axiLite4_interface @ address offset jesd204c_regif
Y2R: Processing jesd204c_regif template of type topLevel7 @ address offset jesd204c_regif
Y2R: Processing jesd204c_regif_csr template of type register @ address offset 0
Y2R: Processing jesd204c_regif_lane template of type regWithSel @ address offset 1
INFO: [BD 41-1029] Generation completed for the IP Integrator block jesd204c_block/jesd204c_tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/IBUFDS_GTE4_i_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_0/constant_zero .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] ADDA_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/IBUFDS_GTE4_i_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_buff_hier_1/constant_zero .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 13275.324 ; gain = 0.000 ; free physical = 10041 ; free virtual = 19451
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_0_sig_chk_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_0_sig_chk_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 126a997f989a1984 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/2/126a997f989a1984/ADDA_jesd204c_0_sig_chk_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/2/126a997f989a1984/ADDA_jesd204c_0_sig_chk_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/2/126a997f989a1984/ADDA_jesd204c_0_sig_chk_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/2/126a997f989a1984/ADDA_jesd204c_0_sig_chk_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/2/126a997f989a1984/ADDA_jesd204c_0_sig_chk_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_chk_0/ADDA_jesd204c_0_sig_chk_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_0_sig_chk_0, cache-ID = 126a997f989a1984; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_0_tl_demap_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_0_tl_demap_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry bae0ed3cef7caa99 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/a/bae0ed3cef7caa99/ADDA_jesd204c_0_tl_demap_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/a/bae0ed3cef7caa99/ADDA_jesd204c_0_tl_demap_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/a/bae0ed3cef7caa99/ADDA_jesd204c_0_tl_demap_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/a/bae0ed3cef7caa99/ADDA_jesd204c_0_tl_demap_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/a/bae0ed3cef7caa99/ADDA_jesd204c_0_tl_demap_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_demap_0/ADDA_jesd204c_0_tl_demap_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_0_tl_demap_0, cache-ID = bae0ed3cef7caa99; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_0_sig_gen_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_0_sig_gen_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry e2c906a1c9185100 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/e/2/e2c906a1c9185100/ADDA_jesd204c_0_sig_gen_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/e/2/e2c906a1c9185100/ADDA_jesd204c_0_sig_gen_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/e/2/e2c906a1c9185100/ADDA_jesd204c_0_sig_gen_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/e/2/e2c906a1c9185100/ADDA_jesd204c_0_sig_gen_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/e/2/e2c906a1c9185100/ADDA_jesd204c_0_sig_gen_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_sig_gen_0/ADDA_jesd204c_0_sig_gen_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_0_sig_gen_0, cache-ID = e2c906a1c9185100; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_0_tl_map_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_0_tl_map_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 5b130ec1ca3eb4f8 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/b/5b130ec1ca3eb4f8/ADDA_jesd204c_0_tl_map_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/b/5b130ec1ca3eb4f8/ADDA_jesd204c_0_tl_map_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/b/5b130ec1ca3eb4f8/ADDA_jesd204c_0_tl_map_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/b/5b130ec1ca3eb4f8/ADDA_jesd204c_0_tl_map_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/b/5b130ec1ca3eb4f8/ADDA_jesd204c_0_tl_map_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_tl_map_0/ADDA_jesd204c_0_tl_map_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_0_tl_map_0, cache-ID = 5b130ec1ca3eb4f8; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_0_phy_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_0_phy_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 05c97da6f6f65862 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/5/05c97da6f6f65862/ADDA_jesd204c_0_phy_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/5/05c97da6f6f65862/ADDA_jesd204c_0_phy_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/5/05c97da6f6f65862/ADDA_jesd204c_0_phy_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/5/05c97da6f6f65862/ADDA_jesd204c_0_phy_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/5/05c97da6f6f65862/ADDA_jesd204c_0_phy_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_0_phy_0/ADDA_jesd204c_0_phy_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_0_phy_0, cache-ID = 05c97da6f6f65862; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_rx_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_rx_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b6b58107f16a3caf to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/6/b6b58107f16a3caf/ADDA_jesd204c_rx_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/6/b6b58107f16a3caf/ADDA_jesd204c_rx_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/6/b6b58107f16a3caf/ADDA_jesd204c_rx_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/6/b6b58107f16a3caf/ADDA_jesd204c_rx_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/6/b6b58107f16a3caf/ADDA_jesd204c_rx_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_rx_0/ADDA_jesd204c_rx_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_rx_0, cache-ID = b6b58107f16a3caf; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_jesd204c_tx_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_jesd204c_tx_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b12edacf558ad14a to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/1/b12edacf558ad14a/ADDA_jesd204c_tx_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/1/b12edacf558ad14a/ADDA_jesd204c_tx_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/1/b12edacf558ad14a/ADDA_jesd204c_tx_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/1/b12edacf558ad14a/ADDA_jesd204c_tx_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/b/1/b12edacf558ad14a/ADDA_jesd204c_tx_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_jesd204c_tx_0/ADDA_jesd204c_tx_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_jesd204c_tx_0, cache-ID = b12edacf558ad14a; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4e6d6e9be6d8e0d3 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_0/ADDA_util_ds_buf_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_0, cache-ID = 4e6d6e9be6d8e0d3; cache size = 26.520 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_2_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 109cc5f3e36ffa48 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/0/109cc5f3e36ffa48/ADDA_util_ds_buf_2_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/0/109cc5f3e36ffa48/ADDA_util_ds_buf_2_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/0/109cc5f3e36ffa48/ADDA_util_ds_buf_2_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/0/109cc5f3e36ffa48/ADDA_util_ds_buf_2_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/0/109cc5f3e36ffa48/ADDA_util_ds_buf_2_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_0/ADDA_util_ds_buf_2_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_2_0, cache-ID = 109cc5f3e36ffa48; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_4_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_4_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 17f9d23c4bdd5215 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_0/ADDA_util_ds_buf_4_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_4_0, cache-ID = 17f9d23c4bdd5215; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_3_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 003c9c8d6fdd00c6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/0/003c9c8d6fdd00c6/ADDA_util_ds_buf_2_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_0/ADDA_util_ds_buf_3_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_3_0, cache-ID = 003c9c8d6fdd00c6; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_proc_sys_reset_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c0ff9768553716d6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/0/c0ff9768553716d6/ADDA_proc_sys_reset_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_0/ADDA_proc_sys_reset_0_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_proc_sys_reset_0_0, cache-ID = c0ff9768553716d6; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_IBUFDS_GTE4_i_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_IBUFDS_GTE4_i_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 677735d46bac40a9 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/6/7/677735d46bac40a9/ADDA_IBUFDS_GTE4_i_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_0/ADDA_IBUFDS_GTE4_i_0_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_IBUFDS_GTE4_i_0_0, cache-ID = 677735d46bac40a9; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_zynq_ultra_ps_e_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0ea3b97b1072ae71 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/e/0ea3b97b1072ae71/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/e/0ea3b97b1072ae71/ADDA_zynq_ultra_ps_e_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/e/0ea3b97b1072ae71/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/e/0ea3b97b1072ae71/ADDA_zynq_ultra_ps_e_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/0/e/0ea3b97b1072ae71/ADDA_zynq_ultra_ps_e_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_zynq_ultra_ps_e_0_0/ADDA_zynq_ultra_ps_e_0_0.dcp
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_zynq_ultra_ps_e_0_0, cache-ID = 0ea3b97b1072ae71; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_axi_quad_spi_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_axi_quad_spi_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1d14ff31f4aac0ee to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/d/1d14ff31f4aac0ee/ADDA_axi_quad_spi_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/d/1d14ff31f4aac0ee/ADDA_axi_quad_spi_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/d/1d14ff31f4aac0ee/ADDA_axi_quad_spi_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/d/1d14ff31f4aac0ee/ADDA_axi_quad_spi_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/d/1d14ff31f4aac0ee/ADDA_axi_quad_spi_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_axi_quad_spi_0_0/ADDA_axi_quad_spi_0_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_axi_quad_spi_0_0, cache-ID = 1d14ff31f4aac0ee; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_proc_sys_reset_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_proc_sys_reset_0_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c6fc707ed85b98f4 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/6/c6fc707ed85b98f4/ADDA_proc_sys_reset_0_2_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/6/c6fc707ed85b98f4/ADDA_proc_sys_reset_0_2.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/6/c6fc707ed85b98f4/ADDA_proc_sys_reset_0_2_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/6/c6fc707ed85b98f4/ADDA_proc_sys_reset_0_2_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/6/c6fc707ed85b98f4/ADDA_proc_sys_reset_0_2_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_2/ADDA_proc_sys_reset_0_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_proc_sys_reset_0_2, cache-ID = c6fc707ed85b98f4; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_xbar_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_xbar_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 24d980fcf17d5b3b to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/2/4/24d980fcf17d5b3b/ADDA_xbar_1_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/2/4/24d980fcf17d5b3b/ADDA_xbar_1_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/2/4/24d980fcf17d5b3b/ADDA_xbar_1_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/2/4/24d980fcf17d5b3b/ADDA_xbar_1.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/2/4/24d980fcf17d5b3b/ADDA_xbar_1_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_xbar_1/ADDA_xbar_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_xbar_1, cache-ID = 24d980fcf17d5b3b; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c977e4f74a3d3236 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_1/ADDA_util_ds_buf_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_1, cache-ID = c977e4f74a3d3236; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_2_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_2_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aec92dcb23ce2de7 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/a/e/aec92dcb23ce2de7/ADDA_util_ds_buf_2_1_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/a/e/aec92dcb23ce2de7/ADDA_util_ds_buf_2_1_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/a/e/aec92dcb23ce2de7/ADDA_util_ds_buf_2_1.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/a/e/aec92dcb23ce2de7/ADDA_util_ds_buf_2_1_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/a/e/aec92dcb23ce2de7/ADDA_util_ds_buf_2_1_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_2_1/ADDA_util_ds_buf_2_1_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_2_1, cache-ID = aec92dcb23ce2de7; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_4_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_4_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 17f9d23c4bdd5215 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/1/7/17f9d23c4bdd5215/ADDA_util_ds_buf_4_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.v.
INFO: [Common 17-14] Message 'IP_Flow 19-6928' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_4_1/ADDA_util_ds_buf_4_1_stub.v
INFO: [Common 17-14] Message 'IP_Flow 19-6926' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_4_1, cache-ID = 17f9d23c4bdd5215; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_util_ds_buf_3_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_3_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 003c9c8d6fdd00c6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_3_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_3_1, cache-ID = 003c9c8d6fdd00c6; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_proc_sys_reset_0_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_proc_sys_reset_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c0ff9768553716d6 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_proc_sys_reset_0_3
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_proc_sys_reset_0_3, cache-ID = c0ff9768553716d6; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_IBUFDS_GTE4_i_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_IBUFDS_GTE4_i_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 677735d46bac40a9 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_IBUFDS_GTE4_i_0_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_IBUFDS_GTE4_i_0_1, cache-ID = 677735d46bac40a9; cache size = 26.521 MB.
catch { config_ip_cache -export [get_ips -all ADDA_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.521 MB.
export_ip_user_files -of_objects [get_files /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
export_simulation -of_objects [get_files /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd] -directory /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.ip_user_files/sim_scripts -ip_user_files_dir /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.ip_user_files -ipstatic_source_dir /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/compile_simlib/modelsim} {questa=/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/compile_simlib/questa} {xcelium=/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/compile_simlib/xcelium} {vcs=/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/compile_simlib/vcs} {riviera=/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 20 15:05:39 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 15:05:39 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
set_property USER_COMMENTS.comment_1 {}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {}  [get_bd_cells clk_buff_hier_0]
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.521 MB.
[Wed Mar 20 15:42:41 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 15:42:41 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 13444.453 ; gain = 60.031 ; free physical = 9443 ; free virtual = 18975
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 20 15:58:44 2024] Launched synth_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 15:58:44 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
write_bd_tcl -hier_blks [get_bd_cells clk_buff_hier_0] ../user_tcl/clk_buff_hier_0.tcl
INFO: [BD 5-148] Tcl file written out </home/shahamz/FinalProject/user_tcl/clk_buff_hier_0.tcl>.

delete_bd_objs [get_bd_nets SAXI_aresetn_2] [get_bd_nets ADC_CLK_FMC_P_1] [get_bd_nets ADC_CLK_FMC_N_1] [get_bd_nets SAXI_aclk_pad_1] [get_bd_nets CLK_125_P_1] [get_bd_nets drpclk_pad_1] [get_bd_nets CLK_125_N_1] [get_bd_nets DAC_CLK_FMC_P_1] [get_bd_nets DAC_CLK_FMC_N_1] [get_bd_nets util_ds_buf_1_IBUF_DS_ODIV2] [get_bd_nets util_ds_buf_3_BUFG_O] [get_bd_cells clk_buff_hier_0] [get_bd_cells clk_buff_hier_1]
regenerate_bd_layout
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {1 50 463} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_ports DAC_SYNC_N] [get_bd_pins util_ds_buf_0/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net <DAC_SYNC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports DAC_SYNC_P] [get_bd_pins util_ds_buf_0/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <DAC_SYNC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_net [get_bd_ports ADC_CLK_FMC_N] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_1/IBUF_DS_N> is being overridden by the user with net <ADC_CLK_FMC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports ADC_CLK_FMC_P] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_1/IBUF_DS_P> is being overridden by the user with net <ADC_CLK_FMC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_net [get_bd_ports CLKD_SYSREF_ADC_N] [get_bd_pins util_ds_buf_2/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_2/IBUF_DS_N> is being overridden by the user with net <CLKD_SYSREF_ADC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports CLKD_SYSREF_ADC_P] [get_bd_pins util_ds_buf_2/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_2/IBUF_DS_P> is being overridden by the user with net <CLKD_SYSREF_ADC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_net [get_bd_ports CLKD_SYSREF_DAC_N] [get_bd_pins util_ds_buf_3/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_3/IBUF_DS_N> is being overridden by the user with net <CLKD_SYSREF_DAC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports CLKD_SYSREF_DAC_P] [get_bd_pins util_ds_buf_3/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_3/IBUF_DS_P> is being overridden by the user with net <CLKD_SYSREF_DAC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
connect_bd_net [get_bd_ports DAC_CLK_FMC_P] [get_bd_pins util_ds_buf_4/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_4/IBUF_DS_P> is being overridden by the user with net <DAC_CLK_FMC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports DAC_CLK_FMC_N] [get_bd_pins util_ds_buf_4/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_4/IBUF_DS_N> is being overridden by the user with net <DAC_CLK_FMC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
copy_bd_objs /  [get_bd_cells {util_ds_buf_0}]
delete_bd_objs [get_bd_cells util_ds_buf_5]
group_bd_cells buff_hier_0 [get_bd_cells util_ds_buf_0]
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <DAC_SYNC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net <DAC_SYNC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'group_bd_cells buff_hier_0 [get_bd_cells util_ds_buf_0]'
group_bd_cells buff_hier_0 [get_bd_cells util_ds_buf_1] [get_bd_cells util_ds_buf_2] [get_bd_cells util_ds_buf_3] [get_bd_cells util_ds_buf_4] [get_bd_cells util_ds_buf_0]
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_1/IBUF_DS_P> is being overridden by the user with net <ADC_CLK_FMC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_1/IBUF_DS_N> is being overridden by the user with net <ADC_CLK_FMC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_2/IBUF_DS_P> is being overridden by the user with net <CLKD_SYSREF_ADC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_2/IBUF_DS_N> is being overridden by the user with net <CLKD_SYSREF_ADC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_3/IBUF_DS_P> is being overridden by the user with net <CLKD_SYSREF_DAC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_3/IBUF_DS_N> is being overridden by the user with net <CLKD_SYSREF_DAC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_4/IBUF_DS_P> is being overridden by the user with net <DAC_CLK_FMC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_4/IBUF_DS_N> is being overridden by the user with net <DAC_CLK_FMC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_0/IBUF_DS_P> is being overridden by the user with net <DAC_SYNC_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_0/IBUF_DS_N> is being overridden by the user with net <DAC_SYNC_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
create_bd_pin -dir O buff_hier_0/ADC_CLK_FMC
connect_bd_net [get_bd_pins buff_hier_0/ADC_CLK_FMC] [get_bd_pins buff_hier_0/util_ds_buf_1/IBUF_OUT]
create_bd_pin -dir O buff_hier_0/CLKD_SYSREF_ADC
connect_bd_net [get_bd_pins buff_hier_0/CLKD_SYSREF_ADC] [get_bd_pins buff_hier_0/util_ds_buf_2/IBUF_OUT]
create_bd_pin -dir O buff_hier_0/CLKD_SYSREF_DAC
connect_bd_net [get_bd_pins buff_hier_0/CLKD_SYSREF_DAC] [get_bd_pins buff_hier_0/util_ds_buf_3/IBUF_OUT]
create_bd_pin -dir O buff_hier_0/DAC_CLK_FMC
connect_bd_net [get_bd_pins buff_hier_0/DAC_CLK_FMC] [get_bd_pins buff_hier_0/util_ds_buf_4/IBUF_OUT]
create_bd_pin -dir O buff_hier_0/DAC_SYNC
connect_bd_net [get_bd_pins buff_hier_0/DAC_SYNC] [get_bd_pins buff_hier_0/util_ds_buf_0/IBUF_OUT]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {5 1825 52} [get_bd_cells util_ds_buf_0]
set_property CONFIG.C_BUF_TYPE {OBUFDS} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_ports ADC_SYNC_P] [get_bd_pins util_ds_buf_0/OBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/OBUF_DS_P> is being overridden by the user with net <util_ds_buf_0_OBUF_DS_P>. This pin will not be connected as a part of interface connection <CLK_OUT_D3>.
connect_bd_net [get_bd_ports ADC_SYNC_N] [get_bd_pins util_ds_buf_0/OBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </util_ds_buf_0/OBUF_DS_N> is being overridden by the user with net <util_ds_buf_0_OBUF_DS_N>. This pin will not be connected as a part of interface connection <CLK_OUT_D3>.
delete_bd_objs [get_bd_nets jesd204c_block/jesd204c_0_rx_sync]
connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_sync] [get_bd_pins util_ds_buf_0/OBUF_IN]
connect_bd_net [get_bd_pins buff_hier_0/DAC_SYNC] [get_bd_pins jesd204c_block/jesd204c_tx/tx_sync]
disconnect_bd_net /jesd204c_block/Net [get_bd_pins jesd204c_block/jesd204c_rx/rx_sysref]
connect_bd_net [get_bd_pins jesd204c_block/sysref] [get_bd_pins buff_hier_0/CLKD_SYSREF_DAC] -boundary_type upper
connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_sysref] [get_bd_pins buff_hier_0/CLKD_SYSREF_DAC]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_sysref] [get_bd_pins buff_hier_0/CLKD_SYSREF_DAC]'
connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_sysref] [get_bd_pins buff_hier_0/CLKD_SYSREF_ADC]
disconnect_bd_net /jesd204c_block/core_clk_1 [get_bd_pins jesd204c_block/jesd204c_rx/rx_core_clk]
disconnect_bd_net /jesd204c_block/core_clk_1 [get_bd_pins jesd204c_block/jesd204c_0_phy/rx_core_clk]
connect_bd_net [get_bd_pins buff_hier_0/DAC_CLK_FMC] [get_bd_pins data_check_hier_0/core_clk] -boundary_type upper
connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_core_clk] [get_bd_pins buff_hier_0/CLKD_SYSREF_ADC]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_core_clk] [get_bd_pins buff_hier_0/CLKD_SYSREF_ADC]'
connect_bd_net [get_bd_pins jesd204c_block/jesd204c_rx/rx_core_clk] [get_bd_pins buff_hier_0/ADC_CLK_FMC]
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/jesd204c_block/drpclk
/jesd204c_block/refclk
/jesd204c_block/jesd204c_0_phy/rx_core_clk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_6
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_ports drpclk_pad] [get_bd_pins jesd204c_block/drpclk]
connect_bd_net [get_bd_ports refclk_pad_tx_p] [get_bd_pins jesd204c_block/refclk]
connect_bd_net [get_bd_pins jesd204c_block/rx_core_clk] [get_bd_pins jesd204c_block/jesd204c_0_phy/rx_core_clk]
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /data_check_hier_0/jesd204c_0_tl_demap/rx(70000000) and /jesd204c_block/jesd204c_rx/m_axis_rx(25000000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /data_check_hier_0/jesd204c_0_tl_demap/rx(ADDA_DAC_CLK_FMC_N) and /jesd204c_block/jesd204c_rx/m_axis_rx(ADDA_ADC_CLK_FMC_N)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd 
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c977e4f74a3d3236 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_3, cache-ID = c977e4f74a3d3236; cache size = 26.521 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4e6d6e9be6d8e0d3 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_6, cache-ID = 4e6d6e9be6d8e0d3; cache size = 26.521 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
disconnect_bd_net /core_clk_1 [get_bd_pins data_check_hier_0/core_clk]
connect_bd_net [get_bd_pins data_check_hier_0/core_clk] [get_bd_pins buff_hier_0/ADC_CLK_FMC] -boundary_type upper
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_0_8
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.521 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c977e4f74a3d3236 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/c/9/c977e4f74a3d3236/ADDA_util_ds_buf_0_1_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_3/ADDA_util_ds_buf_0_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_3, cache-ID = c977e4f74a3d3236; cache size = 26.521 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4e6d6e9be6d8e0d3 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/4/e/4e6d6e9be6d8e0d3/ADDA_util_ds_buf_0_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_util_ds_buf_0_6/ADDA_util_ds_buf_0_6_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_util_ds_buf_0_6, cache-ID = 4e6d6e9be6d8e0d3; cache size = 26.521 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_0_8
[Wed Mar 20 16:32:07 2024] Launched ADDA_util_ds_buf_0_8_synth_1, ADDA_util_ds_buf_0_4_synth_1, ADDA_util_ds_buf_0_2_synth_1, ADDA_util_ds_buf_0_5_synth_1, synth_1...
Run output will be captured here:
ADDA_util_ds_buf_0_8_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_0_8_synth_1/runme.log
ADDA_util_ds_buf_0_4_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_0_4_synth_1/runme.log
ADDA_util_ds_buf_0_2_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_0_2_synth_1/runme.log
ADDA_util_ds_buf_0_5_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_0_5_synth_1/runme.log
synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 16:32:07 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 13921.773 ; gain = 130.074 ; free physical = 9228 ; free virtual = 18840
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets refclk_pad_tx_p_1]
copy_bd_objs buff_hier_0  [get_bd_cells {buff_hier_0/util_ds_buf_1}]
create_bd_pin -dir O buff_hier_0/CLK_125
connect_bd_net [get_bd_pins buff_hier_0/CLK_125] [get_bd_pins buff_hier_0/util_ds_buf_5/IBUF_OUT]
connect_bd_net [get_bd_ports CLK_125_P] [get_bd_pins buff_hier_0/util_ds_buf_5/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_5/IBUF_DS_P> is being overridden by the user with net <CLK_125_P_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
connect_bd_net [get_bd_ports CLK_125_N] [get_bd_pins buff_hier_0/util_ds_buf_5/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin </buff_hier_0/util_ds_buf_5/IBUF_DS_N> is being overridden by the user with net <CLK_125_N_1>. This pin will not be connected as a part of interface connection <CLK_IN_D>.
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list \
  CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {125} \
  CONFIG.PSU__FPGA_PL1_ENABLE {1} \
  CONFIG.PSU__FPGA_PL2_ENABLE {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
connect_bd_net [get_bd_pins buff_hier_0/CLK_125] [get_bd_pins jesd204c_block/refclk] -boundary_type upper
save_bd_design
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/utils_1/imports/synth_1/ADDA_wrapper.dcp with file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/ADDA_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/data_check_hier_0/rx_clear
/data_gen_hier_0/tx_clear

Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_0_phy/gt0_txdata'(32) to pin: '/jesd204c_block/jesd204c_tx/gt0_txdata'(64) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/jesd204c_block/jesd204c_rx/gt0_rxdata'(64) to pin: '/jesd204c_block/jesd204c_0_phy/gt1_rxdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxn_in'(2) to pin '/jesd204c_block/rxn_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/jesd204c_block/jesd204c_0_phy/rxp_in'(2) to pin '/jesd204c_block/rxp_in'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/sim/ADDA.v
Verilog Output written to : /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hdl/ADDA_wrapper.v
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_280e5b80.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_3d2a128b.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_43e39567.ui> 
Wrote  : </home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ui/bd_8d74926b.ui> 
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] ADDA_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buff_hier_0/util_ds_buf_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/hw_handoff/ADDA.hwh
Generated Hardware Definition File /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/synth/ADDA.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ADDA_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 56a138767447cb76 to dir: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0.dcp to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_stub.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.vhdl to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.cache/ip/2022.2/5/6/56a138767447cb76/ADDA_auto_pc_0_sim_netlist.v to /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.gen/sources_1/bd/ADDA/ip/ADDA_auto_pc_0/ADDA_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ADDA_auto_pc_0, cache-ID = 56a138767447cb76; cache size = 26.641 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ADDA_zynq_ultra_ps_e_0_0
[Wed Mar 20 16:51:50 2024] Launched ADDA_zynq_ultra_ps_e_0_0_synth_1, ADDA_util_ds_buf_1_0_synth_1, synth_1...
Run output will be captured here:
ADDA_zynq_ultra_ps_e_0_0_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_zynq_ultra_ps_e_0_0_synth_1/runme.log
ADDA_util_ds_buf_1_0_synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/ADDA_util_ds_buf_1_0_synth_1/runme.log
synth_1: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/synth_1/runme.log
[Wed Mar 20 16:51:50 2024] Launched impl_1...
Run output will be captured here: /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 14101.734 ; gain = 179.961 ; free physical = 8861 ; free virtual = 18642
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
open_bd_design {/home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd}
report_ip_status -name ip_status 
reset_target all [get_files  /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
export_ip_user_files -of_objects  [get_files  /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/shahamz/FinalProject/FinalProj_ADDA/FinalProj_SimpleSim.srcs/sources_1/bd/ADDA/ADDA.bd]
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 10:27:34 2024...
