module seg7(in,
            w1,
            w2,
            w3,
            w4,
            w5,
            w6);
    input [1:0] in;
    output [6:0] w1, w2, w3, w4, w5, w6;
    
    reg [6:0] w1, w2, w3, w4, w5, w6;
    
    always @(in) begin
        case(in)
            2'b00:
            begin
                w1 <= 7'b1111111;
                w2 <= 7'b1111111;
                w3 <= 7'b1111111;
                w4 <= 7'b1111111;
                w5 <= 7'b1111111;
                w6 <= 7'b1111111;
            end
            2'b01:
            begin
                w1 <= 7'b1111111;
                w2 <= 7'b1111111;
                w3 <= 7'b0000001;
                w4 <= 7'b0011000;
                w5 <= 7'b0110000;
                w6 <= 7'b0001001;
            end
            2'b10:
            begin
                w1 <= 7'b0110001;
                w2 <= 7'b1110001;
                w3 <= 7'b0000001;
                w4 <= 7'b0100100;
                w5 <= 7'b0110000;
                w6 <= 7'b0000001;
            end
        endcase
    end
endmodule
