# MIPS-Processor
5-stage pipelined 32-bit MIPS processor implemented in SystemVerilog with hazard detection and forwarding units.
