Analysis & Elaboration report for delay_line
Wed Mar 13 12:07:26 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                          ;
+------------------------------------+----------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Wed Mar 13 12:07:26 2024                  ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Standard Edition ;
; Revision Name                      ; delay_line                                         ;
; Top-level Entity Name              ; channel                                            ;
; Family                             ; MAX 10                                             ;
; Total logic elements               ; N/A until Partition Merge                          ;
;     Total combinational functions  ; N/A until Partition Merge                          ;
;     Dedicated logic registers      ; N/A until Partition Merge                          ;
; Total registers                    ; N/A until Partition Merge                          ;
; Total pins                         ; N/A until Partition Merge                          ;
; Total virtual pins                 ; N/A until Partition Merge                          ;
; Total memory bits                  ; N/A until Partition Merge                          ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                          ;
; Total PLLs                         ; N/A until Partition Merge                          ;
; UFM blocks                         ; N/A until Partition Merge                          ;
; ADC blocks                         ; N/A until Partition Merge                          ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 64          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAU169C8G     ;                    ;
; Top-level entity name                                            ; channel            ; delay_line         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
    Info: Processing started: Wed Mar 13 12:07:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off delay_line -c delay_line --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 64 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file channel.vhd
    Info (12022): Found design unit 1: channel-rtl File: /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd Line: 18
    Info (12023): Found entity 1: channel File: /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 17
    Info (12023): Found entity 1: encoder File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file FDR.vhd
    Info (12022): Found design unit 1: fdr-rtl File: /misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd Line: 12
    Info (12023): Found entity 1: fdr File: /misc/home/mue/hoefer/quartus/simple_delay_line/FDR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file carry4.vhd
    Info (12022): Found design unit 1: carry4-rtl File: /misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd Line: 14
    Info (12023): Found entity 1: carry4 File: /misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file full_add.vhd
    Info (12022): Found design unit 1: full_add-behavioral File: /misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd Line: 13
    Info (12023): Found entity 1: full_add File: /misc/home/mue/hoefer/quartus/simple_delay_line/full_add.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file delay_line.vhd
    Info (12022): Found design unit 1: delay_line-rtl File: /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd Line: 17
    Info (12023): Found entity 1: delay_line File: /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd Line: 5
Info (12127): Elaborating entity "channel" for the top level hierarchy
Info (12128): Elaborating entity "delay_line" for hierarchy "delay_line:delay_line_inst" File: /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd Line: 48
Info (12128): Elaborating entity "carry4" for hierarchy "delay_line:delay_line_inst|carry4:\carry_delay_line:0:first_carry4:delayblock" File: /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd Line: 43
Info (12128): Elaborating entity "full_add" for hierarchy "delay_line:delay_line_inst|carry4:\carry_delay_line:0:first_carry4:delayblock|full_add:\instan_fa:0:fa" File: /misc/home/mue/hoefer/quartus/simple_delay_line/carry4.vhd Line: 31
Info (12128): Elaborating entity "fdr" for hierarchy "delay_line:delay_line_inst|fdr:\latch:0:ff" File: /misc/home/mue/hoefer/quartus/simple_delay_line/delay_line.vhd Line: 68
Info (12128): Elaborating entity "encoder" for hierarchy "encoder:encoder_inst" File: /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd Line: 58
Warning (10445): VHDL Subtype or Type Declaration warning at encoder.vhd(36): subtype or type has null range File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 36
Warning (10445): VHDL Subtype or Type Declaration warning at encoder.vhd(23): subtype or type has null range File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 23
Warning (10296): VHDL warning at encoder.vhd(25): ignored assignment of value to null range File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 25
Warning (10445): VHDL Subtype or Type Declaration warning at encoder.vhd(33): subtype or type has null range File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 33
Warning (10443): VHDL warning at encoder.vhd(33): ignored choice with illegal range bounds File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 33
Warning (10445): VHDL Subtype or Type Declaration warning at encoder.vhd(34): subtype or type has null range File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 34
Error (10493): VHDL Function Call or Procedure Call Statement error at encoder.vhd(22): calls to function or procedure "cls" caused stack overflow File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 22
Error (10657): VHDL Subprogram error at encoder.vhd(34):  failed to elaborate call to subprogram "cls" File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 34
Error (10658): VHDL Operator error at encoder.vhd(34): failed to evaluate call to operator ""&"" File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 34
Error (10657): VHDL Subprogram error at encoder.vhd(36):  failed to elaborate call to subprogram "cls" File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 36
Error (10658): VHDL Operator error at encoder.vhd(36): failed to evaluate call to operator ""&"" File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 36
Error (10657): VHDL Subprogram error at encoder.vhd(54):  failed to elaborate call to subprogram "cls" File: /misc/home/mue/hoefer/quartus/simple_delay_line/encoder.vhd Line: 54
Error (12152): Can't elaborate user hierarchy "encoder:encoder_inst" File: /misc/home/mue/hoefer/quartus/simple_delay_line/channel.vhd Line: 58
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 7 errors, 7 warnings
    Error: Peak virtual memory: 723 megabytes
    Error: Processing ended: Wed Mar 13 12:07:26 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:21


