
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "Render:core:fsm" "orig"
load port {clk} input -attr xrf 3043 -attr oid 1 -attr @path {/Render/Render:core/Render:core:fsm/clk}
load port {rst} input -attr xrf 3044 -attr oid 2 -attr @path {/Render/Render:core/Render:core:fsm/rst}
load portBus {fsm_output(1:0)} output 2 {fsm_output(1)} {fsm_output(0)} -attr xrf 3045 -attr oid 3 -attr @path {/Render/Render:core/Render:core:fsm/fsm_output}
load net {clk} -attr xrf 3046 -attr oid 4
load net {clk} -port {clk} -attr xrf 3047 -attr oid 5
load net {rst} -attr xrf 3048 -attr oid 6
load net {rst} -port {rst} -attr xrf 3049 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load netBundle {fsm_output} 2 {fsm_output(0)} {fsm_output(1)} -attr xrf 3050 -attr oid 8 -attr vt d -attr @path {/Render/Render:core/Render:core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/Render/Render:core/Render:core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/Render/Render:core/Render:core:fsm/fsm_output}
### END MODULE 

module new "Render:core" "orig"
load port {clk} input -attr xrf 3051 -attr oid 9 -attr vt d -attr @path {/Render/Render:core/clk}
load port {rst} input -attr xrf 3052 -attr oid 10 -attr vt d -attr @path {/Render/Render:core/rst}
load portBus {X_pix:rsc:mgc_in_wire.d(10:0)} input 11 {X_pix:rsc:mgc_in_wire.d(10)} {X_pix:rsc:mgc_in_wire.d(9)} {X_pix:rsc:mgc_in_wire.d(8)} {X_pix:rsc:mgc_in_wire.d(7)} {X_pix:rsc:mgc_in_wire.d(6)} {X_pix:rsc:mgc_in_wire.d(5)} {X_pix:rsc:mgc_in_wire.d(4)} {X_pix:rsc:mgc_in_wire.d(3)} {X_pix:rsc:mgc_in_wire.d(2)} {X_pix:rsc:mgc_in_wire.d(1)} {X_pix:rsc:mgc_in_wire.d(0)} -attr xrf 3053 -attr oid 11 -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load portBus {Y_pix:rsc:mgc_in_wire.d(10:0)} input 11 {Y_pix:rsc:mgc_in_wire.d(10)} {Y_pix:rsc:mgc_in_wire.d(9)} {Y_pix:rsc:mgc_in_wire.d(8)} {Y_pix:rsc:mgc_in_wire.d(7)} {Y_pix:rsc:mgc_in_wire.d(6)} {Y_pix:rsc:mgc_in_wire.d(5)} {Y_pix:rsc:mgc_in_wire.d(4)} {Y_pix:rsc:mgc_in_wire.d(3)} {Y_pix:rsc:mgc_in_wire.d(2)} {Y_pix:rsc:mgc_in_wire.d(1)} {Y_pix:rsc:mgc_in_wire.d(0)} -attr xrf 3054 -attr oid 12 -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load portBus {v_out:rsc:mgc_out_stdreg.d(11:0)} output 12 {v_out:rsc:mgc_out_stdreg.d(11)} {v_out:rsc:mgc_out_stdreg.d(10)} {v_out:rsc:mgc_out_stdreg.d(9)} {v_out:rsc:mgc_out_stdreg.d(8)} {v_out:rsc:mgc_out_stdreg.d(7)} {v_out:rsc:mgc_out_stdreg.d(6)} {v_out:rsc:mgc_out_stdreg.d(5)} {v_out:rsc:mgc_out_stdreg.d(4)} {v_out:rsc:mgc_out_stdreg.d(3)} {v_out:rsc:mgc_out_stdreg.d(2)} {v_out:rsc:mgc_out_stdreg.d(1)} {v_out:rsc:mgc_out_stdreg.d(0)} -attr xrf 3055 -attr oid 13 -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load symbol "Render:core:fsm" "orig" GEN \
     port {clk#1} input \
     port {rst#1} input \
     portBus {fsm_output(1:0)} output 2 {fsm_output(1)} {fsm_output(0)} \

load symbol "mux(2,12)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(11:0)} input 12 {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(11:0)} input 12 {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(12,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(11:0)} input 12 {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRs(11:0)} input 12 {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus {Rs(0:0)} input 1 {Rs(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,9,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(11,0,11,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(11)" "INTERFACE" INV boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,9,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(12,-1,9,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,5,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load netBundle {mux.itm} 12 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} -attr xrf 3056 -attr oid 14 -attr vt d -attr @path {/Render/Render:core/mux.itm}
load net {conc#9.itm(0)} -attr vt d
load net {conc#9.itm(1)} -attr vt d
load net {conc#9.itm(2)} -attr vt d
load net {conc#9.itm(3)} -attr vt d
load net {conc#9.itm(4)} -attr vt d
load net {conc#9.itm(5)} -attr vt d
load net {conc#9.itm(6)} -attr vt d
load net {conc#9.itm(7)} -attr vt d
load net {conc#9.itm(8)} -attr vt d
load net {conc#9.itm(9)} -attr vt d
load net {conc#9.itm(10)} -attr vt d
load net {conc#9.itm(11)} -attr vt d
load netBundle {conc#9.itm} 12 {conc#9.itm(0)} {conc#9.itm(1)} {conc#9.itm(2)} {conc#9.itm(3)} {conc#9.itm(4)} {conc#9.itm(5)} {conc#9.itm(6)} {conc#9.itm(7)} {conc#9.itm(8)} {conc#9.itm(9)} {conc#9.itm(10)} {conc#9.itm(11)} -attr xrf 3057 -attr oid 15 -attr vt d -attr @path {/Render/Render:core/conc#9.itm}
load net {exs#3.itm(0)} -attr vt d
load net {exs#3.itm(1)} -attr vt d
load netBundle {exs#3.itm} 2 {exs#3.itm(0)} {exs#3.itm(1)} -attr vt d -attr @path {/Render/Render:core/exs#3.itm}
load net {conc#10.itm(0)} -attr vt d
load net {conc#10.itm(1)} -attr vt d
load net {conc#10.itm(2)} -attr vt d
load net {conc#10.itm(3)} -attr vt d
load net {conc#10.itm(4)} -attr vt d
load net {conc#10.itm(5)} -attr vt d
load net {conc#10.itm(6)} -attr vt d
load net {conc#10.itm(7)} -attr vt d
load net {conc#10.itm(8)} -attr vt d
load net {conc#10.itm(9)} -attr vt d
load net {conc#10.itm(10)} -attr vt d
load netBundle {conc#10.itm} 11 {conc#10.itm(0)} {conc#10.itm(1)} {conc#10.itm(2)} {conc#10.itm(3)} {conc#10.itm(4)} {conc#10.itm(5)} {conc#10.itm(6)} {conc#10.itm(7)} {conc#10.itm(8)} {conc#10.itm(9)} {conc#10.itm(10)} -attr xrf 3058 -attr oid 16 -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(0)} -attr vt d
load net {aif:not#1.itm(1)} -attr vt d
load net {aif:not#1.itm(2)} -attr vt d
load net {aif:not#1.itm(3)} -attr vt d
load net {aif:not#1.itm(4)} -attr vt d
load net {aif:not#1.itm(5)} -attr vt d
load net {aif:not#1.itm(6)} -attr vt d
load net {aif:not#1.itm(7)} -attr vt d
load net {aif:not#1.itm(8)} -attr vt d
load net {aif:not#1.itm(9)} -attr vt d
load netBundle {aif:not#1.itm} 10 {aif:not#1.itm(0)} {aif:not#1.itm(1)} {aif:not#1.itm(2)} {aif:not#1.itm(3)} {aif:not#1.itm(4)} {aif:not#1.itm(5)} {aif:not#1.itm(6)} {aif:not#1.itm(7)} {aif:not#1.itm(8)} {aif:not#1.itm(9)} -attr xrf 3059 -attr oid 17 -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(X_pix:rsc:mgc_in_wire.d).itm} 10 {slc(X_pix:rsc:mgc_in_wire.d).itm(0)} {slc(X_pix:rsc:mgc_in_wire.d).itm(1)} {slc(X_pix:rsc:mgc_in_wire.d).itm(2)} {slc(X_pix:rsc:mgc_in_wire.d).itm(3)} {slc(X_pix:rsc:mgc_in_wire.d).itm(4)} {slc(X_pix:rsc:mgc_in_wire.d).itm(5)} {slc(X_pix:rsc:mgc_in_wire.d).itm(6)} {slc(X_pix:rsc:mgc_in_wire.d).itm(7)} {slc(X_pix:rsc:mgc_in_wire.d).itm(8)} {slc(X_pix:rsc:mgc_in_wire.d).itm(9)} -attr xrf 3060 -attr oid 18 -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {conc#11.itm(0)} -attr vt d
load net {conc#11.itm(1)} -attr vt d
load net {conc#11.itm(2)} -attr vt d
load net {conc#11.itm(3)} -attr vt d
load net {conc#11.itm(4)} -attr vt d
load net {conc#11.itm(5)} -attr vt d
load net {conc#11.itm(6)} -attr vt d
load net {conc#11.itm(7)} -attr vt d
load net {conc#11.itm(8)} -attr vt d
load net {conc#11.itm(9)} -attr vt d
load net {conc#11.itm(10)} -attr vt d
load net {conc#11.itm(11)} -attr vt d
load netBundle {conc#11.itm} 12 {conc#11.itm(0)} {conc#11.itm(1)} {conc#11.itm(2)} {conc#11.itm(3)} {conc#11.itm(4)} {conc#11.itm(5)} {conc#11.itm(6)} {conc#11.itm(7)} {conc#11.itm(8)} {conc#11.itm(9)} {conc#11.itm(10)} {conc#11.itm(11)} -attr xrf 3061 -attr oid 19 -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(0)} -attr vt d
load net {aif#3:not#2.itm(1)} -attr vt d
load net {aif#3:not#2.itm(2)} -attr vt d
load net {aif#3:not#2.itm(3)} -attr vt d
load net {aif#3:not#2.itm(4)} -attr vt d
load net {aif#3:not#2.itm(5)} -attr vt d
load net {aif#3:not#2.itm(6)} -attr vt d
load net {aif#3:not#2.itm(7)} -attr vt d
load net {aif#3:not#2.itm(8)} -attr vt d
load net {aif#3:not#2.itm(9)} -attr vt d
load net {aif#3:not#2.itm(10)} -attr vt d
load netBundle {aif#3:not#2.itm} 11 {aif#3:not#2.itm(0)} {aif#3:not#2.itm(1)} {aif#3:not#2.itm(2)} {aif#3:not#2.itm(3)} {aif#3:not#2.itm(4)} {aif#3:not#2.itm(5)} {aif#3:not#2.itm(6)} {aif#3:not#2.itm(7)} {aif#3:not#2.itm(8)} {aif#3:not#2.itm(9)} {aif#3:not#2.itm(10)} -attr xrf 3062 -attr oid 20 -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm} 10 {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(0)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(1)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(2)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(3)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(4)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(5)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(6)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(7)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(8)} {slc(Y_pix:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 3063 -attr oid 21 -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {conc#12.itm(0)} -attr vt d
load net {conc#12.itm(1)} -attr vt d
load net {conc#12.itm(2)} -attr vt d
load net {conc#12.itm(3)} -attr vt d
load net {conc#12.itm(4)} -attr vt d
load net {conc#12.itm(5)} -attr vt d
load net {conc#12.itm(6)} -attr vt d
load net {conc#12.itm(7)} -attr vt d
load net {conc#12.itm(8)} -attr vt d
load net {conc#12.itm(9)} -attr vt d
load net {conc#12.itm(10)} -attr vt d
load net {conc#12.itm(11)} -attr vt d
load netBundle {conc#12.itm} 12 {conc#12.itm(0)} {conc#12.itm(1)} {conc#12.itm(2)} {conc#12.itm(3)} {conc#12.itm(4)} {conc#12.itm(5)} {conc#12.itm(6)} {conc#12.itm(7)} {conc#12.itm(8)} {conc#12.itm(9)} {conc#12.itm(10)} {conc#12.itm(11)} -attr xrf 3064 -attr oid 22 -attr vt d -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(0)} -attr vt d
load net {aif#3:not#4.itm(1)} -attr vt d
load net {aif#3:not#4.itm(2)} -attr vt d
load net {aif#3:not#4.itm(3)} -attr vt d
load net {aif#3:not#4.itm(4)} -attr vt d
load net {aif#3:not#4.itm(5)} -attr vt d
load net {aif#3:not#4.itm(6)} -attr vt d
load net {aif#3:not#4.itm(7)} -attr vt d
load net {aif#3:not#4.itm(8)} -attr vt d
load net {aif#3:not#4.itm(9)} -attr vt d
load net {aif#3:not#4.itm(10)} -attr vt d
load netBundle {aif#3:not#4.itm} 11 {aif#3:not#4.itm(0)} {aif#3:not#4.itm(1)} {aif#3:not#4.itm(2)} {aif#3:not#4.itm(3)} {aif#3:not#4.itm(4)} {aif#3:not#4.itm(5)} {aif#3:not#4.itm(6)} {aif#3:not#4.itm(7)} {aif#3:not#4.itm(8)} {aif#3:not#4.itm(9)} {aif#3:not#4.itm(10)} -attr xrf 3065 -attr oid 23 -attr vt d -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(Y_pix:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(Y_pix:rsc:mgc_in_wire.d).itm} 10 {slc(Y_pix:rsc:mgc_in_wire.d).itm(0)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(1)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(2)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(3)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(4)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(5)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(6)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(7)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(8)} {slc(Y_pix:rsc:mgc_in_wire.d).itm(9)} -attr xrf 3066 -attr oid 24 -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {conc#13.itm(0)} -attr vt d
load net {conc#13.itm(1)} -attr vt d
load net {conc#13.itm(2)} -attr vt d
load net {conc#13.itm(3)} -attr vt d
load net {conc#13.itm(4)} -attr vt d
load net {conc#13.itm(5)} -attr vt d
load net {conc#13.itm(6)} -attr vt d
load net {conc#13.itm(7)} -attr vt d
load net {conc#13.itm(8)} -attr vt d
load net {conc#13.itm(9)} -attr vt d
load net {conc#13.itm(10)} -attr vt d
load net {conc#13.itm(11)} -attr vt d
load netBundle {conc#13.itm} 12 {conc#13.itm(0)} {conc#13.itm(1)} {conc#13.itm(2)} {conc#13.itm(3)} {conc#13.itm(4)} {conc#13.itm(5)} {conc#13.itm(6)} {conc#13.itm(7)} {conc#13.itm(8)} {conc#13.itm(9)} {conc#13.itm(10)} {conc#13.itm(11)} -attr xrf 3067 -attr oid 25 -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(0)} -attr vt d
load net {aif#5:not#2.itm(1)} -attr vt d
load net {aif#5:not#2.itm(2)} -attr vt d
load net {aif#5:not#2.itm(3)} -attr vt d
load net {aif#5:not#2.itm(4)} -attr vt d
load net {aif#5:not#2.itm(5)} -attr vt d
load net {aif#5:not#2.itm(6)} -attr vt d
load net {aif#5:not#2.itm(7)} -attr vt d
load net {aif#5:not#2.itm(8)} -attr vt d
load net {aif#5:not#2.itm(9)} -attr vt d
load net {aif#5:not#2.itm(10)} -attr vt d
load netBundle {aif#5:not#2.itm} 11 {aif#5:not#2.itm(0)} {aif#5:not#2.itm(1)} {aif#5:not#2.itm(2)} {aif#5:not#2.itm(3)} {aif#5:not#2.itm(4)} {aif#5:not#2.itm(5)} {aif#5:not#2.itm(6)} {aif#5:not#2.itm(7)} {aif#5:not#2.itm(8)} {aif#5:not#2.itm(9)} {aif#5:not#2.itm(10)} -attr xrf 3068 -attr oid 26 -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(X_pix:rsc:mgc_in_wire.d)#1.itm} 10 {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(0)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(1)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(2)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(3)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(4)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(5)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(6)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(7)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(8)} {slc(X_pix:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 3069 -attr oid 27 -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {clk} -attr xrf 3070 -attr oid 28
load net {clk} -port {clk} -attr xrf 3071 -attr oid 29
load net {rst} -attr xrf 3072 -attr oid 30
load net {rst} -port {rst} -attr xrf 3073 -attr oid 31
load net {X_pix:rsc:mgc_in_wire.d(0)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(1)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(2)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(3)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(4)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(5)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(6)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(7)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(8)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(9)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(10)} -attr vt d
load netBundle {X_pix:rsc:mgc_in_wire.d} 11 {X_pix:rsc:mgc_in_wire.d(0)} {X_pix:rsc:mgc_in_wire.d(1)} {X_pix:rsc:mgc_in_wire.d(2)} {X_pix:rsc:mgc_in_wire.d(3)} {X_pix:rsc:mgc_in_wire.d(4)} {X_pix:rsc:mgc_in_wire.d(5)} {X_pix:rsc:mgc_in_wire.d(6)} {X_pix:rsc:mgc_in_wire.d(7)} {X_pix:rsc:mgc_in_wire.d(8)} {X_pix:rsc:mgc_in_wire.d(9)} {X_pix:rsc:mgc_in_wire.d(10)} -attr xrf 3074 -attr oid 32 -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(0)} -port {X_pix:rsc:mgc_in_wire.d(0)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(1)} -port {X_pix:rsc:mgc_in_wire.d(1)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(2)} -port {X_pix:rsc:mgc_in_wire.d(2)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(3)} -port {X_pix:rsc:mgc_in_wire.d(3)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(4)} -port {X_pix:rsc:mgc_in_wire.d(4)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(5)} -port {X_pix:rsc:mgc_in_wire.d(5)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(6)} -port {X_pix:rsc:mgc_in_wire.d(6)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(7)} -port {X_pix:rsc:mgc_in_wire.d(7)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(8)} -port {X_pix:rsc:mgc_in_wire.d(8)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(9)} -port {X_pix:rsc:mgc_in_wire.d(9)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d(10)} -port {X_pix:rsc:mgc_in_wire.d(10)} -attr vt d
load netBundle {X_pix:rsc:mgc_in_wire.d} 11 {X_pix:rsc:mgc_in_wire.d(0)} {X_pix:rsc:mgc_in_wire.d(1)} {X_pix:rsc:mgc_in_wire.d(2)} {X_pix:rsc:mgc_in_wire.d(3)} {X_pix:rsc:mgc_in_wire.d(4)} {X_pix:rsc:mgc_in_wire.d(5)} {X_pix:rsc:mgc_in_wire.d(6)} {X_pix:rsc:mgc_in_wire.d(7)} {X_pix:rsc:mgc_in_wire.d(8)} {X_pix:rsc:mgc_in_wire.d(9)} {X_pix:rsc:mgc_in_wire.d(10)} -attr xrf 3075 -attr oid 33 -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(0)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(1)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(2)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(3)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(4)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(5)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(6)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(7)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(8)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(9)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(10)} -attr vt d
load netBundle {Y_pix:rsc:mgc_in_wire.d} 11 {Y_pix:rsc:mgc_in_wire.d(0)} {Y_pix:rsc:mgc_in_wire.d(1)} {Y_pix:rsc:mgc_in_wire.d(2)} {Y_pix:rsc:mgc_in_wire.d(3)} {Y_pix:rsc:mgc_in_wire.d(4)} {Y_pix:rsc:mgc_in_wire.d(5)} {Y_pix:rsc:mgc_in_wire.d(6)} {Y_pix:rsc:mgc_in_wire.d(7)} {Y_pix:rsc:mgc_in_wire.d(8)} {Y_pix:rsc:mgc_in_wire.d(9)} {Y_pix:rsc:mgc_in_wire.d(10)} -attr xrf 3076 -attr oid 34 -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(0)} -port {Y_pix:rsc:mgc_in_wire.d(0)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(1)} -port {Y_pix:rsc:mgc_in_wire.d(1)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(2)} -port {Y_pix:rsc:mgc_in_wire.d(2)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(3)} -port {Y_pix:rsc:mgc_in_wire.d(3)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(4)} -port {Y_pix:rsc:mgc_in_wire.d(4)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(5)} -port {Y_pix:rsc:mgc_in_wire.d(5)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(6)} -port {Y_pix:rsc:mgc_in_wire.d(6)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(7)} -port {Y_pix:rsc:mgc_in_wire.d(7)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(8)} -port {Y_pix:rsc:mgc_in_wire.d(8)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(9)} -port {Y_pix:rsc:mgc_in_wire.d(9)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d(10)} -port {Y_pix:rsc:mgc_in_wire.d(10)} -attr vt d
load netBundle {Y_pix:rsc:mgc_in_wire.d} 11 {Y_pix:rsc:mgc_in_wire.d(0)} {Y_pix:rsc:mgc_in_wire.d(1)} {Y_pix:rsc:mgc_in_wire.d(2)} {Y_pix:rsc:mgc_in_wire.d(3)} {Y_pix:rsc:mgc_in_wire.d(4)} {Y_pix:rsc:mgc_in_wire.d(5)} {Y_pix:rsc:mgc_in_wire.d(6)} {Y_pix:rsc:mgc_in_wire.d(7)} {Y_pix:rsc:mgc_in_wire.d(8)} {Y_pix:rsc:mgc_in_wire.d(9)} {Y_pix:rsc:mgc_in_wire.d(10)} -attr xrf 3077 -attr oid 35 -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {v_out:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d(11)} -attr vt d
load netBundle {v_out:rsc:mgc_out_stdreg.d} 12 {v_out:rsc:mgc_out_stdreg.d(0)} {v_out:rsc:mgc_out_stdreg.d(1)} {v_out:rsc:mgc_out_stdreg.d(2)} {v_out:rsc:mgc_out_stdreg.d(3)} {v_out:rsc:mgc_out_stdreg.d(4)} {v_out:rsc:mgc_out_stdreg.d(5)} {v_out:rsc:mgc_out_stdreg.d(6)} {v_out:rsc:mgc_out_stdreg.d(7)} {v_out:rsc:mgc_out_stdreg.d(8)} {v_out:rsc:mgc_out_stdreg.d(9)} {v_out:rsc:mgc_out_stdreg.d(10)} {v_out:rsc:mgc_out_stdreg.d(11)} -attr xrf 3078 -attr oid 36 -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(0)} -port {v_out:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(1)} -port {v_out:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(2)} -port {v_out:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(3)} -port {v_out:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(4)} -port {v_out:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(5)} -port {v_out:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(6)} -port {v_out:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(7)} -port {v_out:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(8)} -port {v_out:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(9)} -port {v_out:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(10)} -port {v_out:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(11)} -port {v_out:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load inst "Render:core:fsm:inst" "Render:core:fsm" "orig" -attr xrf 3079 -attr oid 37 -attr @path {/Render/Render:core/Render:core:fsm:inst} -attr hier "/Render/Render:core/Render:core:fsm" -pg 1 -lvl 3
load net {clk} -pin  "Render:core:fsm:inst" {clk#1} -attr xrf 3080 -attr oid 38 -attr @path {/Render/Render:core/clk}
load net {rst} -pin  "Render:core:fsm:inst" {rst#1} -attr xrf 3081 -attr oid 39 -attr @path {/Render/Render:core/rst}
load net {fsm_output#1(0)} -pin  "Render:core:fsm:inst" {fsm_output(0)} -attr @path {/Render/Render:core/fsm_output}
load net {fsm_output#1(1)} -pin  "Render:core:fsm:inst" {fsm_output(1)} -attr @path {/Render/Render:core/fsm_output}
load inst "mux" "mux(2,12)" "INTERFACE" -attr xrf 3082 -attr oid 40 -attr vt dc -attr @path {/Render/Render:core/mux} -attr area 11.034076 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(12,1,2)"
load net {PWR} -pin  "mux" {A0(0)} -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(1)} -attr @path {/Render/Render:core/conc#9.itm}
load net {C3443_12.dfmergedata.sg3.lpi.dfm#1} -pin  "mux" {A0(2)} -attr vt dc -attr @path {/Render/Render:core/conc#9.itm}
load net {C3443_12.dfmergedata.sg3.lpi.dfm#1} -pin  "mux" {A0(3)} -attr vt dc -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(4)} -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(5)} -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(6)} -attr @path {/Render/Render:core/conc#9.itm}
load net {C3443_12.dfmergedata.sg3.lpi.dfm#1} -pin  "mux" {A0(7)} -attr vt dc -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(8)} -attr @path {/Render/Render:core/conc#9.itm}
load net {C3443_12.dfmergedata.sg3.lpi.dfm#1} -pin  "mux" {A0(9)} -attr vt dc -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(10)} -attr @path {/Render/Render:core/conc#9.itm}
load net {PWR} -pin  "mux" {A0(11)} -attr @path {/Render/Render:core/conc#9.itm}
load net {v_out:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {fsm_output#1(0)} -pin  "mux" {S(0)} -attr @path {/Render/Render:core/slc(fsm_output).itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load inst "reg(v_out:rsc:mgc_out_stdreg.d)" "reg(12,1,0,0,1)" "INTERFACE" -attr xrf 3083 -attr oid 41 -attr vt dc -attr @path {/Render/Render:core/reg(v_out:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/Render/Render:core/mux.itm}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(10)} -attr @path {/Render/Render:core/C0_12}
load net {GND} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {DRs(11)} -attr @path {/Render/Render:core/C0_12}
load net {clk} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 3084 -attr oid 42 -attr @path {/Render/Render:core/clk}
load net {rst} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/Render/Render:core/rst}
load net {v_out:rsc:mgc_out_stdreg.d(0)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(1)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(2)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(3)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(4)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(5)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(6)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(7)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(8)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(9)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(10)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d(11)} -pin  "reg(v_out:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/Render/Render:core/v_out:rsc:mgc_out_stdreg.d}
load inst "aif:not#1" "not(10)" "INTERFACE" -attr xrf 3085 -attr oid 43 -attr vt d -attr @path {/Render/Render:core/aif:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {X_pix:rsc:mgc_in_wire.d(1)} -pin  "aif:not#1" {A(0)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(2)} -pin  "aif:not#1" {A(1)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(3)} -pin  "aif:not#1" {A(2)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(4)} -pin  "aif:not#1" {A(3)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(5)} -pin  "aif:not#1" {A(4)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(6)} -pin  "aif:not#1" {A(5)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(7)} -pin  "aif:not#1" {A(6)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(8)} -pin  "aif:not#1" {A(7)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(9)} -pin  "aif:not#1" {A(8)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {X_pix:rsc:mgc_in_wire.d(10)} -pin  "aif:not#1" {A(9)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d).itm}
load net {aif:not#1.itm(0)} -pin  "aif:not#1" {Z(0)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(1)} -pin  "aif:not#1" {Z(1)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(2)} -pin  "aif:not#1" {Z(2)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(3)} -pin  "aif:not#1" {Z(3)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(4)} -pin  "aif:not#1" {Z(4)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(5)} -pin  "aif:not#1" {Z(5)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(6)} -pin  "aif:not#1" {Z(6)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(7)} -pin  "aif:not#1" {Z(7)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(8)} -pin  "aif:not#1" {Z(8)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load net {aif:not#1.itm(9)} -pin  "aif:not#1" {Z(9)} -attr vt d -attr @path {/Render/Render:core/aif:not#1.itm}
load inst "if:acc#1" "add(11,-1,9,0,11)" "INTERFACE" -attr xrf 3086 -attr oid 44 -attr vt d -attr @path {/Render/Render:core/if:acc#1} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {aif:not#1.itm(0)} -pin  "if:acc#1" {A(0)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(1)} -pin  "if:acc#1" {A(1)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(2)} -pin  "if:acc#1" {A(2)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(3)} -pin  "if:acc#1" {A(3)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(4)} -pin  "if:acc#1" {A(4)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(5)} -pin  "if:acc#1" {A(5)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(6)} -pin  "if:acc#1" {A(6)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(7)} -pin  "if:acc#1" {A(7)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(8)} -pin  "if:acc#1" {A(8)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {aif:not#1.itm(9)} -pin  "if:acc#1" {A(9)} -attr vt d -attr @path {/Render/Render:core/conc#10.itm}
load net {PWR} -pin  "if:acc#1" {A(10)} -attr @path {/Render/Render:core/conc#10.itm}
load net {PWR} -pin  "if:acc#1" {B(0)} -attr @path {/Render/Render:core/C313_9}
load net {GND} -pin  "if:acc#1" {B(1)} -attr @path {/Render/Render:core/C313_9}
load net {GND} -pin  "if:acc#1" {B(2)} -attr @path {/Render/Render:core/C313_9}
load net {PWR} -pin  "if:acc#1" {B(3)} -attr @path {/Render/Render:core/C313_9}
load net {PWR} -pin  "if:acc#1" {B(4)} -attr @path {/Render/Render:core/C313_9}
load net {PWR} -pin  "if:acc#1" {B(5)} -attr @path {/Render/Render:core/C313_9}
load net {GND} -pin  "if:acc#1" {B(6)} -attr @path {/Render/Render:core/C313_9}
load net {GND} -pin  "if:acc#1" {B(7)} -attr @path {/Render/Render:core/C313_9}
load net {PWR} -pin  "if:acc#1" {B(8)} -attr @path {/Render/Render:core/C313_9}
load net {if:acc#1.itm(0)} -pin  "if:acc#1" {Z(0)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(1)} -pin  "if:acc#1" {Z(1)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(2)} -pin  "if:acc#1" {Z(2)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(3)} -pin  "if:acc#1" {Z(3)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(4)} -pin  "if:acc#1" {Z(4)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(5)} -pin  "if:acc#1" {Z(5)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(6)} -pin  "if:acc#1" {Z(6)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(7)} -pin  "if:acc#1" {Z(7)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(8)} -pin  "if:acc#1" {Z(8)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(9)} -pin  "if:acc#1" {Z(9)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load net {if:acc#1.itm(10)} -pin  "if:acc#1" {Z(10)} -attr vt d -attr @path {/Render/Render:core/if:acc#1.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 3087 -attr oid 45 -attr @path {/Render/Render:core/not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:not#6} -pin  "not" {A(0)} -attr @path {/Render/Render:core/if:not#6}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/Render/Render:core/not.itm}
load inst "if:nor" "nor(4,1)" "INTERFACE" -attr xrf 3088 -attr oid 46 -attr vt c -attr @path {/Render/Render:core/if:nor} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {aif#3:acc#1.itm(11)} -pin  "if:nor" {A0(0)} -attr vt c -attr @path {/Render/Render:core/aif#3:slc#2}
load net {if:acc#3.itm(10)} -pin  "if:nor" {A1(0)} -attr @path {/Render/Render:core/aif#1:slc#2}
load net {if:acc#1.itm(10)} -pin  "if:nor" {A2(0)} -attr @path {/Render/Render:core/aif:slc.itm}
load net {not.itm} -pin  "if:nor" {A3(0)} -attr @path {/Render/Render:core/not.itm}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr vt c -attr @path {/Render/Render:core/if:nor.itm}
load inst "acc#1" "add(11,0,11,1,12)" "INTERFACE" -attr xrf 3089 -attr oid 47 -attr vt d -attr @path {/Render/Render:core/acc#1} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {X_pix:rsc:mgc_in_wire.d(0)} -pin  "acc#1" {A(0)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(1)} -pin  "acc#1" {A(1)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(2)} -pin  "acc#1" {A(2)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(3)} -pin  "acc#1" {A(3)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(4)} -pin  "acc#1" {A(4)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(5)} -pin  "acc#1" {A(5)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(6)} -pin  "acc#1" {A(6)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(7)} -pin  "acc#1" {A(7)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(8)} -pin  "acc#1" {A(8)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(9)} -pin  "acc#1" {A(9)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(10)} -pin  "acc#1" {A(10)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {PWR} -pin  "acc#1" {B(0)} -attr @path {/Render/Render:core/Cn655_11}
load net {GND} -pin  "acc#1" {B(1)} -attr @path {/Render/Render:core/Cn655_11}
load net {GND} -pin  "acc#1" {B(2)} -attr @path {/Render/Render:core/Cn655_11}
load net {GND} -pin  "acc#1" {B(3)} -attr @path {/Render/Render:core/Cn655_11}
load net {PWR} -pin  "acc#1" {B(4)} -attr @path {/Render/Render:core/Cn655_11}
load net {PWR} -pin  "acc#1" {B(5)} -attr @path {/Render/Render:core/Cn655_11}
load net {PWR} -pin  "acc#1" {B(6)} -attr @path {/Render/Render:core/Cn655_11}
load net {GND} -pin  "acc#1" {B(7)} -attr @path {/Render/Render:core/Cn655_11}
load net {PWR} -pin  "acc#1" {B(8)} -attr @path {/Render/Render:core/Cn655_11}
load net {GND} -pin  "acc#1" {B(9)} -attr @path {/Render/Render:core/Cn655_11}
load net {PWR} -pin  "acc#1" {B(10)} -attr @path {/Render/Render:core/Cn655_11}
load net {acc#1.itm(0)} -pin  "acc#1" {Z(0)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(1)} -pin  "acc#1" {Z(1)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(2)} -pin  "acc#1" {Z(2)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(3)} -pin  "acc#1" {Z(3)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(4)} -pin  "acc#1" {Z(4)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(5)} -pin  "acc#1" {Z(5)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(6)} -pin  "acc#1" {Z(6)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(7)} -pin  "acc#1" {Z(7)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(8)} -pin  "acc#1" {Z(8)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(9)} -pin  "acc#1" {Z(9)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(10)} -pin  "acc#1" {Z(10)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load net {acc#1.itm(11)} -pin  "acc#1" {Z(11)} -attr vt d -attr @path {/Render/Render:core/acc#1.itm}
load inst "if#1:nor" "nor(4,1)" "INTERFACE" -attr xrf 3090 -attr oid 48 -attr @path {/Render/Render:core/if#1:nor} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {aif#3:acc#1.itm(11)} -pin  "if#1:nor" {A0(0)} -attr @path {/Render/Render:core/aif#3:slc#2}
load net {if:acc#3.itm(10)} -pin  "if#1:nor" {A1(0)} -attr @path {/Render/Render:core/aif#1:slc#2}
load net {aif#5:acc#1.itm(11)} -pin  "if#1:nor" {A2(0)} -attr @path {/Render/Render:core/aif#5:slc#2}
load net {acc#1.itm(11)} -pin  "if#1:nor" {A3(0)} -attr @path {/Render/Render:core/slc#1.itm}
load net {if#1:nor.itm} -pin  "if#1:nor" {Z(0)} -attr @path {/Render/Render:core/if#1:nor.itm}
load inst "aif#3:not#2" "not(11)" "INTERFACE" -attr xrf 3091 -attr oid 49 -attr vt d -attr @path {/Render/Render:core/aif#3:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {Y_pix:rsc:mgc_in_wire.d(0)} -pin  "aif#3:not#2" {A(0)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(1)} -pin  "aif#3:not#2" {A(1)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(2)} -pin  "aif#3:not#2" {A(2)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(3)} -pin  "aif#3:not#2" {A(3)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(4)} -pin  "aif#3:not#2" {A(4)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(5)} -pin  "aif#3:not#2" {A(5)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(6)} -pin  "aif#3:not#2" {A(6)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(7)} -pin  "aif#3:not#2" {A(7)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(8)} -pin  "aif#3:not#2" {A(8)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(9)} -pin  "aif#3:not#2" {A(9)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(10)} -pin  "aif#3:not#2" {A(10)} -attr vt d -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {aif#3:not#2.itm(0)} -pin  "aif#3:not#2" {Z(0)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(1)} -pin  "aif#3:not#2" {Z(1)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(2)} -pin  "aif#3:not#2" {Z(2)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(3)} -pin  "aif#3:not#2" {Z(3)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(4)} -pin  "aif#3:not#2" {Z(4)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(5)} -pin  "aif#3:not#2" {Z(5)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(6)} -pin  "aif#3:not#2" {Z(6)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(7)} -pin  "aif#3:not#2" {Z(7)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(8)} -pin  "aif#3:not#2" {Z(8)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(9)} -pin  "aif#3:not#2" {Z(9)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load net {aif#3:not#2.itm(10)} -pin  "aif#3:not#2" {Z(10)} -attr vt d -attr @path {/Render/Render:core/aif#3:not#2.itm}
load inst "aif#15:acc" "add(12,-1,10,0,12)" "INTERFACE" -attr xrf 3092 -attr oid 50 -attr vt d -attr @path {/Render/Render:core/aif#15:acc} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12)"
load net {aif#3:not#2.itm(0)} -pin  "aif#15:acc" {A(0)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(1)} -pin  "aif#15:acc" {A(1)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(2)} -pin  "aif#15:acc" {A(2)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(3)} -pin  "aif#15:acc" {A(3)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(4)} -pin  "aif#15:acc" {A(4)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(5)} -pin  "aif#15:acc" {A(5)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(6)} -pin  "aif#15:acc" {A(6)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(7)} -pin  "aif#15:acc" {A(7)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(8)} -pin  "aif#15:acc" {A(8)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(9)} -pin  "aif#15:acc" {A(9)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {aif#3:not#2.itm(10)} -pin  "aif#15:acc" {A(10)} -attr vt d -attr @path {/Render/Render:core/conc#11.itm}
load net {PWR} -pin  "aif#15:acc" {A(11)} -attr @path {/Render/Render:core/conc#11.itm}
load net {PWR} -pin  "aif#15:acc" {B(0)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(1)} -attr @path {/Render/Render:core/C995_10}
load net {GND} -pin  "aif#15:acc" {B(2)} -attr @path {/Render/Render:core/C995_10}
load net {GND} -pin  "aif#15:acc" {B(3)} -attr @path {/Render/Render:core/C995_10}
load net {GND} -pin  "aif#15:acc" {B(4)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(5)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(6)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(7)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(8)} -attr @path {/Render/Render:core/C995_10}
load net {PWR} -pin  "aif#15:acc" {B(9)} -attr @path {/Render/Render:core/C995_10}
load net {aif#15:acc.itm(0)} -pin  "aif#15:acc" {Z(0)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(1)} -pin  "aif#15:acc" {Z(1)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(2)} -pin  "aif#15:acc" {Z(2)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(3)} -pin  "aif#15:acc" {Z(3)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(4)} -pin  "aif#15:acc" {Z(4)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(5)} -pin  "aif#15:acc" {Z(5)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(6)} -pin  "aif#15:acc" {Z(6)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(7)} -pin  "aif#15:acc" {Z(7)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(8)} -pin  "aif#15:acc" {Z(8)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(9)} -pin  "aif#15:acc" {Z(9)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(10)} -pin  "aif#15:acc" {Z(10)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load net {aif#15:acc.itm(11)} -pin  "aif#15:acc" {Z(11)} -attr vt d -attr @path {/Render/Render:core/aif#15:acc.itm}
load inst "if#2:acc" "add(10,0,9,1,11)" "INTERFACE" -attr xrf 3093 -attr oid 51 -attr vt d -attr @path {/Render/Render:core/if#2:acc} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {Y_pix:rsc:mgc_in_wire.d(1)} -pin  "if#2:acc" {A(0)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(2)} -pin  "if#2:acc" {A(1)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(3)} -pin  "if#2:acc" {A(2)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(4)} -pin  "if#2:acc" {A(3)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(5)} -pin  "if#2:acc" {A(4)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(6)} -pin  "if#2:acc" {A(5)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(7)} -pin  "if#2:acc" {A(6)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(8)} -pin  "if#2:acc" {A(7)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(9)} -pin  "if#2:acc" {A(8)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {Y_pix:rsc:mgc_in_wire.d(10)} -pin  "if#2:acc" {A(9)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d)#1.itm}
load net {PWR} -pin  "if#2:acc" {B(0)} -attr @path {/Render/Render:core/Cn207_9}
load net {GND} -pin  "if#2:acc" {B(1)} -attr @path {/Render/Render:core/Cn207_9}
load net {GND} -pin  "if#2:acc" {B(2)} -attr @path {/Render/Render:core/Cn207_9}
load net {GND} -pin  "if#2:acc" {B(3)} -attr @path {/Render/Render:core/Cn207_9}
load net {PWR} -pin  "if#2:acc" {B(4)} -attr @path {/Render/Render:core/Cn207_9}
load net {PWR} -pin  "if#2:acc" {B(5)} -attr @path {/Render/Render:core/Cn207_9}
load net {GND} -pin  "if#2:acc" {B(6)} -attr @path {/Render/Render:core/Cn207_9}
load net {GND} -pin  "if#2:acc" {B(7)} -attr @path {/Render/Render:core/Cn207_9}
load net {PWR} -pin  "if#2:acc" {B(8)} -attr @path {/Render/Render:core/Cn207_9}
load net {if#2:acc.itm(0)} -pin  "if#2:acc" {Z(0)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(1)} -pin  "if#2:acc" {Z(1)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(2)} -pin  "if#2:acc" {Z(2)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(3)} -pin  "if#2:acc" {Z(3)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(4)} -pin  "if#2:acc" {Z(4)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(5)} -pin  "if#2:acc" {Z(5)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(6)} -pin  "if#2:acc" {Z(6)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(7)} -pin  "if#2:acc" {Z(7)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(8)} -pin  "if#2:acc" {Z(8)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(9)} -pin  "if#2:acc" {Z(9)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load net {if#2:acc.itm(10)} -pin  "if#2:acc" {Z(10)} -attr vt d -attr @path {/Render/Render:core/if#2:acc.itm}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 3094 -attr oid 52 -attr @path {/Render/Render:core/not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:not#6} -pin  "not#1" {A(0)} -attr @path {/Render/Render:core/if:not#6}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/Render/Render:core/not#1.itm}
load inst "if#2:nor" "nor(4,1)" "INTERFACE" -attr xrf 3095 -attr oid 53 -attr @path {/Render/Render:core/if#2:nor} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {aif#15:acc.itm(11)} -pin  "if#2:nor" {A0(0)} -attr @path {/Render/Render:core/aif#15:slc.itm}
load net {if#2:acc.itm(10)} -pin  "if#2:nor" {A1(0)} -attr @path {/Render/Render:core/aif#13:slc.itm}
load net {aif#5:acc#1.itm(11)} -pin  "if#2:nor" {A2(0)} -attr @path {/Render/Render:core/aif#5:slc#2}
load net {not#1.itm} -pin  "if#2:nor" {A3(0)} -attr @path {/Render/Render:core/not#1.itm}
load net {if#2:nor.itm} -pin  "if#2:nor" {Z(0)} -attr @path {/Render/Render:core/if#2:nor.itm}
load inst "or#3" "or(3,1)" "INTERFACE" -attr xrf 3096 -attr oid 54 -attr vt c -attr @path {/Render/Render:core/or#3} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {if:nor.itm} -pin  "or#3" {A0(0)} -attr vt c -attr @path {/Render/Render:core/if:nor.itm}
load net {if#1:nor.itm} -pin  "or#3" {A1(0)} -attr @path {/Render/Render:core/if#1:nor.itm}
load net {if#2:nor.itm} -pin  "or#3" {A2(0)} -attr @path {/Render/Render:core/if#2:nor.itm}
load net {C3443_12.dfmergedata.sg3.lpi.dfm#1} -pin  "or#3" {Z(0)} -attr vt c -attr @path {/Render/Render:core/C3443_12.dfmergedata.sg3.lpi.dfm#1}
load inst "aif#3:not#4" "not(11)" "INTERFACE" -attr xrf 3097 -attr oid 55 -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {Y_pix:rsc:mgc_in_wire.d(0)} -pin  "aif#3:not#4" {A(0)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(1)} -pin  "aif#3:not#4" {A(1)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(2)} -pin  "aif#3:not#4" {A(2)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(3)} -pin  "aif#3:not#4" {A(3)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(4)} -pin  "aif#3:not#4" {A(4)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(5)} -pin  "aif#3:not#4" {A(5)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(6)} -pin  "aif#3:not#4" {A(6)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(7)} -pin  "aif#3:not#4" {A(7)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(8)} -pin  "aif#3:not#4" {A(8)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(9)} -pin  "aif#3:not#4" {A(9)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d(10)} -pin  "aif#3:not#4" {A(10)} -attr vt dc -attr @path {/Render/Render:core/Y_pix:rsc:mgc_in_wire.d}
load net {aif#3:not#4.itm(0)} -pin  "aif#3:not#4" {Z(0)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(1)} -pin  "aif#3:not#4" {Z(1)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(2)} -pin  "aif#3:not#4" {Z(2)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(3)} -pin  "aif#3:not#4" {Z(3)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(4)} -pin  "aif#3:not#4" {Z(4)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(5)} -pin  "aif#3:not#4" {Z(5)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(6)} -pin  "aif#3:not#4" {Z(6)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(7)} -pin  "aif#3:not#4" {Z(7)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(8)} -pin  "aif#3:not#4" {Z(8)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(9)} -pin  "aif#3:not#4" {Z(9)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load net {aif#3:not#4.itm(10)} -pin  "aif#3:not#4" {Z(10)} -attr vt dc -attr @path {/Render/Render:core/aif#3:not#4.itm}
load inst "aif#3:acc#1" "add(12,-1,9,0,12)" "INTERFACE" -attr xrf 3098 -attr oid 56 -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12)"
load net {aif#3:not#4.itm(0)} -pin  "aif#3:acc#1" {A(0)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(1)} -pin  "aif#3:acc#1" {A(1)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(2)} -pin  "aif#3:acc#1" {A(2)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(3)} -pin  "aif#3:acc#1" {A(3)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(4)} -pin  "aif#3:acc#1" {A(4)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(5)} -pin  "aif#3:acc#1" {A(5)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(6)} -pin  "aif#3:acc#1" {A(6)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(7)} -pin  "aif#3:acc#1" {A(7)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(8)} -pin  "aif#3:acc#1" {A(8)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(9)} -pin  "aif#3:acc#1" {A(9)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {aif#3:not#4.itm(10)} -pin  "aif#3:acc#1" {A(10)} -attr vt dc -attr @path {/Render/Render:core/conc#12.itm}
load net {PWR} -pin  "aif#3:acc#1" {A(11)} -attr @path {/Render/Render:core/conc#12.itm}
load net {PWR} -pin  "aif#3:acc#1" {B(0)} -attr @path {/Render/Render:core/C355_9}
load net {PWR} -pin  "aif#3:acc#1" {B(1)} -attr @path {/Render/Render:core/C355_9}
load net {GND} -pin  "aif#3:acc#1" {B(2)} -attr @path {/Render/Render:core/C355_9}
load net {GND} -pin  "aif#3:acc#1" {B(3)} -attr @path {/Render/Render:core/C355_9}
load net {GND} -pin  "aif#3:acc#1" {B(4)} -attr @path {/Render/Render:core/C355_9}
load net {PWR} -pin  "aif#3:acc#1" {B(5)} -attr @path {/Render/Render:core/C355_9}
load net {PWR} -pin  "aif#3:acc#1" {B(6)} -attr @path {/Render/Render:core/C355_9}
load net {GND} -pin  "aif#3:acc#1" {B(7)} -attr @path {/Render/Render:core/C355_9}
load net {PWR} -pin  "aif#3:acc#1" {B(8)} -attr @path {/Render/Render:core/C355_9}
load net {aif#3:acc#1.itm(0)} -pin  "aif#3:acc#1" {Z(0)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(1)} -pin  "aif#3:acc#1" {Z(1)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(2)} -pin  "aif#3:acc#1" {Z(2)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(3)} -pin  "aif#3:acc#1" {Z(3)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(4)} -pin  "aif#3:acc#1" {Z(4)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(5)} -pin  "aif#3:acc#1" {Z(5)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(6)} -pin  "aif#3:acc#1" {Z(6)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(7)} -pin  "aif#3:acc#1" {Z(7)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(8)} -pin  "aif#3:acc#1" {Z(8)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(9)} -pin  "aif#3:acc#1" {Z(9)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(10)} -pin  "aif#3:acc#1" {Z(10)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load net {aif#3:acc#1.itm(11)} -pin  "aif#3:acc#1" {Z(11)} -attr vt dc -attr @path {/Render/Render:core/aif#3:acc#1.itm}
load inst "if:acc#3" "add(10,0,5,1,11)" "INTERFACE" -attr xrf 3099 -attr oid 57 -attr vt d -attr @path {/Render/Render:core/if:acc#3} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {Y_pix:rsc:mgc_in_wire.d(1)} -pin  "if:acc#3" {A(0)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(2)} -pin  "if:acc#3" {A(1)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(3)} -pin  "if:acc#3" {A(2)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(4)} -pin  "if:acc#3" {A(3)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(5)} -pin  "if:acc#3" {A(4)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(6)} -pin  "if:acc#3" {A(5)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(7)} -pin  "if:acc#3" {A(6)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(8)} -pin  "if:acc#3" {A(7)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(9)} -pin  "if:acc#3" {A(8)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {Y_pix:rsc:mgc_in_wire.d(10)} -pin  "if:acc#3" {A(9)} -attr vt d -attr @path {/Render/Render:core/slc(Y_pix:rsc:mgc_in_wire.d).itm}
load net {PWR} -pin  "if:acc#3" {B(0)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc#3" {B(1)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc#3" {B(2)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc#3" {B(3)} -attr @path {/Render/Render:core/Cn15_5}
load net {PWR} -pin  "if:acc#3" {B(4)} -attr @path {/Render/Render:core/Cn15_5}
load net {if:acc#3.itm(0)} -pin  "if:acc#3" {Z(0)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(1)} -pin  "if:acc#3" {Z(1)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(2)} -pin  "if:acc#3" {Z(2)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(3)} -pin  "if:acc#3" {Z(3)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(4)} -pin  "if:acc#3" {Z(4)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(5)} -pin  "if:acc#3" {Z(5)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(6)} -pin  "if:acc#3" {Z(6)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(7)} -pin  "if:acc#3" {Z(7)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(8)} -pin  "if:acc#3" {Z(8)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(9)} -pin  "if:acc#3" {Z(9)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load net {if:acc#3.itm(10)} -pin  "if:acc#3" {Z(10)} -attr vt d -attr @path {/Render/Render:core/if:acc#3.itm}
load inst "aif#5:not#2" "not(11)" "INTERFACE" -attr xrf 3100 -attr oid 58 -attr vt d -attr @path {/Render/Render:core/aif#5:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(11)"
load net {X_pix:rsc:mgc_in_wire.d(0)} -pin  "aif#5:not#2" {A(0)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(1)} -pin  "aif#5:not#2" {A(1)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(2)} -pin  "aif#5:not#2" {A(2)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(3)} -pin  "aif#5:not#2" {A(3)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(4)} -pin  "aif#5:not#2" {A(4)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(5)} -pin  "aif#5:not#2" {A(5)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(6)} -pin  "aif#5:not#2" {A(6)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(7)} -pin  "aif#5:not#2" {A(7)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(8)} -pin  "aif#5:not#2" {A(8)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(9)} -pin  "aif#5:not#2" {A(9)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d(10)} -pin  "aif#5:not#2" {A(10)} -attr vt d -attr @path {/Render/Render:core/X_pix:rsc:mgc_in_wire.d}
load net {aif#5:not#2.itm(0)} -pin  "aif#5:not#2" {Z(0)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(1)} -pin  "aif#5:not#2" {Z(1)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(2)} -pin  "aif#5:not#2" {Z(2)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(3)} -pin  "aif#5:not#2" {Z(3)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(4)} -pin  "aif#5:not#2" {Z(4)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(5)} -pin  "aif#5:not#2" {Z(5)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(6)} -pin  "aif#5:not#2" {Z(6)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(7)} -pin  "aif#5:not#2" {Z(7)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(8)} -pin  "aif#5:not#2" {Z(8)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(9)} -pin  "aif#5:not#2" {Z(9)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load net {aif#5:not#2.itm(10)} -pin  "aif#5:not#2" {Z(10)} -attr vt d -attr @path {/Render/Render:core/aif#5:not#2.itm}
load inst "aif#5:acc#1" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 3101 -attr oid 59 -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1} -attr area 13.223846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,12)"
load net {aif#5:not#2.itm(0)} -pin  "aif#5:acc#1" {A(0)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(1)} -pin  "aif#5:acc#1" {A(1)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(2)} -pin  "aif#5:acc#1" {A(2)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(3)} -pin  "aif#5:acc#1" {A(3)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(4)} -pin  "aif#5:acc#1" {A(4)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(5)} -pin  "aif#5:acc#1" {A(5)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(6)} -pin  "aif#5:acc#1" {A(6)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(7)} -pin  "aif#5:acc#1" {A(7)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(8)} -pin  "aif#5:acc#1" {A(8)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(9)} -pin  "aif#5:acc#1" {A(9)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {aif#5:not#2.itm(10)} -pin  "aif#5:acc#1" {A(10)} -attr vt d -attr @path {/Render/Render:core/conc#13.itm}
load net {PWR} -pin  "aif#5:acc#1" {A(11)} -attr @path {/Render/Render:core/conc#13.itm}
load net {PWR} -pin  "aif#5:acc#1" {B(0)} -attr @path {/Render/Render:core/C1251_11}
load net {PWR} -pin  "aif#5:acc#1" {B(1)} -attr @path {/Render/Render:core/C1251_11}
load net {GND} -pin  "aif#5:acc#1" {B(2)} -attr @path {/Render/Render:core/C1251_11}
load net {GND} -pin  "aif#5:acc#1" {B(3)} -attr @path {/Render/Render:core/C1251_11}
load net {GND} -pin  "aif#5:acc#1" {B(4)} -attr @path {/Render/Render:core/C1251_11}
load net {PWR} -pin  "aif#5:acc#1" {B(5)} -attr @path {/Render/Render:core/C1251_11}
load net {PWR} -pin  "aif#5:acc#1" {B(6)} -attr @path {/Render/Render:core/C1251_11}
load net {PWR} -pin  "aif#5:acc#1" {B(7)} -attr @path {/Render/Render:core/C1251_11}
load net {GND} -pin  "aif#5:acc#1" {B(8)} -attr @path {/Render/Render:core/C1251_11}
load net {GND} -pin  "aif#5:acc#1" {B(9)} -attr @path {/Render/Render:core/C1251_11}
load net {PWR} -pin  "aif#5:acc#1" {B(10)} -attr @path {/Render/Render:core/C1251_11}
load net {aif#5:acc#1.itm(0)} -pin  "aif#5:acc#1" {Z(0)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(1)} -pin  "aif#5:acc#1" {Z(1)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(2)} -pin  "aif#5:acc#1" {Z(2)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(3)} -pin  "aif#5:acc#1" {Z(3)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(4)} -pin  "aif#5:acc#1" {Z(4)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(5)} -pin  "aif#5:acc#1" {Z(5)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(6)} -pin  "aif#5:acc#1" {Z(6)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(7)} -pin  "aif#5:acc#1" {Z(7)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(8)} -pin  "aif#5:acc#1" {Z(8)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(9)} -pin  "aif#5:acc#1" {Z(9)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(10)} -pin  "aif#5:acc#1" {Z(10)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load net {aif#5:acc#1.itm(11)} -pin  "aif#5:acc#1" {Z(11)} -attr vt d -attr @path {/Render/Render:core/aif#5:acc#1.itm}
load inst "if:acc" "add(10,0,5,1,11)" "INTERFACE" -attr xrf 3102 -attr oid 60 -attr vt d -attr @path {/Render/Render:core/if:acc} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {X_pix:rsc:mgc_in_wire.d(1)} -pin  "if:acc" {A(0)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(2)} -pin  "if:acc" {A(1)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(3)} -pin  "if:acc" {A(2)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(4)} -pin  "if:acc" {A(3)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(5)} -pin  "if:acc" {A(4)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(6)} -pin  "if:acc" {A(5)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(7)} -pin  "if:acc" {A(6)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(8)} -pin  "if:acc" {A(7)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(9)} -pin  "if:acc" {A(8)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {X_pix:rsc:mgc_in_wire.d(10)} -pin  "if:acc" {A(9)} -attr vt d -attr @path {/Render/Render:core/slc(X_pix:rsc:mgc_in_wire.d)#1.itm}
load net {PWR} -pin  "if:acc" {B(0)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc" {B(1)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc" {B(2)} -attr @path {/Render/Render:core/Cn15_5}
load net {GND} -pin  "if:acc" {B(3)} -attr @path {/Render/Render:core/Cn15_5}
load net {PWR} -pin  "if:acc" {B(4)} -attr @path {/Render/Render:core/Cn15_5}
load net {if:acc.itm(0)} -pin  "if:acc" {Z(0)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(1)} -pin  "if:acc" {Z(1)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(2)} -pin  "if:acc" {Z(2)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(3)} -pin  "if:acc" {Z(3)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(4)} -pin  "if:acc" {Z(4)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(5)} -pin  "if:acc" {Z(5)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(6)} -pin  "if:acc" {Z(6)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(7)} -pin  "if:acc" {Z(7)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(8)} -pin  "if:acc" {Z(8)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(9)} -pin  "if:acc" {Z(9)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load net {if:acc.itm(10)} -pin  "if:acc" {Z(10)} -attr vt d -attr @path {/Render/Render:core/if:acc.itm}
load inst "if:not#5" "not(1)" "INTERFACE" -attr xrf 3103 -attr oid 61 -attr @path {/Render/Render:core/if:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {if:acc.itm(10)} -pin  "if:not#5" {A(0)} -attr @path {/Render/Render:core/if:slc.itm}
load net {if:not#6} -pin  "if:not#5" {Z(0)} -attr @path {/Render/Render:core/if:not#6}
### END MODULE 

module new "Render" "orig"
load portBus {X_pix:rsc.z(10:0)} input 11 {X_pix:rsc.z(10)} {X_pix:rsc.z(9)} {X_pix:rsc.z(8)} {X_pix:rsc.z(7)} {X_pix:rsc.z(6)} {X_pix:rsc.z(5)} {X_pix:rsc.z(4)} {X_pix:rsc.z(3)} {X_pix:rsc.z(2)} {X_pix:rsc.z(1)} {X_pix:rsc.z(0)} -attr xrf 3104 -attr oid 62 -attr vt d -attr @path {/Render/X_pix:rsc.z}
load portBus {Y_pix:rsc.z(10:0)} input 11 {Y_pix:rsc.z(10)} {Y_pix:rsc.z(9)} {Y_pix:rsc.z(8)} {Y_pix:rsc.z(7)} {Y_pix:rsc.z(6)} {Y_pix:rsc.z(5)} {Y_pix:rsc.z(4)} {Y_pix:rsc.z(3)} {Y_pix:rsc.z(2)} {Y_pix:rsc.z(1)} {Y_pix:rsc.z(0)} -attr xrf 3105 -attr oid 63 -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load portBus {v_out:rsc.z(11:0)} output 12 {v_out:rsc.z(11)} {v_out:rsc.z(10)} {v_out:rsc.z(9)} {v_out:rsc.z(8)} {v_out:rsc.z(7)} {v_out:rsc.z(6)} {v_out:rsc.z(5)} {v_out:rsc.z(4)} {v_out:rsc.z(3)} {v_out:rsc.z(2)} {v_out:rsc.z(1)} {v_out:rsc.z(0)} -attr xrf 3106 -attr oid 64 -attr vt d -attr @path {/Render/v_out:rsc.z}
load port {clk} input -attr xrf 3107 -attr oid 65 -attr vt d -attr @path {/Render/clk}
load port {rst} input -attr xrf 3108 -attr oid 66 -attr vt d -attr @path {/Render/rst}
load symbol "mgc_ioport.mgc_in_wire(1,11)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(10:0)} output 11 {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(10:0)} input 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(2,11)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(10:0)} output 11 {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(10:0)} input 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(3,12)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(11:0)} input 12 {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(11:0)} output 12 {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "Render:core" "orig" GEN \
     port {clk#1} input \
     port {rst#1} input \
     portBus {X_pix:rsc:mgc_in_wire.d(10:0)} input 11 {X_pix:rsc:mgc_in_wire.d(10)} {X_pix:rsc:mgc_in_wire.d(9)} {X_pix:rsc:mgc_in_wire.d(8)} {X_pix:rsc:mgc_in_wire.d(7)} {X_pix:rsc:mgc_in_wire.d(6)} {X_pix:rsc:mgc_in_wire.d(5)} {X_pix:rsc:mgc_in_wire.d(4)} {X_pix:rsc:mgc_in_wire.d(3)} {X_pix:rsc:mgc_in_wire.d(2)} {X_pix:rsc:mgc_in_wire.d(1)} {X_pix:rsc:mgc_in_wire.d(0)} \
     portBus {Y_pix:rsc:mgc_in_wire.d(10:0)} input 11 {Y_pix:rsc:mgc_in_wire.d(10)} {Y_pix:rsc:mgc_in_wire.d(9)} {Y_pix:rsc:mgc_in_wire.d(8)} {Y_pix:rsc:mgc_in_wire.d(7)} {Y_pix:rsc:mgc_in_wire.d(6)} {Y_pix:rsc:mgc_in_wire.d(5)} {Y_pix:rsc:mgc_in_wire.d(4)} {Y_pix:rsc:mgc_in_wire.d(3)} {Y_pix:rsc:mgc_in_wire.d(2)} {Y_pix:rsc:mgc_in_wire.d(1)} {Y_pix:rsc:mgc_in_wire.d(0)} \
     portBus {v_out:rsc:mgc_out_stdreg.d(11:0)} output 12 {v_out:rsc:mgc_out_stdreg.d(11)} {v_out:rsc:mgc_out_stdreg.d(10)} {v_out:rsc:mgc_out_stdreg.d(9)} {v_out:rsc:mgc_out_stdreg.d(8)} {v_out:rsc:mgc_out_stdreg.d(7)} {v_out:rsc:mgc_out_stdreg.d(6)} {v_out:rsc:mgc_out_stdreg.d(5)} {v_out:rsc:mgc_out_stdreg.d(4)} {v_out:rsc:mgc_out_stdreg.d(3)} {v_out:rsc:mgc_out_stdreg.d(2)} {v_out:rsc:mgc_out_stdreg.d(1)} {v_out:rsc:mgc_out_stdreg.d(0)} \

load net {X_pix:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {X_pix:rsc:mgc_in_wire.d#1(10)} -attr vt d
load netBundle {X_pix:rsc:mgc_in_wire.d#1} 11 {X_pix:rsc:mgc_in_wire.d#1(0)} {X_pix:rsc:mgc_in_wire.d#1(1)} {X_pix:rsc:mgc_in_wire.d#1(2)} {X_pix:rsc:mgc_in_wire.d#1(3)} {X_pix:rsc:mgc_in_wire.d#1(4)} {X_pix:rsc:mgc_in_wire.d#1(5)} {X_pix:rsc:mgc_in_wire.d#1(6)} {X_pix:rsc:mgc_in_wire.d#1(7)} {X_pix:rsc:mgc_in_wire.d#1(8)} {X_pix:rsc:mgc_in_wire.d#1(9)} {X_pix:rsc:mgc_in_wire.d#1(10)} -attr xrf 3109 -attr oid 67 -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {Y_pix:rsc:mgc_in_wire.d#1(10)} -attr vt d
load netBundle {Y_pix:rsc:mgc_in_wire.d#1} 11 {Y_pix:rsc:mgc_in_wire.d#1(0)} {Y_pix:rsc:mgc_in_wire.d#1(1)} {Y_pix:rsc:mgc_in_wire.d#1(2)} {Y_pix:rsc:mgc_in_wire.d#1(3)} {Y_pix:rsc:mgc_in_wire.d#1(4)} {Y_pix:rsc:mgc_in_wire.d#1(5)} {Y_pix:rsc:mgc_in_wire.d#1(6)} {Y_pix:rsc:mgc_in_wire.d#1(7)} {Y_pix:rsc:mgc_in_wire.d#1(8)} {Y_pix:rsc:mgc_in_wire.d#1(9)} {Y_pix:rsc:mgc_in_wire.d#1(10)} -attr xrf 3110 -attr oid 68 -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {v_out:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load netBundle {v_out:rsc:mgc_out_stdreg.d#1} 12 {v_out:rsc:mgc_out_stdreg.d#1(0)} {v_out:rsc:mgc_out_stdreg.d#1(1)} {v_out:rsc:mgc_out_stdreg.d#1(2)} {v_out:rsc:mgc_out_stdreg.d#1(3)} {v_out:rsc:mgc_out_stdreg.d#1(4)} {v_out:rsc:mgc_out_stdreg.d#1(5)} {v_out:rsc:mgc_out_stdreg.d#1(6)} {v_out:rsc:mgc_out_stdreg.d#1(7)} {v_out:rsc:mgc_out_stdreg.d#1(8)} {v_out:rsc:mgc_out_stdreg.d#1(9)} {v_out:rsc:mgc_out_stdreg.d#1(10)} {v_out:rsc:mgc_out_stdreg.d#1(11)} -attr xrf 3111 -attr oid 69 -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {X_pix:rsc.z(0)} -attr vt d
load net {X_pix:rsc.z(1)} -attr vt d
load net {X_pix:rsc.z(2)} -attr vt d
load net {X_pix:rsc.z(3)} -attr vt d
load net {X_pix:rsc.z(4)} -attr vt d
load net {X_pix:rsc.z(5)} -attr vt d
load net {X_pix:rsc.z(6)} -attr vt d
load net {X_pix:rsc.z(7)} -attr vt d
load net {X_pix:rsc.z(8)} -attr vt d
load net {X_pix:rsc.z(9)} -attr vt d
load net {X_pix:rsc.z(10)} -attr vt d
load netBundle {X_pix:rsc.z} 11 {X_pix:rsc.z(0)} {X_pix:rsc.z(1)} {X_pix:rsc.z(2)} {X_pix:rsc.z(3)} {X_pix:rsc.z(4)} {X_pix:rsc.z(5)} {X_pix:rsc.z(6)} {X_pix:rsc.z(7)} {X_pix:rsc.z(8)} {X_pix:rsc.z(9)} {X_pix:rsc.z(10)} -attr xrf 3112 -attr oid 70 -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(0)} -port {X_pix:rsc.z(0)} -attr vt d
load net {X_pix:rsc.z(1)} -port {X_pix:rsc.z(1)} -attr vt d
load net {X_pix:rsc.z(2)} -port {X_pix:rsc.z(2)} -attr vt d
load net {X_pix:rsc.z(3)} -port {X_pix:rsc.z(3)} -attr vt d
load net {X_pix:rsc.z(4)} -port {X_pix:rsc.z(4)} -attr vt d
load net {X_pix:rsc.z(5)} -port {X_pix:rsc.z(5)} -attr vt d
load net {X_pix:rsc.z(6)} -port {X_pix:rsc.z(6)} -attr vt d
load net {X_pix:rsc.z(7)} -port {X_pix:rsc.z(7)} -attr vt d
load net {X_pix:rsc.z(8)} -port {X_pix:rsc.z(8)} -attr vt d
load net {X_pix:rsc.z(9)} -port {X_pix:rsc.z(9)} -attr vt d
load net {X_pix:rsc.z(10)} -port {X_pix:rsc.z(10)} -attr vt d
load netBundle {X_pix:rsc.z} 11 {X_pix:rsc.z(0)} {X_pix:rsc.z(1)} {X_pix:rsc.z(2)} {X_pix:rsc.z(3)} {X_pix:rsc.z(4)} {X_pix:rsc.z(5)} {X_pix:rsc.z(6)} {X_pix:rsc.z(7)} {X_pix:rsc.z(8)} {X_pix:rsc.z(9)} {X_pix:rsc.z(10)} -attr xrf 3113 -attr oid 71 -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {Y_pix:rsc.z(0)} -attr vt d
load net {Y_pix:rsc.z(1)} -attr vt d
load net {Y_pix:rsc.z(2)} -attr vt d
load net {Y_pix:rsc.z(3)} -attr vt d
load net {Y_pix:rsc.z(4)} -attr vt d
load net {Y_pix:rsc.z(5)} -attr vt d
load net {Y_pix:rsc.z(6)} -attr vt d
load net {Y_pix:rsc.z(7)} -attr vt d
load net {Y_pix:rsc.z(8)} -attr vt d
load net {Y_pix:rsc.z(9)} -attr vt d
load net {Y_pix:rsc.z(10)} -attr vt d
load netBundle {Y_pix:rsc.z} 11 {Y_pix:rsc.z(0)} {Y_pix:rsc.z(1)} {Y_pix:rsc.z(2)} {Y_pix:rsc.z(3)} {Y_pix:rsc.z(4)} {Y_pix:rsc.z(5)} {Y_pix:rsc.z(6)} {Y_pix:rsc.z(7)} {Y_pix:rsc.z(8)} {Y_pix:rsc.z(9)} {Y_pix:rsc.z(10)} -attr xrf 3114 -attr oid 72 -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(0)} -port {Y_pix:rsc.z(0)} -attr vt d
load net {Y_pix:rsc.z(1)} -port {Y_pix:rsc.z(1)} -attr vt d
load net {Y_pix:rsc.z(2)} -port {Y_pix:rsc.z(2)} -attr vt d
load net {Y_pix:rsc.z(3)} -port {Y_pix:rsc.z(3)} -attr vt d
load net {Y_pix:rsc.z(4)} -port {Y_pix:rsc.z(4)} -attr vt d
load net {Y_pix:rsc.z(5)} -port {Y_pix:rsc.z(5)} -attr vt d
load net {Y_pix:rsc.z(6)} -port {Y_pix:rsc.z(6)} -attr vt d
load net {Y_pix:rsc.z(7)} -port {Y_pix:rsc.z(7)} -attr vt d
load net {Y_pix:rsc.z(8)} -port {Y_pix:rsc.z(8)} -attr vt d
load net {Y_pix:rsc.z(9)} -port {Y_pix:rsc.z(9)} -attr vt d
load net {Y_pix:rsc.z(10)} -port {Y_pix:rsc.z(10)} -attr vt d
load netBundle {Y_pix:rsc.z} 11 {Y_pix:rsc.z(0)} {Y_pix:rsc.z(1)} {Y_pix:rsc.z(2)} {Y_pix:rsc.z(3)} {Y_pix:rsc.z(4)} {Y_pix:rsc.z(5)} {Y_pix:rsc.z(6)} {Y_pix:rsc.z(7)} {Y_pix:rsc.z(8)} {Y_pix:rsc.z(9)} {Y_pix:rsc.z(10)} -attr xrf 3115 -attr oid 73 -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {v_out:rsc.z(0)} -attr vt d
load net {v_out:rsc.z(1)} -attr vt d
load net {v_out:rsc.z(2)} -attr vt d
load net {v_out:rsc.z(3)} -attr vt d
load net {v_out:rsc.z(4)} -attr vt d
load net {v_out:rsc.z(5)} -attr vt d
load net {v_out:rsc.z(6)} -attr vt d
load net {v_out:rsc.z(7)} -attr vt d
load net {v_out:rsc.z(8)} -attr vt d
load net {v_out:rsc.z(9)} -attr vt d
load net {v_out:rsc.z(10)} -attr vt d
load net {v_out:rsc.z(11)} -attr vt d
load netBundle {v_out:rsc.z} 12 {v_out:rsc.z(0)} {v_out:rsc.z(1)} {v_out:rsc.z(2)} {v_out:rsc.z(3)} {v_out:rsc.z(4)} {v_out:rsc.z(5)} {v_out:rsc.z(6)} {v_out:rsc.z(7)} {v_out:rsc.z(8)} {v_out:rsc.z(9)} {v_out:rsc.z(10)} {v_out:rsc.z(11)} -attr xrf 3116 -attr oid 74 -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(0)} -port {v_out:rsc.z(0)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(1)} -port {v_out:rsc.z(1)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(2)} -port {v_out:rsc.z(2)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(3)} -port {v_out:rsc.z(3)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(4)} -port {v_out:rsc.z(4)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(5)} -port {v_out:rsc.z(5)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(6)} -port {v_out:rsc.z(6)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(7)} -port {v_out:rsc.z(7)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(8)} -port {v_out:rsc.z(8)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(9)} -port {v_out:rsc.z(9)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(10)} -port {v_out:rsc.z(10)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(11)} -port {v_out:rsc.z(11)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {clk} -attr xrf 3117 -attr oid 75
load net {clk} -port {clk} -attr xrf 3118 -attr oid 76
load net {rst} -attr xrf 3119 -attr oid 77
load net {rst} -port {rst} -attr xrf 3120 -attr oid 78
load inst "Render:core:inst" "Render:core" "orig" -attr xrf 3121 -attr oid 79 -attr vt dc -attr @path {/Render/Render:core:inst} -attr area 112.460760 -attr delay 0.368970 -attr hier "/Render/Render:core" -pg 1 -lvl 5
load net {clk} -pin  "Render:core:inst" {clk#1} -attr xrf 3122 -attr oid 80 -attr @path {/Render/clk}
load net {rst} -pin  "Render:core:inst" {rst#1} -attr xrf 3123 -attr oid 81 -attr @path {/Render/rst}
load net {X_pix:rsc:mgc_in_wire.d#1(0)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(1)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(2)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(3)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(4)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(5)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(6)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(7)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(8)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(9)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(10)} -pin  "Render:core:inst" {X_pix:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(0)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(1)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(2)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(3)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(4)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(5)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(6)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(7)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(8)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(9)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(10)} -pin  "Render:core:inst" {Y_pix:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(10)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(11)} -pin  "Render:core:inst" {v_out:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load inst "X_pix:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,11)" "INTERFACE" -attr xrf 3124 -attr oid 82 -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,11)" -pg 1 -lvl 1
load net {X_pix:rsc:mgc_in_wire.d#1(0)} -pin  "X_pix:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(1)} -pin  "X_pix:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(2)} -pin  "X_pix:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(3)} -pin  "X_pix:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(4)} -pin  "X_pix:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(5)} -pin  "X_pix:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(6)} -pin  "X_pix:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(7)} -pin  "X_pix:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(8)} -pin  "X_pix:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(9)} -pin  "X_pix:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc:mgc_in_wire.d#1(10)} -pin  "X_pix:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/Render/X_pix:rsc:mgc_in_wire.d}
load net {X_pix:rsc.z(0)} -pin  "X_pix:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(1)} -pin  "X_pix:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(2)} -pin  "X_pix:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(3)} -pin  "X_pix:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(4)} -pin  "X_pix:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(5)} -pin  "X_pix:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(6)} -pin  "X_pix:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(7)} -pin  "X_pix:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(8)} -pin  "X_pix:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(9)} -pin  "X_pix:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load net {X_pix:rsc.z(10)} -pin  "X_pix:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/Render/X_pix:rsc.z}
load inst "Y_pix:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(2,11)" "INTERFACE" -attr xrf 3125 -attr oid 83 -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(2,11)" -pg 1 -lvl 1
load net {Y_pix:rsc:mgc_in_wire.d#1(0)} -pin  "Y_pix:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(1)} -pin  "Y_pix:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(2)} -pin  "Y_pix:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(3)} -pin  "Y_pix:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(4)} -pin  "Y_pix:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(5)} -pin  "Y_pix:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(6)} -pin  "Y_pix:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(7)} -pin  "Y_pix:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(8)} -pin  "Y_pix:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(9)} -pin  "Y_pix:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc:mgc_in_wire.d#1(10)} -pin  "Y_pix:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/Render/Y_pix:rsc:mgc_in_wire.d}
load net {Y_pix:rsc.z(0)} -pin  "Y_pix:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(1)} -pin  "Y_pix:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(2)} -pin  "Y_pix:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(3)} -pin  "Y_pix:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(4)} -pin  "Y_pix:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(5)} -pin  "Y_pix:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(6)} -pin  "Y_pix:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(7)} -pin  "Y_pix:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(8)} -pin  "Y_pix:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(9)} -pin  "Y_pix:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load net {Y_pix:rsc.z(10)} -pin  "Y_pix:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/Render/Y_pix:rsc.z}
load inst "v_out:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(3,12)" "INTERFACE" -attr xrf 3126 -attr oid 84 -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(3,12)" -pg 1 -lvl 1002
load net {v_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "v_out:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "v_out:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "v_out:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "v_out:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "v_out:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "v_out:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "v_out:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "v_out:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "v_out:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "v_out:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(10)} -pin  "v_out:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc:mgc_out_stdreg.d#1(11)} -pin  "v_out:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/Render/v_out:rsc:mgc_out_stdreg.d}
load net {v_out:rsc.z(0)} -pin  "v_out:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(1)} -pin  "v_out:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(2)} -pin  "v_out:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(3)} -pin  "v_out:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(4)} -pin  "v_out:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(5)} -pin  "v_out:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(6)} -pin  "v_out:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(7)} -pin  "v_out:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(8)} -pin  "v_out:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(9)} -pin  "v_out:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(10)} -pin  "v_out:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/Render/v_out:rsc.z}
load net {v_out:rsc.z(11)} -pin  "v_out:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/Render/v_out:rsc.z}
### END MODULE 

