{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501548126232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501548126236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 20:42:06 2017 " "Processing started: Mon Jul 31 20:42:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501548126236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501548126236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DanceCentralRevolution -c DanceCentralRevolution " "Command: quartus_map --read_settings_files=on --write_settings_files=off DanceCentralRevolution -c DanceCentralRevolution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501548126236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501548126557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501548126557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dancecentralrevolution.v 1 1 " "Found 1 design units, including 1 entities, in source file dancecentralrevolution.v" { { "Info" "ISGN_ENTITY_NAME" "1 DanceCentralRevolution " "Found entity 1: DanceCentralRevolution" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501548136289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501548136289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DanceCentralRevolution " "Elaborating entity \"DanceCentralRevolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501548136320 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLKHALF DanceCentralRevolution.v(6) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(6): object \"CLKHALF\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136334 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vga_r10 DanceCentralRevolution.v(9) " "Verilog HDL warning at DanceCentralRevolution.v(9): object vga_r10 used but never assigned" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vga_g10 DanceCentralRevolution.v(10) " "Verilog HDL warning at DanceCentralRevolution.v(10): object vga_g10 used but never assigned" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vga_b10 DanceCentralRevolution.v(11) " "Verilog HDL warning at DanceCentralRevolution.v(11): object vga_b10 used but never assigned" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DanceCentralRevolution.v(18) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(18): object \"counter\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "movecounter DanceCentralRevolution.v(18) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(18): object \"movecounter\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up DanceCentralRevolution.v(19) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(19): object \"up\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_y DanceCentralRevolution.v(20) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(20): object \"delta_y\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vposframe DanceCentralRevolution.v(22) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(22): object \"vposframe\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpos3frame DanceCentralRevolution.v(23) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(23): object \"hpos3frame\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136335 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpos2frame DanceCentralRevolution.v(24) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(24): object \"hpos2frame\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136336 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpos1frame DanceCentralRevolution.v(25) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(25): object \"hpos1frame\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136336 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hpos0frame DanceCentralRevolution.v(26) " "Verilog HDL or VHDL warning at DanceCentralRevolution.v(26): object \"hpos0frame\" assigned a value but never read" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501548136336 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_r10\[9..2\] 0 DanceCentralRevolution.v(9) " "Net \"vga_r10\[9..2\]\" at DanceCentralRevolution.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501548136339 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_g10\[9..2\] 0 DanceCentralRevolution.v(10) " "Net \"vga_g10\[9..2\]\" at DanceCentralRevolution.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501548136339 "|DanceCentralRevolution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_b10\[9..2\] 0 DanceCentralRevolution.v(11) " "Net \"vga_b10\[9..2\]\" at DanceCentralRevolution.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "DanceCentralRevolution.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/DanceCentralRevolution.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501548136339 "|DanceCentralRevolution"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501548136371 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(63) " "Verilog HDL error at display.v(63): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(63) " "Verilog HDL error at display.v(63): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(64) " "Verilog HDL error at display.v(64): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(71) " "Verilog HDL error at display.v(71): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(72) " "Verilog HDL error at display.v(72): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136371 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(81) " "Verilog HDL error at display.v(81): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(81) " "Verilog HDL error at display.v(81): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(82) " "Verilog HDL error at display.v(82): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(89) " "Verilog HDL error at display.v(89): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos3frame display.v(90) " "Verilog HDL error at display.v(90): object \"hpos3frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 90 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(100) " "Verilog HDL error at display.v(100): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 100 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos2frame display.v(101) " "Verilog HDL error at display.v(101): object \"hpos2frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(101) " "Verilog HDL error at display.v(101): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(108) " "Verilog HDL error at display.v(108): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos2frame display.v(109) " "Verilog HDL error at display.v(109): object \"hpos2frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(118) " "Verilog HDL error at display.v(118): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 118 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "hpos2frame display.v(119) " "Verilog HDL error at display.v(119): object \"hpos2frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136372 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(119) " "Verilog HDL error at display.v(119): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 119 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136373 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vposframe display.v(126) " "Verilog HDL error at display.v(126): object \"vposframe\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "display.v" "" { Text "D:/Advanced Digital Circuit/DanceCentralRevolution/display.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1501548136373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501548136415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 31 20:42:16 2017 " "Processing ended: Mon Jul 31 20:42:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501548136415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501548136415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501548136415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501548136415 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501548137019 ""}
