// Seed: 3874889671
module module_0;
  supply0 id_1, id_2;
  assign id_1 = -1;
  parameter id_3 = -1;
  parameter id_4 = -1;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_6 = 32'd43
) (
    input tri id_0,
    input supply0 _id_1,
    input tri1 id_2
);
  wire id_4, id_5, _id_6, id_7[id_1 : id_6];
  module_0 modCall_1 ();
  assign id_4 = id_5;
  logic [1 'b0 : 1] id_8;
endmodule
module module_2 #(
    parameter id_4 = 32'd65
) (
    output wire  id_0,
    input  wor   id_1
    , _id_4,
    output uwire id_2
);
  wire [id_4 : -1] id_5;
  assign id_2 = 1'b0;
endmodule
module module_3 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output wire id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply0 id_7,
    input wand id_8
);
  module_2 modCall_1 (
      id_3,
      id_8,
      id_1
  );
endmodule
