Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  2 19:04:03 2025
| Host         : sh1201 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file safe_top_control_sets_placed.rpt
| Design       : safe_top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |             103 |           34 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |               6 |            4 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|        Clock Signal       |               Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            | U3_servo/chk_lock_i_1_n_0                 |                                  |                1 |              2 |         2.00 |
|  U1_PmodKYPD/DSP/slow_clk |                                           |                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG            | U1_PmodKYPD/DEC/Col[3]_i_1_n_0            |                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG            | U1_PmodKYPD/DEC/E[0]                      | U1_PmodKYPD/DEC/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U1_PmodKYPD/DEC/pass_index_reg[1][0]      | U1_PmodKYPD/DEC/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | U1_PmodKYPD/DEC/pass_index_reg[1]_1[0]    | U1_PmodKYPD/DEC/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U1_PmodKYPD/DEC/pass_index_reg[1]_0[0]    | U1_PmodKYPD/DEC/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            |                                           | U1_PmodKYPD/DEC/sclk[19]_i_1_n_0 |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG            |                                           |                                  |               14 |             29 |         2.07 |
|  clk_IBUF_BUFG            | U3_servo/duration_counter_n_0             | reset_IBUF                       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG            | U2_controller/lockout_counter[31]_i_1_n_0 | reset_IBUF                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG            |                                           | reset_IBUF                       |               34 |            103 |         3.03 |
+---------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+


