// Seed: 1169872060
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7
);
  wire id_9;
  module_2 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output logic id_2,
    output tri id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_0
  );
  always_comb #(1) id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : 1 'd0] id_5;
  wire id_6;
  wire [-1 : $realtime -  1] id_7;
endmodule
