
ubuntu-preinstalled/sg_get_lba_status:     file format elf32-littlearm


Disassembly of section .init:

00000838 <.init>:
 838:	push	{r3, lr}
 83c:	bl	12c8 <abort@plt+0x944>
 840:	pop	{r3, pc}

Disassembly of section .plt:

00000844 <sg_set_binary_mode@plt-0x14>:
 844:	push	{lr}		; (str lr, [sp, #-4]!)
 848:	ldr	lr, [pc, #4]	; 854 <sg_set_binary_mode@plt-0x4>
 84c:	add	lr, pc, lr
 850:	ldr	pc, [lr, #8]!
 854:	andeq	r2, r1, r0, lsl r7

00000858 <sg_set_binary_mode@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #73728	; 0x12000
 860:	ldr	pc, [ip, #1808]!	; 0x710

00000864 <__cxa_finalize@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #73728	; 0x12000
 86c:	ldr	pc, [ip, #1800]!	; 0x708

00000870 <free@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #73728	; 0x12000
 878:	ldr	pc, [ip, #1792]!	; 0x700

0000087c <sg_cmds_close_device@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #73728	; 0x12000
 884:	ldr	pc, [ip, #1784]!	; 0x6f8

00000888 <sg_ll_get_lba_status16@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #73728	; 0x12000
 890:	ldr	pc, [ip, #1776]!	; 0x6f0

00000894 <__stack_chk_fail@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #73728	; 0x12000
 89c:	ldr	pc, [ip, #1768]!	; 0x6e8

000008a0 <pr2serr@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #73728	; 0x12000
 8a8:	ldr	pc, [ip, #1760]!	; 0x6e0

000008ac <perror@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #73728	; 0x12000
 8b4:	ldr	pc, [ip, #1752]!	; 0x6d8

000008b8 <hex2stdout@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #73728	; 0x12000
 8c0:	ldr	pc, [ip, #1744]!	; 0x6d0

000008c4 <puts@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #73728	; 0x12000
 8cc:	ldr	pc, [ip, #1736]!	; 0x6c8

000008d0 <__libc_start_main@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #73728	; 0x12000
 8d8:	ldr	pc, [ip, #1728]!	; 0x6c0

000008dc <__gmon_start__@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #73728	; 0x12000
 8e4:	ldr	pc, [ip, #1720]!	; 0x6b8

000008e8 <getopt_long@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #73728	; 0x12000
 8f0:	ldr	pc, [ip, #1712]!	; 0x6b0

000008f4 <sg_get_num_nomult@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #73728	; 0x12000
 8fc:	ldr	pc, [ip, #1704]!	; 0x6a8

00000900 <sg_if_can2stderr@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #73728	; 0x12000
 908:	ldr	pc, [ip, #1696]!	; 0x6a0

0000090c <putchar@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #73728	; 0x12000
 914:	ldr	pc, [ip, #1688]!	; 0x698

00000918 <__printf_chk@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #73728	; 0x12000
 920:	ldr	pc, [ip, #1680]!	; 0x690

00000924 <sg_get_llnum@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #73728	; 0x12000
 92c:	ldr	pc, [ip, #1672]!	; 0x688

00000930 <sg_convert_errno@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #73728	; 0x12000
 938:	ldr	pc, [ip, #1664]!	; 0x680

0000093c <safe_strerror@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #73728	; 0x12000
 944:	ldr	pc, [ip, #1656]!	; 0x678

00000948 <sg_get_category_sense_str@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #73728	; 0x12000
 950:	ldr	pc, [ip, #1648]!	; 0x670

00000954 <sg_get_num@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #73728	; 0x12000
 95c:	ldr	pc, [ip, #1640]!	; 0x668

00000960 <sg_cmds_open_device@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #73728	; 0x12000
 968:	ldr	pc, [ip, #1632]!	; 0x660

0000096c <sg_ll_get_lba_status32@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #73728	; 0x12000
 974:	ldr	pc, [ip, #1624]!	; 0x658

00000978 <sg_memalign@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #73728	; 0x12000
 980:	ldr	pc, [ip, #1616]!	; 0x650

00000984 <abort@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #73728	; 0x12000
 98c:	ldr	pc, [ip, #1608]!	; 0x648

Disassembly of section .text:

00000990 <.text>:
     990:	svcmi	0x00f0e92d
     994:	sfm	f2, 4, [sp, #-0]
     998:	movwcs	r8, #2818	; 0xb02
     99c:			; <UNDEFINED> instruction: 0xf8df2500
     9a0:			; <UNDEFINED> instruction: 0xf8dfa7b4
     9a4:			; <UNDEFINED> instruction: 0x462cb7b4
     9a8:			; <UNDEFINED> instruction: 0x460644fa
     9ac:	ldrbtmi	fp, [fp], #177	; 0xb1
     9b0:	strtmi	r4, [r9], pc, lsl #12
     9b4:	tstcs	r4, #3358720	; 0x334000
     9b8:			; <UNDEFINED> instruction: 0xf8dfab18
     9bc:	strtmi	r2, [r8], r0, lsr #15
     9c0:	tstcs	r8, #8, 6	; 0x20000000
     9c4:	ldrbtmi	r9, [sl], #-781	; 0xfffffcf3
     9c8:			; <UNDEFINED> instruction: 0x3794f8df
     9cc:	strls	r9, [sl, #-1298]	; 0xfffffaee
     9d0:	stmib	sp, {r0, r1, r4, r8, sl, ip, pc}^
     9d4:	strls	r5, [lr, #-1291]	; 0xfffffaf5
     9d8:	strls	r9, [pc, #-1296]	; 4d0 <sg_set_binary_mode@plt-0x388>
     9dc:	ldmpl	r3, {r0, r4, r8, sl, ip, pc}^
     9e0:			; <UNDEFINED> instruction: 0x932f681b
     9e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     9e8:			; <UNDEFINED> instruction: 0x3778f8df
     9ec:	ldrbtmi	r9, [fp], #-1303	; 0xfffffae9
     9f0:	blls	22561c <abort@plt+0x224c98>
     9f4:			; <UNDEFINED> instruction: 0x465a4639
     9f8:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
     9fc:	movwls	r9, #1304	; 0x518
     a00:			; <UNDEFINED> instruction: 0xf7ff4653
     a04:	mcrrne	15, 7, lr, r1, cr2
     a08:	sbchi	pc, ip, r0
     a0c:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
     a10:	vmul.i8	d2, d0, d23
     a14:	ldm	pc, {r0, r4, r5, r7, pc}^	; <UNPREDICTABLE>
     a18:	svcge	0x0092f001
     a1c:	svcge	0x00afafaf
     a20:	cdphi	15, 10, cr10, cr15, cr15, {5}
     a24:	svcge	0x00afafaf
     a28:	svcge	0x00afafaf
     a2c:	blhi	7088f0 <abort@plt+0x707f6c>
     a30:	svcge	0x00af88af
     a34:	svcge	0x00afafaf
     a38:	svcge	0x00afafaf
     a3c:	svcge	0x00af84af
     a40:	adcls	sl, pc, #460	; 0x1cc
     a44:			; <UNDEFINED> instruction: 0x63afafaf
     a48:	svcge	0x00afaf4f
     a4c:	ldmdacs	r9!, {r0, r1, r2, r3, r5, r7, r9, lr, pc}
     a50:			; <UNDEFINED> instruction: 0xf04f22af
     a54:	strb	r0, [ip, r1, lsl #16]
     a58:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     a5c:	blls	2ba988 <abort@plt+0x2ba004>
     a60:	movwls	r3, #41729	; 0xa301
     a64:	tstls	r0, #67108864	; 0x4000000
     a68:	bls	27a97c <abort@plt+0x279ff8>
     a6c:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
     a70:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
     a74:	svc	0x003ef7ff
     a78:			; <UNDEFINED> instruction: 0x901328ff
     a7c:			; <UNDEFINED> instruction: 0xf8dfd9b9
     a80:	strcs	r0, [r1], #-1772	; 0xfffff914
     a84:			; <UNDEFINED> instruction: 0xf7ff4478
     a88:	rsb	lr, r4, ip, lsl #30
     a8c:			; <UNDEFINED> instruction: 0xf8df9a09
     a90:	ldmpl	r3, {r3, r4, r6, r7, r9, sl, ip, sp}^
     a94:			; <UNDEFINED> instruction: 0xf7ff6818
     a98:	movwcs	lr, #3910	; 0xf46
     a9c:	rscscc	pc, pc, #79	; 0x4f
     aa0:	strmi	r4, [r4], -fp, lsl #5
     aa4:	addmi	fp, r2, #8, 30
     aa8:			; <UNDEFINED> instruction: 0xf8dfd2a3
     aac:	strcs	r0, [r1], #-1732	; 0xfffff93c
     ab0:			; <UNDEFINED> instruction: 0xf7ff4478
     ab4:	strd	lr, [lr], #-230	; 0xffffff1a
     ab8:			; <UNDEFINED> instruction: 0xf8df9a09
     abc:	ldmpl	r3, {r2, r3, r5, r7, r9, sl, ip, sp}^
     ac0:			; <UNDEFINED> instruction: 0xf7ff6818
     ac4:			; <UNDEFINED> instruction: 0xf5b0ef48
     ac8:	andls	r1, sp, r0, lsl #31
     acc:			; <UNDEFINED> instruction: 0xf8dfd991
     ad0:	vst1.32	{d16-d18}, [pc :128], r4
     ad4:	strcs	r1, [r1], #-384	; 0xfffffe80
     ad8:			; <UNDEFINED> instruction: 0xf7ff4478
     adc:	eors	lr, sl, r2, ror #29
     ae0:			; <UNDEFINED> instruction: 0xf8df9a09
     ae4:	ldmpl	r3, {r2, r7, r9, sl, ip, sp}^
     ae8:			; <UNDEFINED> instruction: 0xf7ff6818
     aec:	mcrrne	15, 1, lr, sl, cr12
     af0:			; <UNDEFINED> instruction: 0xf1b0bf08
     af4:			; <UNDEFINED> instruction: 0xf0003fff
     af8:	stmib	sp, {r1, r2, r9, pc}^
     afc:			; <UNDEFINED> instruction: 0xe7780114
     b00:			; <UNDEFINED> instruction: 0xf8df9a09
     b04:	ldmpl	r3, {r2, r5, r6, r9, sl, ip, sp}^
     b08:			; <UNDEFINED> instruction: 0xf7ff6818
     b0c:	movwcs	lr, #3852	; 0xf0c
     b10:	rscscc	pc, pc, #79	; 0x4f
     b14:	svclt	0x0008428b
     b18:			; <UNDEFINED> instruction: 0xf0c04282
     b1c:	andsls	r8, r2, lr, ror #3
     b20:	blls	2fa8c4 <abort@plt+0x2f9f40>
     b24:	movwls	r3, #45825	; 0xb301
     b28:	movwcs	lr, #5987	; 0x1763
     b2c:	strb	r9, [r0, -lr, lsl #6]!
     b30:	tstls	r1, #67108864	; 0x4000000
     b34:	blls	33a8b0 <abort@plt+0x339f2c>
     b38:	movwls	r3, #49921	; 0xc301
     b3c:			; <UNDEFINED> instruction: 0xf8dfe759
     b40:	tstcs	r8, r8, lsr r6
     b44:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     b48:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b4c:			; <UNDEFINED> instruction: 0x062cf8df
     b50:			; <UNDEFINED> instruction: 0xf7ff4478
     b54:			; <UNDEFINED> instruction: 0xf8dfeea6
     b58:			; <UNDEFINED> instruction: 0xf8df2628
     b5c:	ldrbtmi	r3, [sl], #-1540	; 0xfffff9fc
     b60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     b64:	subsmi	r9, sl, pc, lsr #22
     b68:	rschi	pc, r4, #64	; 0x40
     b6c:	eorslt	r4, r1, r0, lsr #12
     b70:	blhi	bbe6c <abort@plt+0xbb4e8>
     b74:	svchi	0x00f0e8bd
     b78:			; <UNDEFINED> instruction: 0xf8df4601
     b7c:	strcs	r0, [r1], #-1544	; 0xfffff9f8
     b80:			; <UNDEFINED> instruction: 0xf7ff4478
     b84:			; <UNDEFINED> instruction: 0xf8dfee8e
     b88:	tstcs	r8, r0, lsl #12
     b8c:			; <UNDEFINED> instruction: 0xf7ff4478
     b90:			; <UNDEFINED> instruction: 0xf8dfee88
     b94:	ldrbtmi	r0, [r8], #-1528	; 0xfffffa08
     b98:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     b9c:	movwcs	lr, #6107	; 0x17db
     ba0:	str	r9, [r6, -pc, lsl #6]!
     ba4:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
     ba8:			; <UNDEFINED> instruction: 0xf8529a09
     bac:			; <UNDEFINED> instruction: 0xf8dbb003
     bb0:	adcsmi	r1, r1, #0
     bb4:	strtmi	sp, [sl], r9, asr #22
     bb8:	blcs	27800 <abort@plt+0x26e7c>
     bbc:	addshi	pc, r5, r0
     bc0:	blcs	27800 <abort@plt+0x26e7c>
     bc4:			; <UNDEFINED> instruction: 0xf1bad164
     bc8:			; <UNDEFINED> instruction: 0xf0000f00
     bcc:	blls	36125c <abort@plt+0x3608d8>
     bd0:	vqrdmlah.s<illegal width 8>	d2, d0, d8
     bd4:			; <UNDEFINED> instruction: 0xf8df808f
     bd8:	ldrbtmi	r5, [sp], #-1468	; 0xfffffa44
     bdc:	blcs	27820 <abort@plt+0x26e9c>
     be0:	blls	47517c <abort@plt+0x4747f8>
     be4:	svceq	0x0000f1b8
     be8:			; <UNDEFINED> instruction: 0xb123d06d
     bec:	streq	pc, [r8, #2271]!	; 0x8df
     bf0:			; <UNDEFINED> instruction: 0xf7ff4478
     bf4:	blls	4bc554 <abort@plt+0x4bbbd0>
     bf8:	cmnle	r0, r0, lsl #22
     bfc:			; <UNDEFINED> instruction: 0xf0402c00
     c00:	bls	2a1104 <abort@plt+0x2a0780>
     c04:	ldrbmi	r4, [r0], -r9, asr #12
     c08:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     c0c:	movwls	r1, #40451	; 0x9e03
     c10:	addshi	pc, r7, r0, lsl #5
     c14:	subsmi	r9, ip, #9216	; 0x2400
     c18:			; <UNDEFINED> instruction: 0xf7ff4620
     c1c:			; <UNDEFINED> instruction: 0x4651ee90
     c20:			; <UNDEFINED> instruction: 0xf8df4602
     c24:	ldrbtmi	r0, [r8], #-1400	; 0xfffffa88
     c28:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
     c2c:			; <UNDEFINED> instruction: 0xf7ff4620
     c30:	strmi	lr, [r4], -r0, lsl #29
     c34:	tstlt	r8, r7, lsl r8
     c38:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     c3c:	blcs	2786c <abort@plt+0x26ee8>
     c40:	stccs	0, cr13, [r0], {113}	; 0x71
     c44:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     c48:	mcrrne	7, 8, lr, fp, cr5
     c4c:	eorge	pc, r1, r7, asr r8	; <UNPREDICTABLE>
     c50:			; <UNDEFINED> instruction: 0xf8cb42b3
     c54:	ble	febccc5c <abort@plt+0xfebcc2d8>
     c58:	strbmi	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     c5c:			; <UNDEFINED> instruction: 0xf857447c
     c60:	strtmi	r1, [r0], -r3, lsr #32
     c64:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     c68:	ldrdcc	pc, [r0], -fp
     c6c:			; <UNDEFINED> instruction: 0xf8cb3301
     c70:	adcsmi	r3, r3, #0
     c74:			; <UNDEFINED> instruction: 0xf8dfdbf3
     c78:	tstcs	r8, ip, lsr #10
     c7c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     c80:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     c84:	streq	pc, [r0, #-2271]!	; 0xfffff721
     c88:			; <UNDEFINED> instruction: 0xf7ff4478
     c8c:	strb	lr, [r2, -sl, lsl #28]!
     c90:	ldreq	pc, [r8, #-2271]	; 0xfffff721
     c94:			; <UNDEFINED> instruction: 0xf7ff4478
     c98:			; <UNDEFINED> instruction: 0xf8dfee04
     c9c:	strcs	r1, [r0], #-1300	; 0xfffffaec
     ca0:	ldreq	pc, [r0, #-2271]	; 0xfffff721
     ca4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     ca8:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
     cac:	andcs	lr, r1, r3, asr r7
     cb0:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     cb4:	ble	fe50acbc <abort@plt+0xfe50a338>
     cb8:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     cbc:	ldrbtmi	r2, [r8], #-1039	; 0xfffffbf1
     cc0:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     cc4:	blcs	3aba4 <abort@plt+0x3a220>
     cc8:	rscshi	pc, fp, r0, asr #32
     ccc:	blcs	e78fc <abort@plt+0xe6f78>
     cd0:			; <UNDEFINED> instruction: 0xf8dfdd91
     cd4:	ldrbtmi	r0, [r8], #-1256	; 0xfffffb18
     cd8:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     cdc:			; <UNDEFINED> instruction: 0xf8dfe78b
     ce0:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
     ce4:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     ce8:	blls	3bab10 <abort@plt+0x3ba18c>
     cec:			; <UNDEFINED> instruction: 0xf43f2b00
     cf0:	ldrb	sl, [r2, sl, ror #30]
     cf4:	bge	5e7924 <abort@plt+0x5e6fa0>
     cf8:	tstcs	r0, sp, lsl #16
     cfc:	svclt	0x00d42b03
     d00:	movwcs	r2, #4864	; 0x1300
     d04:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
     d08:	stmdacs	r0, {r0, r2, r9, sl, lr}
     d0c:	svcge	0x0066f47f
     d10:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     d14:	ldrbtmi	r9, [r8], #-2317	; 0xfffff6f3
     d18:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     d1c:			; <UNDEFINED> instruction: 0xf7ff200c
     d20:	strmi	lr, [r4], -r8, lsl #28
     d24:			; <UNDEFINED> instruction: 0xf8dfe717
     d28:	strtmi	r0, [r1], -r0, lsr #9
     d2c:			; <UNDEFINED> instruction: 0xf7ff4478
     d30:	stmdacs	r0, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     d34:			; <UNDEFINED> instruction: 0xf8dfd185
     d38:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
     d3c:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
     d40:			; <UNDEFINED> instruction: 0xf89de77f
     d44:	tstcs	r1, ip, asr #32
     d48:	strls	r9, [r1, #-2570]	; 0xfffff5f6
     d4c:	blls	365954 <abort@plt+0x364fd0>
     d50:	tstls	r3, r4, lsl #4
     d54:	ldmib	sp, {r1, r8, r9, ip, pc}^
     d58:			; <UNDEFINED> instruction: 0xf7ff2314
     d5c:			; <UNDEFINED> instruction: 0x4604ed96
     d60:	stccs	3, cr11, [r9], {20}
     d64:	bichi	pc, r2, r0
     d68:			; <UNDEFINED> instruction: 0xf0002c05
     d6c:	ldfged	f0, [fp, #-744]	; 0xfffffd18
     d70:	blls	2892b8 <abort@plt+0x288934>
     d74:	strtmi	r4, [sl], -r0, lsr #12
     d78:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
     d7c:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     d80:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
     d84:	stc	7, cr15, [ip, #1020]	; 0x3fc
     d88:			; <UNDEFINED> instruction: 0xf7ff9809
     d8c:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     d90:	svcge	0x0050f6bf
     d94:			; <UNDEFINED> instruction: 0xf7ff4240
     d98:			; <UNDEFINED> instruction: 0x4601edd2
     d9c:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     da0:			; <UNDEFINED> instruction: 0xf7ff4478
     da4:	smlsldx	lr, r5, lr, sp
     da8:	blcs	e79e4 <abort@plt+0xe7060>
     dac:	svclt	0x00c99b0d
     db0:	cdpls	8, 0, cr6, cr13, cr14, {1}
     db4:			; <UNDEFINED> instruction: 0x3604ba36
     db8:	svclt	0x00a842b3
     dbc:			; <UNDEFINED> instruction: 0x469b4633
     dc0:	blcs	27a04 <abort@plt+0x27080>
     dc4:	blls	335350 <abort@plt+0x3349cc>
     dc8:			; <UNDEFINED> instruction: 0xf0402b00
     dcc:	blls	3613e4 <abort@plt+0x360a60>
     dd0:	blls	28b9e4 <abort@plt+0x28b060>
     dd4:	adchi	pc, ip, r0, asr #6
     dd8:	vqrdmulh.s<illegal width 8>	d2, d0, d1
     ddc:	bls	3610a4 <abort@plt+0x360720>
     de0:	sfmle	f4, 4, [fp, #-600]	; 0xfffffda8
     de4:	strle	r0, [r9, #-2011]	; 0xfffff825
     de8:			; <UNDEFINED> instruction: 0x463148fb
     dec:			; <UNDEFINED> instruction: 0xf7ff4478
     df0:	ldmmi	sl!, {r3, r4, r6, r8, sl, fp, sp, lr, pc}^
     df4:	ldrbtmi	r9, [r8], #-2317	; 0xfffff6f3
     df8:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     dfc:	blcs	67a30 <abort@plt+0x670ac>
     e00:	adchi	pc, r7, r0, asr #6
     e04:	svceq	0x0017f1bb
     e08:	cmnhi	r5, r0, asr #6	; <UNPREDICTABLE>
     e0c:			; <UNDEFINED> instruction: 0xf8dd462b
     e10:			; <UNDEFINED> instruction: 0xf853a020
     e14:	ldmdavs	r9, {r3, r8, r9, sl, fp}^
     e18:	andeq	lr, r3, sl, lsr #17
     e1c:			; <UNDEFINED> instruction: 0x1018e9dd
     e20:	blt	9b2e0 <abort@plt+0x9a95c>
     e24:	ldmib	sp, {r0, r1, r3, r9, fp, ip, sp, pc}^
     e28:	blt	d81280 <abort@plt+0xd808fc>
     e2c:	addsmi	r7, r9, #3008	; 0xbc0
     e30:	addsmi	fp, r0, #8, 30
     e34:	streq	pc, [pc, -r7]
     e38:	ldmibne	r2, {r0, r1, r2, r8, r9, ip, lr, pc}
     e3c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
     e40:	svclt	0x00084299
     e44:			; <UNDEFINED> instruction: 0xf0c04290
     e48:	stmiami	r5!, {r0, r3, r5, r6, r8, pc}^
     e4c:			; <UNDEFINED> instruction: 0xf8951dec
     e50:	strcc	r8, [pc, #-21]	; e43 <abort@plt+0x4bf>
     e54:			; <UNDEFINED> instruction: 0xf8df4478
     e58:			; <UNDEFINED> instruction: 0xf7ff938c
     e5c:	ldrbtmi	lr, [r9], #3362	; 0xd22
     e60:	svcne	0x0001f814
     e64:			; <UNDEFINED> instruction: 0xf7ff4648
     e68:	adcmi	lr, r5, #28, 26	; 0x700
     e6c:	ldmmi	lr, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
     e70:	ldrtmi	r4, [sl], -r3, asr #12
     e74:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
     e78:			; <UNDEFINED> instruction: 0xf7ff2463
     e7c:	usada8	r3, r2, sp, lr
     e80:	ldrbtmi	r4, [r8], #-2266	; 0xfffff726
     e84:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
     e88:			; <UNDEFINED> instruction: 0x2600e6bb
     e8c:	stcpl	0, cr14, [r8, #12]!
     e90:			; <UNDEFINED> instruction: 0xf7ff3601
     e94:	ldrmi	lr, [r3, #3388]!	; 0xd3c
     e98:	stmdals	r9, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
     e9c:	stcl	7, cr15, [lr], #1020	; 0x3fc
     ea0:			; <UNDEFINED> instruction: 0xf6bf2800
     ea4:	submi	sl, r4, #3184	; 0xc70
     ea8:			; <UNDEFINED> instruction: 0xf7ff4620
     eac:	strmi	lr, [r1], -r8, asr #26
     eb0:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
     eb4:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     eb8:			; <UNDEFINED> instruction: 0xf7ff4620
     ebc:			; <UNDEFINED> instruction: 0x4604ed3a
     ec0:	bls	2ba9a8 <abort@plt+0x2ba024>
     ec4:	ldrbmi	r4, [r0], -r9, asr #12
     ec8:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     ecc:	movwls	r1, #40451	; 0x9e03
     ed0:	mcrge	6, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ed4:	umaalcc	pc, ip, sp, r8	; <UNPREDICTABLE>
     ed8:	bls	2892e4 <abort@plt+0x288960>
     edc:	movwls	r9, #9217	; 0x2401
     ee0:	blls	367f30 <abort@plt+0x3675ac>
     ee4:	strls	r9, [r0], #-518	; 0xfffffdfa
     ee8:	strls	r9, [r3, #-772]	; 0xfffffcfc
     eec:	tstcs	r4, #3620864	; 0x374000
     ef0:			; <UNDEFINED> instruction: 0xf7ff9105
     ef4:			; <UNDEFINED> instruction: 0x4604ed3c
     ef8:	ldmmi	lr!, {r1, r4, r5, r8, r9, sl, sp, lr, pc}
     efc:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     f00:	stcl	7, cr15, [lr], {255}	; 0xff
     f04:	ldmmi	ip!, {r0, r1, r2, r5, r9, sl, sp, lr, pc}
     f08:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     f0c:	stcl	7, cr15, [r8], {255}	; 0xff
     f10:	ldmmi	sl!, {r0, r5, r9, sl, sp, lr, pc}
     f14:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     f18:	stcl	7, cr15, [r2], {255}	; 0xff
     f1c:			; <UNDEFINED> instruction: 0x211848b8
     f20:			; <UNDEFINED> instruction: 0xf7ff4478
     f24:	ldmmi	r7!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
     f28:			; <UNDEFINED> instruction: 0xf7ff4478
     f2c:			; <UNDEFINED> instruction: 0xe612ecba
     f30:	adcsle	r2, r2, r0, lsl #22
     f34:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
     f38:	ldc	7, cr15, [r2], #1020	; 0x3fc
     f3c:	ldmmi	r3!, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
     f40:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
     f44:	stc	7, cr15, [ip], #1020	; 0x3fc
     f48:	addsmi	r9, lr, #13312	; 0x3400
     f4c:	svcge	0x0056f77f
     f50:			; <UNDEFINED> instruction: 0xf1bbe74f
     f54:	vmaxnm.f32	d16, d0, d7
     f58:	blls	2e1300 <abort@plt+0x2e097c>
     f5c:	streq	pc, [r8], -fp, lsr #3
     f60:	teqne	r6, sl, ror #19
     f64:	subeq	pc, r2, #134217731	; 0x8000003
     f68:			; <UNDEFINED> instruction: 0xf0402b00
     f6c:	bcs	e12a0 <abort@plt+0xe091c>
     f70:	rschi	pc, r2, r0, lsl #4
     f74:			; <UNDEFINED> instruction: 0xf002e8df
     f78:	subseq	r5, r4, #1424	; 0x590
     f7c:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
     f80:	stc	7, cr15, [r0], #1020	; 0x3fc
     f84:	andcs	r7, r1, sl, ror #19
     f88:	andmi	r4, r2, r2, lsr #19
     f8c:			; <UNDEFINED> instruction: 0xf7ff4479
     f90:	blls	2bc2a8 <abort@plt+0x2bb924>
     f94:			; <UNDEFINED> instruction: 0xf0402b00
     f98:	blmi	fe7e128c <abort@plt+0xfe7e0908>
     f9c:	svcmi	0x009f350f
     fa0:	andne	lr, r6, #5120	; 0x1400
     fa4:	ldrbtmi	r4, [fp], #-2462	; 0xfffff662
     fa8:			; <UNDEFINED> instruction: 0xf8cd447f
     fac:	ldrbtmi	fp, [r9], #-48	; 0xffffffd0
     fb0:			; <UNDEFINED> instruction: 0x469b4691
     fb4:	cdp	4, 0, cr9, cr8, cr13, {0}
     fb8:	teqeq	r1, r0, lsl sl
     fbc:	blls	2e53e4 <abort@plt+0x2e4a60>
     fc0:	ldrdhi	pc, [r1], -r5
     fc4:	blx	fe61f584 <abort@plt+0xfe61ec00>
     fc8:			; <UNDEFINED> instruction: 0xf006f888
     fcc:			; <UNDEFINED> instruction: 0xb3b3060f
     fd0:	mulcs	r1, r4, r9
     fd4:	subsge	pc, r0, #14614528	; 0xdf0000
     fd8:	streq	pc, [r8], #-421	; 0xfffffe5b
     fdc:			; <UNDEFINED> instruction: 0xf7ff4479
     fe0:	ldrbtmi	lr, [sl], #3228	; 0xc9c
     fe4:	svccs	0x0001f814
     fe8:	andcs	r4, r1, r1, asr r6
     fec:	ldc	7, cr15, [r4], {255}	; 0xff
     ff0:	mvnsle	r4, r5, lsr #5
     ff4:	ldrtmi	r4, [r3], -sp, lsl #19
     ff8:	andcs	r4, r1, r2, asr #12
     ffc:			; <UNDEFINED> instruction: 0xf7ff4479
    1000:	ldrcc	lr, [r0, #-3212]	; 0xfffff374
    1004:	bicsle	r4, sl, sp, asr #10
    1008:	ldmib	sp, {r3, r9, sl, fp, ip, pc}^
    100c:	strcc	fp, [r8], -ip, lsl #8
    1010:			; <UNDEFINED> instruction: 0xf6bf455e
    1014:	stmmi	r6, {r1, r6, r8, r9, sl, fp, sp, pc}
    1018:			; <UNDEFINED> instruction: 0xf7ff4478
    101c:	ldr	lr, [ip, -r2, asr #24]!
    1020:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    1024:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1028:	stmmi	r3, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    102c:			; <UNDEFINED> instruction: 0xf7ff4478
    1030:	str	lr, [r7, sl, asr #24]!
    1034:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    1038:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    103c:	ldrbmi	lr, [r9], -r2, lsr #15
    1040:	stmibvc	ip!, {r0, sp}
    1044:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1048:	beq	23d6e4 <abort@plt+0x23cd60>
    104c:	svccs	0x0001f81a
    1050:	andcs	r4, r1, r9, lsr r6
    1054:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1058:	mvnsle	r4, r5, asr r5
    105c:	bne	43c8c4 <abort@plt+0x43bf40>
    1060:	andcs	r4, r1, r2, asr #12
    1064:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1068:	stmdale	fp!, {r2, r9, sl, fp, sp}^
    106c:			; <UNDEFINED> instruction: 0xf006e8df
    1070:	andsne	r1, r8, #36, 28	; 0x240
    1074:	ldmdbmi	r2!, {r0, r1}^
    1078:	ldrbtmi	r2, [r9], #-1
    107c:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1080:	stccs	3, cr11, [r1], {4}
    1084:	stmdbmi	pc!, {r1, r5, ip, lr, pc}^	; <UNPREDICTABLE>
    1088:	andcs	r4, r1, r2, lsr #12
    108c:			; <UNDEFINED> instruction: 0xf7ff4479
    1090:	ldr	lr, [r6, r4, asr #24]!
    1094:	andcs	r4, r1, ip, ror #18
    1098:			; <UNDEFINED> instruction: 0xf7ff4479
    109c:			; <UNDEFINED> instruction: 0xe7efec3e
    10a0:	andcs	r4, r1, sl, ror #18
    10a4:			; <UNDEFINED> instruction: 0xf7ff4479
    10a8:			; <UNDEFINED> instruction: 0xe7e9ec38
    10ac:	andcs	r4, r1, r8, ror #18
    10b0:			; <UNDEFINED> instruction: 0xf7ff4479
    10b4:			; <UNDEFINED> instruction: 0xe7e3ec32
    10b8:	andcs	r4, r1, r6, ror #18
    10bc:			; <UNDEFINED> instruction: 0xf7ff4479
    10c0:	ldrb	lr, [sp, ip, lsr #24]
    10c4:			; <UNDEFINED> instruction: 0xf7ff200a
    10c8:	ldr	lr, [sl, r2, lsr #24]
    10cc:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    10d0:	bl	ffe3f0d4 <abort@plt+0xffe3e750>
    10d4:			; <UNDEFINED> instruction: 0x4659e795
    10d8:	andcs	r4, r1, #40, 12	; 0x2800000
    10dc:	bl	ffb3f0e0 <abort@plt+0xffb3e75c>
    10e0:	ldmdami	lr, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    10e4:			; <UNDEFINED> instruction: 0xf7ff4478
    10e8:			; <UNDEFINED> instruction: 0xe64debdc
    10ec:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    10f0:	bl	ff5bf0f4 <abort@plt+0xff5be770>
    10f4:	ldmdami	fp, {r3, r6, r9, sl, sp, lr, pc}^
    10f8:	strbtcs	r4, [r3], #-1625	; 0xfffff9a7
    10fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1100:			; <UNDEFINED> instruction: 0xe641ebd0
    1104:	andcs	r4, r1, r8, asr r9
    1108:			; <UNDEFINED> instruction: 0xf7ff4479
    110c:	ldr	lr, [r9, -r6, lsl #24]!
    1110:			; <UNDEFINED> instruction: 0x46314856
    1114:			; <UNDEFINED> instruction: 0xf7ff4478
    1118:	ldr	lr, [lr, -r4, asr #23]!
    111c:			; <UNDEFINED> instruction: 0x463a4954
    1120:	ldrbtmi	r2, [r9], #-1
    1124:	bl	ffe3f128 <abort@plt+0xffe3e7a4>
    1128:	ldmdami	r2, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}^
    112c:			; <UNDEFINED> instruction: 0xf7ff4478
    1130:	ldrt	lr, [r2], sl, asr #23
    1134:	bl	febbf138 <abort@plt+0xfebbe7b4>
    1138:	andcs	r4, r1, pc, asr #18
    113c:			; <UNDEFINED> instruction: 0xf7ff4479
    1140:	ldr	lr, [pc, -ip, ror #23]
    1144:	ldrtmi	r4, [r2], -sp, asr #18
    1148:	ldrbtmi	r2, [r9], #-1
    114c:	bl	ff93f150 <abort@plt+0xff93e7cc>
    1150:	svclt	0x0000e796
    1154:	andeq	r2, r1, ip, asr r6
    1158:	andeq	r0, r0, lr, lsr #20
    115c:	muleq	r1, sl, r5
    1160:	andeq	r0, r0, r0, lsl #1
    1164:	andeq	r2, r1, r2, ror r5
    1168:	muleq	r0, r8, r0
    116c:	andeq	r1, r0, r0, asr #1
    1170:	andeq	r1, r0, r4, ror r0
    1174:	andeq	r1, r0, ip, lsl r0
    1178:	andeq	r0, r0, sl, asr #17
    117c:	andeq	r0, r0, r0, ror #24
    1180:	andeq	r2, r1, r2, lsl #8
    1184:	andeq	r1, r0, r0
    1188:	andeq	r0, r0, r4, lsl #17
    118c:	andeq	r0, r0, sl, lsl ip
    1190:	andeq	r0, r0, r4, lsl #1
    1194:	andeq	r2, r1, lr, asr #10
    1198:	andeq	r1, r0, ip, ror r0
    119c:	andeq	r1, r0, r2, ror #1
    11a0:	andeq	r0, r0, r8, asr #30
    11a4:	muleq	r0, r2, r7
    11a8:	andeq	r0, r0, r8, lsr #22
    11ac:	andeq	r0, r0, r0, lsr pc
    11b0:	andeq	r0, r0, r4, asr pc
    11b4:	andeq	r0, r0, r2, ror #30
    11b8:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    11bc:			; <UNDEFINED> instruction: 0x00000fbe
    11c0:	andeq	r0, r0, r2, asr #31
    11c4:	andeq	r0, r0, sl, lsl pc
    11c8:	andeq	r1, r0, r8, asr r4
    11cc:	andeq	r1, r0, r6, ror #8
    11d0:	andeq	r1, r0, r6, ror #7
    11d4:	andeq	r1, r0, r8, asr #8
    11d8:	andeq	r0, r0, r8, ror #30
    11dc:	andeq	r0, r0, sl, ror pc
    11e0:	andeq	r0, r0, r8, lsr #31
    11e4:	andeq	r0, r0, r2, ror #31
    11e8:	ldrdeq	r0, [r0], -r2
    11ec:	andeq	r0, r0, r6, asr lr
    11f0:	andeq	r1, r0, r6, lsr r3
    11f4:	strdeq	r0, [r0], -r2
    11f8:	andeq	r0, r0, lr, asr #23
    11fc:	andeq	r0, r0, r2, lsl #26
    1200:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1204:	andeq	r0, r0, r8, lsl #17
    1208:	andeq	r0, r0, r6, ror #27
    120c:	andeq	r0, r0, r2, lsl lr
    1210:	strdeq	r0, [r0], -lr
    1214:	andeq	r1, r0, ip, asr #32
    1218:	andeq	r1, r0, r2, ror r0
    121c:	muleq	r0, r8, lr
    1220:	andeq	r1, r0, lr, ror r0
    1224:	andeq	r1, r0, ip, asr #32
    1228:	andeq	r0, r0, lr, asr lr
    122c:	andeq	r1, r0, r0, lsl r0
    1230:	andeq	r1, r0, r8, asr #1
    1234:	andeq	r0, r0, sl, lsl pc
    1238:	muleq	r0, r8, lr
    123c:			; <UNDEFINED> instruction: 0x00000eba
    1240:	andeq	r1, r0, r2
    1244:	andeq	r1, r0, ip, lsr r0
    1248:	ldrdeq	r0, [r0], -r8
    124c:	andeq	r0, r0, r0, asr #31
    1250:	andeq	r0, r0, r4, lsr #31
    1254:	andeq	r0, r0, r0, lsl #31
    1258:	ldrdeq	r0, [r0], -r6
    125c:	andeq	r1, r0, r8, asr r0
    1260:	andeq	r1, r0, r6, lsr #32
    1264:			; <UNDEFINED> instruction: 0x00000cbc
    1268:	andeq	r0, r0, r0, lsr #27
    126c:	andeq	r0, r0, ip, asr #29
    1270:	strdeq	r0, [r0], -r2
    1274:	andeq	r0, r0, ip, asr #26
    1278:	andeq	r0, r0, r4, ror lr
    127c:	andeq	r0, r0, lr, lsr pc
    1280:	bleq	3d3c4 <abort@plt+0x3ca40>
    1284:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1288:	strbtmi	fp, [sl], -r2, lsl #24
    128c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1290:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1294:	ldrmi	sl, [sl], #776	; 0x308
    1298:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    129c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12a4:			; <UNDEFINED> instruction: 0xf85a4b06
    12a8:	stmdami	r6, {r0, r1, ip, sp}
    12ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12b0:	bl	3bf2b4 <abort@plt+0x3be930>
    12b4:	bl	19bf2b8 <abort@plt+0x19be934>
    12b8:	andeq	r1, r1, ip, lsr #25
    12bc:	andeq	r0, r0, r4, ror r0
    12c0:	andeq	r0, r0, ip, lsl #1
    12c4:	muleq	r0, r0, r0
    12c8:	ldr	r3, [pc, #20]	; 12e4 <abort@plt+0x960>
    12cc:	ldr	r2, [pc, #20]	; 12e8 <abort@plt+0x964>
    12d0:	add	r3, pc, r3
    12d4:	ldr	r2, [r3, r2]
    12d8:	cmp	r2, #0
    12dc:	bxeq	lr
    12e0:	b	8dc <__gmon_start__@plt>
    12e4:	andeq	r1, r1, ip, lsl #25
    12e8:	andeq	r0, r0, r8, lsl #1
    12ec:	blmi	1d330c <abort@plt+0x1d2988>
    12f0:	bmi	1d24d8 <abort@plt+0x1d1b54>
    12f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    12f8:	andle	r4, r3, sl, ror r4
    12fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1300:	ldrmi	fp, [r8, -r3, lsl #2]
    1304:	svclt	0x00004770
    1308:	andeq	r1, r1, r4, lsr lr
    130c:	andeq	r1, r1, r0, lsr lr
    1310:	andeq	r1, r1, r8, ror #24
    1314:	andeq	r0, r0, ip, ror r0
    1318:	stmdbmi	r9, {r3, fp, lr}
    131c:	bmi	252504 <abort@plt+0x251b80>
    1320:	bne	25250c <abort@plt+0x251b88>
    1324:	svceq	0x00cb447a
    1328:			; <UNDEFINED> instruction: 0x01a1eb03
    132c:	andle	r1, r3, r9, asr #32
    1330:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1334:	ldrmi	fp, [r8, -r3, lsl #2]
    1338:	svclt	0x00004770
    133c:	andeq	r1, r1, r8, lsl #28
    1340:	andeq	r1, r1, r4, lsl #28
    1344:	andeq	r1, r1, ip, lsr ip
    1348:	muleq	r0, r4, r0
    134c:	blmi	2ae774 <abort@plt+0x2addf0>
    1350:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1354:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1358:	blmi	26f90c <abort@plt+0x26ef88>
    135c:	ldrdlt	r5, [r3, -r3]!
    1360:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1364:			; <UNDEFINED> instruction: 0xf7ff6818
    1368:			; <UNDEFINED> instruction: 0xf7ffea7e
    136c:	blmi	1c1270 <abort@plt+0x1c08ec>
    1370:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1374:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1378:	ldrdeq	r1, [r1], -r2
    137c:	andeq	r1, r1, ip, lsl #24
    1380:	andeq	r0, r0, r8, ror r0
    1384:	muleq	r1, lr, ip
    1388:			; <UNDEFINED> instruction: 0x00011db2
    138c:	svclt	0x0000e7c4
    1390:	mvnsmi	lr, #737280	; 0xb4000
    1394:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1398:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    139c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    13a0:	b	12bf3a4 <abort@plt+0x12bea20>
    13a4:	blne	1d925a0 <abort@plt+0x1d91c1c>
    13a8:	strhle	r1, [sl], -r6
    13ac:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    13b0:	svccc	0x0004f855
    13b4:	strbmi	r3, [sl], -r1, lsl #8
    13b8:	ldrtmi	r4, [r8], -r1, asr #12
    13bc:	adcmi	r4, r6, #152, 14	; 0x2600000
    13c0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    13c4:	svclt	0x000083f8
    13c8:			; <UNDEFINED> instruction: 0x00011ab6
    13cc:	andeq	r1, r1, ip, lsr #21
    13d0:	svclt	0x00004770

Disassembly of section .fini:

000013d4 <.fini>:
    13d4:	push	{r3, lr}
    13d8:	pop	{r3, pc}
