{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1505494955953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1505494955953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "radioberry 10CL016YE144C8G " "Selected device 10CL016YE144C8G for design \"radioberry\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1505494956110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505494956172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1505494956172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1505494956469 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1505494956469 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1505494956797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1505494956797 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1505494956797 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1505494956797 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 37001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1505494956828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 37003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1505494956828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 37005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1505494956828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 37007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1505494956828 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 37009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1505494956828 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1505494956828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1505494956844 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1505494957399 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9ek1 " "Entity dcfifo_9ek1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1505494959782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1505494959782 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ngk1 " "Entity dcfifo_ngk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1505494959782 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1505494959782 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1505494959782 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1505494959845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1505494959845 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1505494959845 ""}
{ "Info" "ISTA_SDC_FOUND" "rtl/radioberry.sdc " "Reading SDC File: 'rtl/radioberry.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "radioberry.sdc 69 rxFIFO:rxFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at radioberry.sdc(69): rxFIFO:rxFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay radioberry.sdc 69 Argument <from> is not an object ID " "Ignored set_max_delay at radioberry.sdc(69): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from rxFIFO:rxFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\]    -to spi_slave:spi_slave_rx_inst\|treg\[*\] 4 " "set_max_delay -from rxFIFO:rxFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\]    -to spi_slave:spi_slave_rx_inst\|treg\[*\] 4" {  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1505494959860 ""}  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "radioberry.sdc 70 rxFIFO:rx2_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at radioberry.sdc(70): rxFIFO:rx2_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay radioberry.sdc 70 Argument <from> is not an object ID " "Ignored set_max_delay at radioberry.sdc(70): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from rxFIFO:rx2_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\]    -to spi_slave:spi_slave_rx2_inst\|treg\[*\] 4 " "set_max_delay -from rxFIFO:rx2_FIFO_inst\|dcfifo:dcfifo_component\|dcfifo_voj1:auto_generated\|altsyncram_vi31:fifo_ram\|q_b\[*\]    -to spi_slave:spi_slave_rx2_inst\|treg\[*\] 4" {  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1505494959860 ""}  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "radioberry.sdc 75 ad9866_pga\[*\] clock or keeper " "Ignored filter at radioberry.sdc(75): ad9866_pga\[*\] could not be matched with a clock or keeper" {  } { { "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1505494959860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1505494960048 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1505494960157 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.563   ad9866_clk " "  13.563   ad9866_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.563 ad9866_rxclk " "  13.563 ad9866_rxclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.563 ad9866_txclk " "  13.563 ad9866_txclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000    clk_10mhz " " 100.000    clk_10mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce0 " "2500.000      spi_ce0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000      spi_ce1 " "2500.000      spi_ce1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  64.000      spi_sck " "  64.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx2_inst\|done " "2500.000 spi_slave:spi_slave_rx2_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 spi_slave:spi_slave_rx_inst\|done " "2500.000 spi_slave:spi_slave_rx_inst\|done" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.563 virt_ad9866_clk " "  13.563 virt_ad9866_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.563 virt_ad9866_rxclk " "  13.563 virt_ad9866_rxclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1505494960157 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1505494960157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ad9866_clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node ad9866_clk~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866_rxclk~output " "Destination node ad9866_rxclk~output" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 36956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad9866_txclk~output " "Destination node ad9866_txclk~output" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 36958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1505494961269 ""}  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 36992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1505494961269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_10mhz~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_10mhz~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1505494961269 ""}  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 36993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1505494961269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi_slave_rx2_inst\|done  " "Automatically promoted node spi_slave:spi_slave_rx2_inst\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1505494961269 ""}  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 10261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1505494961269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_slave:spi_slave_rx_inst\|done  " "Automatically promoted node spi_slave:spi_slave_rx_inst\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1505494961269 ""}  } { { "rtl/spi_slave.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/spi_slave.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1505494961269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_handler:reset_handler_inst\|reset  " "Automatically promoted node reset_handler:reset_handler_inst\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[23\] " "Destination node counter\[23\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[22\] " "Destination node counter\[22\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[21\] " "Destination node counter\[21\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[20\] " "Destination node counter\[20\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[19\] " "Destination node counter\[19\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[18\] " "Destination node counter\[18\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[17\] " "Destination node counter\[17\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[16\] " "Destination node counter\[16\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[15\] " "Destination node counter\[15\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[14\] " "Destination node counter\[14\]" {  } { { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 443 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1505494961269 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1505494961269 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1505494961269 ""}  } { { "rtl/reset_handler.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/reset_handler.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 5267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1505494961269 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1505494963017 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1505494963033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1505494963033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1505494963064 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1505494963111 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1505494963142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1505494963986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "840 Embedded multiplier block " "Packed 840 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1505494964001 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "146 " "Created 146 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1505494964001 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1505494964001 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505494964753 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1505494964785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1505494966688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505494970782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1505494970907 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1505495000330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505495000330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1505495002641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X10_Y0 X20_Y9 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9" {  } { { "loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9"} { { 12 { 0 ""} 10 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1505495011878 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1505495011878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1505495016065 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1505495016065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505495016065 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.85 " "Total time spent on timing analysis during the Fitter is 13.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1505495016487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1505495016610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1505495018066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1505495018082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1505495019940 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1505495023315 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1505495024377 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone 10 LP " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[0\] 3.3-V LVCMOS 80 " "Pin ad9866_adio\[0\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[0\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[1\] 3.3-V LVCMOS 83 " "Pin ad9866_adio\[1\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[1\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[2\] 3.3-V LVCMOS 85 " "Pin ad9866_adio\[2\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[2\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[3\] 3.3-V LVCMOS 86 " "Pin ad9866_adio\[3\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[3\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[4\] 3.3-V LVCMOS 87 " "Pin ad9866_adio\[4\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[4\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[5\] 3.3-V LVCMOS 98 " "Pin ad9866_adio\[5\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[5\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[6\] 3.3-V LVCMOS 99 " "Pin ad9866_adio\[6\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[6\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[7\] 3.3-V LVCMOS 100 " "Pin ad9866_adio\[7\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[7\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[8\] 3.3-V LVCMOS 111 " "Pin ad9866_adio\[8\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[8\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[9\] 3.3-V LVCMOS 103 " "Pin ad9866_adio\[9\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[9\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[10\] 3.3-V LVCMOS 105 " "Pin ad9866_adio\[10\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[10\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_adio\[11\] 3.3-V LVCMOS 106 " "Pin ad9866_adio\[11\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_adio[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_adio\[11\]" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ptt_in 3.3-V LVCMOS 125 " "Pin ptt_in uses I/O standard 3.3-V LVCMOS at 125" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ptt_in } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ptt_in" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_clk 3.3-V LVCMOS 91 " "Pin ad9866_clk uses I/O standard 3.3-V LVCMOS at 91" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_clk } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_clk" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_10mhz 3.3-V LVCMOS 25 " "Pin clk_10mhz uses I/O standard 3.3-V LVCMOS at 25" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk_10mhz } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_10mhz" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sck 3.3-V LVCMOS 39 " "Pin spi_sck uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { spi_sck } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_sck" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad9866_sdo 3.3-V LVCMOS 66 " "Pin ad9866_sdo uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ad9866_sdo } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad9866_sdo" } } } } { "rtl/radioberry.v" "" { Text "C:/dev/git/Radioberry-2.x/firmware/rtl/radioberry.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/dev/git/Radioberry-2.x/firmware/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1505495024439 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1505495024439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg " "Generated suppressed messages file C:/dev/git/Radioberry-2.x/firmware/output_files/radioberry.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1505495025138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1365 " "Peak virtual memory: 1365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1505495027187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 19:03:47 2017 " "Processing ended: Fri Sep 15 19:03:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1505495027187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1505495027187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1505495027187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1505495027187 ""}
