<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Firmware/Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_dac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32h5xx__ll__dac_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32h5xx_ll_dac.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h5xx__ll__dac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32H5xx_LL_DAC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32H5xx_LL_DAC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h5xx_8h.html">stm32h5xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined(DAC1)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Internal masks for DAC channels definition */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* To select into literal LL_DAC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* - channel bits position into registers CR, MCR, CCR, SHHR, SHRR            */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* - channel bits position into register SWTRIG                               */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* - channel register offset of data holding register DHRx                    */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* - channel register offset of data output register DORx                     */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* - channel register offset of sample-and-hold sample time register SHSRx    */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define DAC_CR_CH1_BITOFFSET           0UL   </span><span class="comment">/* Position of channel bits into registers</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">                                                CR, MCR, CCR, SHHR, SHRR of channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define DAC_CR_CH2_BITOFFSET           16UL  </span><span class="comment">/* Position of channel bits into registers</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">                                                CR, MCR, CCR, SHHR, SHRR of channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define DAC_CR_CHX_BITOFFSET_MASK      (DAC_CR_CH1_BITOFFSET | DAC_CR_CH2_BITOFFSET)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define DAC_SWTR_CH1                   (DAC_SWTRIGR_SWTRIG1) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 1. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define DAC_SWTR_CH2                   (DAC_SWTRIGR_SWTRIG2) </span><span class="comment">/* Channel bit into register SWTRIGR of channel 2. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define DAC_SWTR_CHX_MASK              (DAC_SWTR_CH1 | DAC_SWTR_CH2)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define DAC_REG_DHR12R1_REGOFFSET      0x00000000UL            </span><span class="comment">/* Register DHR12Rx channel 1 taken as reference */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define DAC_REG_DHR12L1_REGOFFSET      0x00100000UL            </span><span class="comment">/* Register offset of DHR12Lx channel 1 versus</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">                                                                  DHR12Rx channel 1 (shifted left of 20 bits)   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define DAC_REG_DHR8R1_REGOFFSET       0x02000000UL            </span><span class="comment">/* Register offset of DHR8Rx  channel 1 versus</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">                                                                  DHR12Rx channel 1 (shifted left of 24 bits)   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define DAC_REG_DHR12R2_REGOFFSET      0x30000000UL            </span><span class="comment">/* Register offset of DHR12Rx channel 2 versus</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">                                                                  DHR12Rx channel 1 (shifted left of 28 bits)   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define DAC_REG_DHR12L2_REGOFFSET      0x00400000UL            </span><span class="comment">/* Register offset of DHR12Lx channel 2 versus</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">                                                                  DHR12Rx channel 1 (shifted left of 20 bits)   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define DAC_REG_DHR8R2_REGOFFSET       0x05000000UL            </span><span class="comment">/* Register offset of DHR8Rx  channel 2 versus</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">                                                                  DHR12Rx channel 1 (shifted left of 24 bits)   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define DAC_REG_DHR12RX_REGOFFSET_MASK 0xF0000000UL</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define DAC_REG_DHR12LX_REGOFFSET_MASK 0x00F00000UL</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define DAC_REG_DHR8RX_REGOFFSET_MASK  0x0F000000UL</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define DAC_REG_DHRX_REGOFFSET_MASK    (DAC_REG_DHR12RX_REGOFFSET_MASK\</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">                                        | DAC_REG_DHR12LX_REGOFFSET_MASK | DAC_REG_DHR8RX_REGOFFSET_MASK)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define DAC_REG_DOR1_REGOFFSET         0x00000000UL            </span><span class="comment">/* Register DORx channel 1 taken as reference */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define DAC_REG_DOR2_REGOFFSET         0x00000020UL            </span><span class="comment">/* Register offset of DORx channel 1 versus</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">                                                                  DORx channel 2 (shifted left of 5 bits)    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_MASK    (DAC_REG_DOR1_REGOFFSET | DAC_REG_DOR2_REGOFFSET)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define DAC_REG_SHSR1_REGOFFSET        0x00000000UL            </span><span class="comment">/* Register SHSRx channel 1 taken as reference */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define DAC_REG_SHSR2_REGOFFSET        0x00000040UL            </span><span class="comment">/* Register offset of SHSRx channel 1 versus</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">                                                                  SHSRx channel 2 (shifted left of 6 bits)    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define DAC_REG_SHSRX_REGOFFSET_MASK   (DAC_REG_SHSR1_REGOFFSET | DAC_REG_SHSR2_REGOFFSET)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define DAC_REG_DHR_REGOFFSET_MASK_POSBIT0         0x0000000FUL </span><span class="comment">/* Mask of data hold registers offset (DHR12Rx,</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">                                                                   DHR12Lx, DHR8Rx, ...) when shifted to position 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_MASK_POSBIT0        0x00000001UL </span><span class="comment">/* Mask of DORx registers offset when shifted</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">                                                                   to position 0                                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0       0x00000001UL </span><span class="comment">/* Mask of SHSRx registers offset when shifted</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">                                                                   to position 0                                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS           28UL  </span><span class="comment">/* Position of bits register offset of DHR12Rx</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">                                                                   channel 1 or 2 versus DHR12Rx channel 1</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">                                                                   (shifted left of 28 bits)                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS           20UL  </span><span class="comment">/* Position of bits register offset of DHR12Lx</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">                                                                   channel 1 or 2 versus DHR12Rx channel 1</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">                                                                   (shifted left of 20 bits)                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS            24UL  </span><span class="comment">/* Position of bits register offset of DHR8Rx</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">                                                                   channel 1 or 2 versus DHR12Rx channel 1</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">                                                                   (shifted left of 24 bits)                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define DAC_REG_DORX_REGOFFSET_BITOFFSET_POS               5UL  </span><span class="comment">/* Position of bits register offset of DORx</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">                                                                   channel 1 or 2 versus DORx channel 1</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">                                                                   (shifted left of 5 bits)                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS              6UL  </span><span class="comment">/* Position of bits register offset of SHSRx</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">                                                                   channel 1 or 2 versus SHSRx channel 1</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">                                                                   (shifted left of 6 bits)                    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/* DAC registers bits positions */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS                DAC_DHR12RD_DACC2DHR_Pos</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS                DAC_DHR12LD_DACC2DHR_Pos</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS                 DAC_DHR8RD_DACC2DHR_Pos</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Miscellaneous data */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define DAC_DIGITAL_SCALE_12BITS                  4095UL   </span><span class="comment">/* Full-scale digital value with a resolution of 12</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">                                                              bits (voltage range determined by analog voltage</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">                                                              references Vref+ and Vref-, refer to reference manual) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2UL))))</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>{</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  uint32_t TriggerSource;               </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  uint32_t WaveAutoGeneration;          </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  uint32_t WaveAutoGenerationConfig;    </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  uint32_t OutputBuffer;                </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  uint32_t OutputConnection;            </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  uint32_t OutputMode;                  </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>} LL_DAC_InitTypeDef;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* DAC channel 1 flags */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_DAC_FLAG_DMAUDR1                (DAC_SR_DMAUDR1)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_DAC_FLAG_CAL1                   (DAC_SR_CAL_FLAG1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_DAC_FLAG_BWST1                  (DAC_SR_BWST1)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_DAC_FLAG_DAC1RDY                (DAC_SR_DAC1RDY)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define LL_DAC_FLAG_DORSTAT1               (DAC_SR_DORSTAT1)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/* DAC channel 2 flags */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_DAC_FLAG_DMAUDR2                (DAC_SR_DMAUDR2)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_DAC_FLAG_CAL2                   (DAC_SR_CAL_FLAG2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_DAC_FLAG_BWST2                  (DAC_SR_BWST2)     </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_DAC_FLAG_DAC2RDY                (DAC_SR_DAC2RDY)   </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_DAC_FLAG_DORSTAT2               (DAC_SR_DORSTAT2)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define LL_DAC_IT_DMAUDRIE1                (DAC_CR_DMAUDRIE1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_DAC_IT_DMAUDRIE2                (DAC_CR_DMAUDRIE2) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_DAC_CHANNEL_1                   (DAC_REG_SHSR1_REGOFFSET | DAC_REG_DOR1_REGOFFSET | DAC_REG_DHR12R1_REGOFFSET | DAC_REG_DHR12L1_REGOFFSET | DAC_REG_DHR8R1_REGOFFSET | DAC_CR_CH1_BITOFFSET | DAC_SWTR_CH1) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_DAC_CHANNEL_2                   (DAC_REG_SHSR2_REGOFFSET | DAC_REG_DOR2_REGOFFSET | DAC_REG_DHR12R2_REGOFFSET | DAC_REG_DHR12L2_REGOFFSET | DAC_REG_DHR8R2_REGOFFSET | DAC_CR_CH2_BITOFFSET | DAC_SWTR_CH2) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_DAC_HIGH_FREQ_MODE_DISABLE         0x00000000UL       </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define LL_DAC_HIGH_FREQ_MODE_ABOVE_80MHZ     (DAC_MCR_HFSEL_0)  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define LL_DAC_HIGH_FREQ_MODE_ABOVE_160MHZ    (DAC_MCR_HFSEL_1)  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define LL_DAC_MODE_NORMAL_OPERATION       0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define LL_DAC_MODE_CALIBRATION            (DAC_CR_CEN1)           </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* Triggers common to all devices of STM32H5 series */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_DAC_TRIG_SOFTWARE               0x00000000U                                                         </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM1_TRGO          (                                                   DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM2_TRGO          (                                  DAC_CR_TSEL1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM6_TRGO          (                 DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM7_TRGO          (                 DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_LPTIM1_CH1         (DAC_CR_TSEL1_3                  | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_LPTIM2_CH1         (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2                                  ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_EXTI_LINE9         (DAC_CR_TSEL1_3 | DAC_CR_TSEL1_2                  | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* Triggers specific to some devices of STM32H5 series */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#if defined(TIM8)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* Devices STM32H563/H573xx */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM4_TRGO          (                                  DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM5_TRGO          (                 DAC_CR_TSEL1_2                                  ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM8_TRGO          (                 DAC_CR_TSEL1_2 | DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM15_TRGO         (DAC_CR_TSEL1_3                                                   ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">/* Devices STM32H503xx */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_TIM3_TRGO          (                                  DAC_CR_TSEL1_1 | DAC_CR_TSEL1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#endif </span><span class="comment">/* Devices STM32H563/H573xx or STM32H503xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_LPTIM1_OUT         LL_DAC_TRIG_EXT_LPTIM1_CH1  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_DAC_TRIG_EXT_LPTIM2_OUT         LL_DAC_TRIG_EXT_LPTIM2_CH1  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NONE     0x00000000UL                    </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_NOISE    (               DAC_CR_WAVE1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE (DAC_CR_WAVE1_1               ) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BIT0      0x00000000UL                                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0   (                                                   DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0   (                                  DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0   (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0   (                 DAC_CR_MAMP1_2                                  ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0   (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0   (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0   (DAC_CR_MAMP1_3                                                   ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0   (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0  (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1        0x00000000UL                                                        </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_3        (                                                   DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_7        (                                  DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_15       (                                  DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_31       (                 DAC_CR_MAMP1_2                                  ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_63       (                 DAC_CR_MAMP1_2                  | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_127      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_255      (                 DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_511      (DAC_CR_MAMP1_3                                                   ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_1023     (DAC_CR_MAMP1_3                                   | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_2047     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1                 ) </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define LL_DAC_TRIANGLE_AMPLITUDE_4095     (DAC_CR_MAMP1_3                  | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_DAC_OUTPUT_MODE_NORMAL          0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD (DAC_MCR_MODE1_2)       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_ENABLE        0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define LL_DAC_OUTPUT_BUFFER_DISABLE       (DAC_MCR_MODE1_1)       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define LL_DAC_OUTPUT_CONNECT_GPIO         0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define LL_DAC_OUTPUT_CONNECT_INTERNAL     (DAC_MCR_MODE1_0)       </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_DAC_SIGNED_FORMAT_DISABLE       0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define LL_DAC_SIGNED_FORMAT_ENABLE        (DAC_MCR_SINFORMAT1)    </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define LL_DAC_RESOLUTION_12B              0x00000000UL            </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define LL_DAC_RESOLUTION_8B               0x00000002UL            </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* List of DAC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/* Refer to function @ref LL_DAC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED  DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED   DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED   DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS  </span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/* Delay for DAC channel voltage settling time from DAC channel startup       */</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* (transition from disable to enable).                                       */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/*       impedance connected to DAC channel output.                           */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/*       The delay below is specified under conditions:                       */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/*        - load impedance of 5kOhm (min), 50pF (max)                         */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/* parameter &quot;tWAKEUP&quot;).                                                      */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US             8UL  </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/* Delay for DAC channel voltage settling time.                               */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">/* Note: DAC channel startup time depends on board application environment:   */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">/*       impedance connected to DAC channel output.                           */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*       The delay below is specified under conditions:                       */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">/*        - voltage maximum transition (lowest to highest value)              */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*        - until voltage reaches final value +-1LSB                          */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/*        - DAC channel output buffer enabled                                 */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*        - load impedance of 5kOhm min, 50pF max                             */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* parameter &quot;tSETTLING&quot;).                                                    */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define LL_DAC_DELAY_VOLTAGE_SETTLING_US                     3UL </span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">  ((__CHANNEL__) &amp; DAC_SWTR_CHX_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)\</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">  (((__DECIMAL_NB__) == 1UL)? (LL_DAC_CHANNEL_1  ):(((__DECIMAL_NB__) == 2UL) ? ( LL_DAC_CHANNEL_2):(0UL)))</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="preprocessor">  ((0x00000FFFUL) &gt;&gt; ((__DAC_RESOLUTION__) &lt;&lt; 1UL))</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__, __DAC_VOLTAGE__, __DAC_RESOLUTION__)     \</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">  ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                                      \</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">   / (__VREFANALOG_VOLTAGE__)                                                                          \</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetHighFrequencyMode(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t HighFreqMode)</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>{</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8abc34b220bde56f8669ae32df9bc059">DAC_MCR_HFSEL</a>, HighFreqMode);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>}</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetHighFrequencyMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8abc34b220bde56f8669ae32df9bc059">DAC_MCR_HFSEL</a>));</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>}</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetMode(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t ChannelMode)</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>{</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a32a17d51b856044c8e085f8ed0c940">DAC_CR_CEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>             ChannelMode &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>}</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>{</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a32a17d51b856044c8e085f8ed0c940">DAC_CR_CEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>                   );</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>}</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetTrimmingValue(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TrimmingValue)</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>{</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>,</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5">DAC_CCR_OTRIM1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>             TrimmingValue &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>}</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetTrimmingValue(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>{</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5">DAC_CCR_OTRIM1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>                   );</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>}</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetTriggerSource(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>{</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>             TriggerSource &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>}</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetTriggerSource(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>{</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                   );</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>}</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetWaveAutoGeneration(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>{</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>             WaveAutoGeneration &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>}</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetWaveAutoGeneration(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>{</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>                   );</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>}</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetWaveNoiseLFSR(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>{</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>             NoiseLFSRMask &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>}</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetWaveNoiseLFSR(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>{</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>                   );</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>}</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetWaveTriangleAmplitude(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel,</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>                                                     uint32_t TriangleAmplitude)</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>{</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>             TriangleAmplitude &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>}</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetWaveTriangleAmplitude(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>{</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>                   );</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>}</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConfigOutput(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputMode,</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>                                         uint32_t OutputBuffer, uint32_t OutputConnection)</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>{</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0900c5706930ec452f3b53507755b9e">DAC_MCR_MODE1_2</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0521d00c2a858985fae3690b53c90d78">DAC_MCR_MODE1_1</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea553823e38bb50c5ff2e39e147b3f25">DAC_MCR_MODE1_0</a>) &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>             (OutputMode | OutputBuffer | OutputConnection) &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>}</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetOutputMode(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputMode)</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>{</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>             (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0900c5706930ec452f3b53507755b9e">DAC_MCR_MODE1_2</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>             OutputMode &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>}</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetOutputMode(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>{</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0900c5706930ec452f3b53507755b9e">DAC_MCR_MODE1_2</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>                   );</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>}</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetOutputBuffer(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>{</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>             (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0521d00c2a858985fae3690b53c90d78">DAC_MCR_MODE1_1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>             OutputBuffer &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>}</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetOutputBuffer(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>{</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0521d00c2a858985fae3690b53c90d78">DAC_MCR_MODE1_1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>                   );</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>}</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetOutputConnection(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t OutputConnection)</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>{</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>             (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea553823e38bb50c5ff2e39e147b3f25">DAC_MCR_MODE1_0</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>             OutputConnection &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>}</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetOutputConnection(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>{</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, (uint32_t)<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea553823e38bb50c5ff2e39e147b3f25">DAC_MCR_MODE1_0</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>                   );</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>}</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetSampleAndHoldSampleTime(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t SampleTime)</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>{</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2f1b1c5dc8845e9975fd4e389f3d61df">SHSR1</a>, (DAC_Channel &gt;&gt; DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>                                             &amp; DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa92ad9b7f256f60de753a805d0406b66">DAC_SHSR1_TSAMPLE1</a>, SampleTime);</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>}</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetSampleAndHoldSampleTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>{</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <span class="keyword">const</span> *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga2f1b1c5dc8845e9975fd4e389f3d61df">SHSR1</a>, (DAC_Channel &gt;&gt; DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>                                                   &amp; DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>  <span class="keywordflow">return</span> (uint32_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa92ad9b7f256f60de753a805d0406b66">DAC_SHSR1_TSAMPLE1</a>);</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>}</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetSampleAndHoldHoldTime(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t HoldTime)</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>{</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga32bcc4a8d05220fba0dc44a6cd289a5b">SHHR</a>,</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d74eeffe6401b619b9a98a4c1ea39c1">DAC_SHHR_THOLD1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>             HoldTime &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>}</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetSampleAndHoldHoldTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>{</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga32bcc4a8d05220fba0dc44a6cd289a5b">SHHR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d74eeffe6401b619b9a98a4c1ea39c1">DAC_SHHR_THOLD1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>                   );</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>}</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetSampleAndHoldRefreshTime(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t RefreshTime)</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>{</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga0fa3fb0105403a3cc45c5199a7cf18aa">SHRR</a>,</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0109eb0ed545d5cd473389a8af1f618e">DAC_SHRR_TREFRESH1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>             RefreshTime &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>}</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetSampleAndHoldRefreshTime(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>{</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga0fa3fb0105403a3cc45c5199a7cf18aa">SHRR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0109eb0ed545d5cd473389a8af1f618e">DAC_SHRR_TREFRESH1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>                   );</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>}</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_SetSignedFormat(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t SignedFormat)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>{</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>             <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a154f8708f1d2e605ef604a8dc93d7c">DAC_MCR_SINFORMAT1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK),</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>             SignedFormat &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>}</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_GetSignedFormat(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>{</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a154f8708f1d2e605ef604a8dc93d7c">DAC_MCR_SINFORMAT1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>                    &gt;&gt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK)</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>                   );</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>}</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_EnableDMAReq(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>{</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>}</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_DisableDMAReq(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>{</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>}</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsDMAReqEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>{</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>}</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_EnableDMADoubleDataMode(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>{</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6ba42a382f378ce5b61b2b0af5a03e">DAC_MCR_DMADOUBLE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>}</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_DisableDMADoubleDataMode(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>{</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6ba42a382f378ce5b61b2b0af5a03e">DAC_MCR_DMADOUBLE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>}</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsDMADoubleDataModeEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>{</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">MCR</a>,</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6ba42a382f378ce5b61b2b0af5a03e">DAC_MCR_DMADOUBLE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6ba42a382f378ce5b61b2b0af5a03e">DAC_MCR_DMADOUBLE1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>}</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_DMA_GetRegAddr(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Register)</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>{</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <span class="comment">/* Retrieve address of register DHR12Rx, DHR12Lx or DHR8Rx depending on     */</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="comment">/* DAC channel selected.                                                    */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  <span class="keywordflow">return</span> ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)-&gt;DHR12R1, ((DAC_Channel &gt;&gt; (Register &amp; 0x1FUL))</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>                                                            &amp; DAC_REG_DHR_REGOFFSET_MASK_POSBIT0))));</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>}</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_Enable(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>{</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>}</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_Disable(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>{</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>}</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>{</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>}</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsReady(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>,</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa76ec511036bff7a60ffcfdd9f1c74c">DAC_SR_DAC1RDY</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa76ec511036bff7a60ffcfdd9f1c74c">DAC_SR_DAC1RDY</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>}</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_EnableTrigger(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>{</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>          <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>}</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_DisableTrigger(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>{</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>            <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK));</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>}</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsTriggerEnabled(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>{</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>                    <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>           == (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a> &lt;&lt; (DAC_Channel &amp; DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>}</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_TrigSWConversion(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>{</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>,</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>          (DAC_Channel &amp; DAC_SWTR_CHX_MASK));</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertData12RightAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>{</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>                                             &amp; DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span> </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>, Data);</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>}</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertData12LeftAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>{</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>                                             &amp; DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>, Data);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>}</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertData8RightAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, uint32_t Data)</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>{</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gac2bb55b037b800a25852736afdd7a258">DHR12R1</a>, (DAC_Channel &gt;&gt; DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>                                             &amp; DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>, Data);</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>}</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertDualData12RightAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1,</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>                                                          uint32_t DataChannel2)</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>{</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga1590b77e57f17e75193da259da72095e">DHR12RD</a>,</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>),</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>             ((DataChannel2 &lt;&lt; DAC_DHR12RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>}</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertDualData12LeftAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1,</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>                                                         uint32_t DataChannel2)</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>{</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <span class="comment">/* Note: Data of DAC channel 2 shift value subtracted of 4 because          */</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <span class="comment">/*       data on 16 bits and DAC channel 2 bits field is on the 12 MSB,     */</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <span class="comment">/*       the 4 LSB must be taken into account for the shift value.          */</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gacc269320aff0a6482730224a4b641a59">DHR12LD</a>,</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>),</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>             ((DataChannel2 &lt;&lt; (DAC_DHR12LD_DACC2DHR_BITOFFSET_POS - 4U)) | DataChannel1));</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>}</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ConvertDualData8RightAligned(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DataChannel1,</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>                                                         uint32_t DataChannel2)</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>{</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#ga9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>,</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>             (<a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a> | <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>),</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>             ((DataChannel2 &lt;&lt; DAC_DHR8RD_DACC2DHR_BITOFFSET_POS) | DataChannel1));</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>}</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_RetrieveOutputData(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel)</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>{</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>  <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <span class="keyword">const</span> *preg = __DAC_PTR_REG_OFFSET(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaa710505be03a41981c35bacc7ce20746">DOR1</a>, (DAC_Channel &gt;&gt; DAC_REG_DORX_REGOFFSET_BITOFFSET_POS)</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>                                                   &amp; DAC_REG_DORX_REGOFFSET_MASK_POSBIT0);</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span> </div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>  <span class="keywordflow">return</span> (uint16_t) <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*preg, <a class="code hl_define" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>}</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_CAL1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>{</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_CAL1) == (LL_DAC_FLAG_CAL1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>}</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_CAL2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>{</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_CAL2) == (LL_DAC_FLAG_CAL2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>}</div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span> </div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_BWST1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>{</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_BWST1) == (LL_DAC_FLAG_BWST1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>}</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_BWST2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>{</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_BWST2) == (LL_DAC_FLAG_BWST2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>}</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DAC1RDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>{</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DAC1RDY) == (LL_DAC_FLAG_DAC1RDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>}</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DAC2RDY(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>{</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DAC2RDY) == (LL_DAC_FLAG_DAC2RDY)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>}</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DORSTAT1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>{</div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DORSTAT1) == (LL_DAC_FLAG_DORSTAT1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>}</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span> </div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DORSTAT2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>{</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DORSTAT2) == (LL_DAC_FLAG_DORSTAT2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>}</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DMAUDR1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR1) == (LL_DAC_FLAG_DMAUDR1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>}</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span> </div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsActiveFlag_DMAUDR2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>{</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR2) == (LL_DAC_FLAG_DMAUDR2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>}</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR1(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>{</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR1);</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_ClearFlag_DMAUDR2(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>{</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, LL_DAC_FLAG_DMAUDR2);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>}</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR1(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>{</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1);</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>}</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_EnableIT_DMAUDR2(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>{</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2);</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>}</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR1(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>{</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1);</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>}</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_DAC_DisableIT_DMAUDR2(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>{</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2);</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>}</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsEnabledIT_DMAUDR1(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>{</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE1) == (LL_DAC_IT_DMAUDRIE1)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>}</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span> </div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_DAC_IsEnabledIT_DMAUDR2(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(DACx-&gt;<a class="code hl_variable" href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, LL_DAC_IT_DMAUDRIE2) == (LL_DAC_IT_DMAUDRIE2)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>}</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span> </div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DAC_DeInit(<span class="keyword">const</span> <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx);</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_DAC_Init(<a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *DACx, uint32_t DAC_Channel, <span class="keyword">const</span> LL_DAC_InitTypeDef *DAC_InitStruct);</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="keywordtype">void</span>        LL_DAC_StructInit(LL_DAC_InitTypeDef *DAC_InitStruct);</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="preprocessor">#endif </span><span class="comment">/* DAC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span> </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>}</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span> </div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#endif </span><span class="comment">/* STM32H5xx_LL_DAC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition</b> <a href="cmsis__armcc_8h_source.html#l00064">cmsis_armcc.h:64</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l00290">core_armv81mml.h:290</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00155">stm32h5xx.h:155</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00153">stm32h5xx.h:153</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00161">stm32h5xx.h:161</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00165">stm32h5xx.h:165</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00157">stm32h5xx.h:157</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32h5xx_8h_source.html#l00139">stm32h5xx.h:140</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga0fa3fb0105403a3cc45c5199a7cf18aa"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga0fa3fb0105403a3cc45c5199a7cf18aa">DAC_TypeDef::SHRR</a></div><div class="ttdeci">__IO uint32_t SHRR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00357">stm32h563xx.h:357</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00346">stm32h563xx.h:346</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga27af4e9f888f0b7b1e8da7e002d98798">DAC_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00353">stm32h563xx.h:353</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga2f1b1c5dc8845e9975fd4e389f3d61df"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga2f1b1c5dc8845e9975fd4e389f3d61df">DAC_TypeDef::SHSR1</a></div><div class="ttdeci">__IO uint32_t SHSR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00354">stm32h563xx.h:354</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga32bcc4a8d05220fba0dc44a6cd289a5b"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga32bcc4a8d05220fba0dc44a6cd289a5b">DAC_TypeDef::SHHR</a></div><div class="ttdeci">__IO uint32_t SHHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00356">stm32h563xx.h:356</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga5e1322e27c40bf91d172f9673f205c97">DAC_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00352">stm32h563xx.h:352</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00339">stm32h563xx.h:339</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_ga9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="group___s_t_m32_h563xx.html#ga9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00348">stm32h563xx.h:348</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00349">stm32h563xx.h:349</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00338">stm32h563xx.h:338</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00340">stm32h563xx.h:340</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gacc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gacc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00347">stm32h563xx.h:347</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h563xx_html_gaf6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="group___s_t_m32_h563xx.html#gaf6aca2bbd40c0fb6df7c3aebe224a360">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00351">stm32h563xx.h:351</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0109eb0ed545d5cd473389a8af1f618e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0109eb0ed545d5cd473389a8af1f618e">DAC_SHRR_TREFRESH1</a></div><div class="ttdeci">#define DAC_SHRR_TREFRESH1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l05022">stm32h563xx.h:5022</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0521d00c2a858985fae3690b53c90d78"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0521d00c2a858985fae3690b53c90d78">DAC_MCR_MODE1_1</a></div><div class="ttdeci">#define DAC_MCR_MODE1_1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04975">stm32h563xx.h:4975</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0a154f8708f1d2e605ef604a8dc93d7c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a154f8708f1d2e605ef604a8dc93d7c">DAC_MCR_SINFORMAT1</a></div><div class="ttdeci">#define DAC_MCR_SINFORMAT1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04982">stm32h563xx.h:4982</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga0d34667f8f4b753689c8c936c28471c5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12L1_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04852">stm32h563xx.h:4852</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga203db656bfef6fedee17b99fb77b1bdd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04900">stm32h563xx.h:4900</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3b249a9e80c32dfe3cdcf6965a8ab5e5"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5">DAC_CCR_OTRIM1</a></div><div class="ttdeci">#define DAC_CCR_OTRIM1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04965">stm32h563xx.h:4965</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3bcf611b2f0b975513325895bf16e085"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3bcf611b2f0b975513325895bf16e085">DAC_CR_MAMP1</a></div><div class="ttdeci">#define DAC_CR_MAMP1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04778">stm32h563xx.h:4778</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga3edd68db1697af93027e05f6b764c540"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3edd68db1697af93027e05f6b764c540">DAC_DHR12RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC2DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04895">stm32h563xx.h:4895</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4a32a17d51b856044c8e085f8ed0c940"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a32a17d51b856044c8e085f8ed0c940">DAC_CR_CEN1</a></div><div class="ttdeci">#define DAC_CR_CEN1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04791">stm32h563xx.h:4791</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga4d74eeffe6401b619b9a98a4c1ea39c1"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4d74eeffe6401b619b9a98a4c1ea39c1">DAC_SHHR_THOLD1</a></div><div class="ttdeci">#define DAC_SHHR_THOLD1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l05014">stm32h563xx.h:5014</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5295b5cb7f5d71ed2e8a310deb00013d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12R1_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04844">stm32h563xx.h:4844</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga5b4192938e039dc25a7df8fcc5f3932a"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a></div><div class="ttdeci">#define DAC_DOR1_DACC1DOR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04916">stm32h563xx.h:4916</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8421d613b182aab8d6c58592bcda6c17"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8421d613b182aab8d6c58592bcda6c17">DAC_DHR12LD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR12LD_DACC2DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04903">stm32h563xx.h:4903</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga8abc34b220bde56f8669ae32df9bc059"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8abc34b220bde56f8669ae32df9bc059">DAC_MCR_HFSEL</a></div><div class="ttdeci">#define DAC_MCR_HFSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04985">stm32h563xx.h:4985</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga90491f31219d07175629eecdcdc9271e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90491f31219d07175629eecdcdc9271e">DAC_CR_WAVE1</a></div><div class="ttdeci">#define DAC_CR_WAVE1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04773">stm32h563xx.h:4773</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga995c19d8c8de9ee09057ec6151154e17"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a></div><div class="ttdeci">#define DAC_CR_DMAEN1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04785">stm32h563xx.h:4785</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga998aa4fd791ea2f4626df6ddc8fc7109"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a></div><div class="ttdeci">#define DAC_CR_TEN1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04763">stm32h563xx.h:4763</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_ga9aee01ad181fa5b541864ed62907d70d"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04908">stm32h563xx.h:4908</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaa92ad9b7f256f60de753a805d0406b66"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa92ad9b7f256f60de753a805d0406b66">DAC_SHSR1_TSAMPLE1</a></div><div class="ttdeci">#define DAC_SHSR1_TSAMPLE1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l05004">stm32h563xx.h:5004</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaaa76ec511036bff7a60ffcfdd9f1c74c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaa76ec511036bff7a60ffcfdd9f1c74c">DAC_SR_DAC1RDY</a></div><div class="ttdeci">#define DAC_SR_DAC1RDY</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04932">stm32h563xx.h:4932</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gab0900c5706930ec452f3b53507755b9e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gab0900c5706930ec452f3b53507755b9e">DAC_MCR_MODE1_2</a></div><div class="ttdeci">#define DAC_MCR_MODE1_2</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04976">stm32h563xx.h:4976</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gabd8cedbb3dda03d56ac0ba92d2d9cefd"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a></div><div class="ttdeci">#define DAC_CR_EN1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04760">stm32h563xx.h:4760</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaca45719f3d365c9495bdcf6364ae59f8"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR12RD_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04892">stm32h563xx.h:4892</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gade6ba42a382f378ce5b61b2b0af5a03e"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gade6ba42a382f378ce5b61b2b0af5a03e">DAC_MCR_DMADOUBLE1</a></div><div class="ttdeci">#define DAC_MCR_DMADOUBLE1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04979">stm32h563xx.h:4979</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae1fc9f022fe4a08f67c51646177b26cb"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a></div><div class="ttdeci">#define DAC_DHR8R1_DACC1DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04860">stm32h563xx.h:4860</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gae31631eaac76ebecb059918c351ef3c9"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gae31631eaac76ebecb059918c351ef3c9">DAC_DHR8RD_DACC2DHR</a></div><div class="ttdeci">#define DAC_DHR8RD_DACC2DHR</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04911">stm32h563xx.h:4911</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaea553823e38bb50c5ff2e39e147b3f25"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaea553823e38bb50c5ff2e39e147b3f25">DAC_MCR_MODE1_0</a></div><div class="ttdeci">#define DAC_MCR_MODE1_0</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04974">stm32h563xx.h:4974</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h5xx___peripheral__declaration_html_gaf951c1a57a1a19e356df57d908f09c6c"><div class="ttname"><a href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a></div><div class="ttdeci">#define DAC_CR_TSEL1</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l04766">stm32h563xx.h:4766</a></div></div>
<div class="ttc" id="astm32h5xx_8h_html"><div class="ttname"><a href="stm32h5xx_8h.html">stm32h5xx.h</a></div><div class="ttdoc">CMSIS STM32H5xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">DAC.</div><div class="ttdef"><b>Definition</b> <a href="stm32h563xx_8h_source.html#l00336">stm32h563xx.h:337</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_f86e3d2d729eeb8991b01a437a807aa5.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0ffb97dd1c0741626f6b666905986dda.html">STM32H5xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_6fe25a8774aa16aa41e19fdc2b8f0421.html">Inc</a></li><li class="navelem"><a class="el" href="stm32h5xx__ll__dac_8h.html">stm32h5xx_ll_dac.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
