{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:31:56 2018 " "Info: Processing started: Sun Apr 29 21:31:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Info: Found entity 1: Multiplexer" {  } { { "Multiplexer.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/Multiplexer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/Register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Info: Found entity 1: Register1" {  } { { "Register1.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/Register1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_4bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_4bits " "Info: Found entity 1: AddSub_4bits" {  } { { "AddSub_4bits.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AddSub_4bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info: Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/FA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Info: Found entity 1: DataPath" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/ControlUnit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/Decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algorithmicstatemachine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file algorithmicstatemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AlgorithmicStateMachine " "Info: Found entity 1: AlgorithmicStateMachine" {  } { { "AlgorithmicStateMachine.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algorithmicstatemachine_lcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file algorithmicstatemachine_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AlgorithmicStateMachine_LCD " "Info: Found entity 1: AlgorithmicStateMachine_LCD" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlgorithmicStateMachine_LCD " "Info: Elaborating entity \"AlgorithmicStateMachine_LCD\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlgorithmicStateMachine AlgorithmicStateMachine:inst " "Info: Elaborating entity \"AlgorithmicStateMachine\" for hierarchy \"AlgorithmicStateMachine:inst\"" {  } { { "AlgorithmicStateMachine_LCD.bdf" "inst" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 80 208 328 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath AlgorithmicStateMachine:inst\|DataPath:inst " "Info: Elaborating entity \"DataPath\" for hierarchy \"AlgorithmicStateMachine:inst\|DataPath:inst\"" {  } { { "AlgorithmicStateMachine.bdf" "inst" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine.bdf" { { 88 800 936 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 AlgorithmicStateMachine:inst\|DataPath:inst\|7483:inst2 " "Info: Elaborating entity \"7483\" for hierarchy \"AlgorithmicStateMachine:inst\|DataPath:inst\|7483:inst2\"" {  } { { "DataPath.bdf" "inst2" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 544 952 1072 736 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AlgorithmicStateMachine:inst\|DataPath:inst\|7483:inst2 " "Info: Elaborated megafunction instantiation \"AlgorithmicStateMachine:inst\|DataPath:inst\|7483:inst2\"" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 544 952 1072 736 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74195 AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1 " "Info: Elaborating entity \"74195\" for hierarchy \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\"" {  } { { "DataPath.bdf" "inst1" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 56 680 784 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1 " "Info: Elaborated megafunction instantiation \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\"" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 56 680 784 232 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit AlgorithmicStateMachine:inst\|ControlUnit:inst1 " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"AlgorithmicStateMachine:inst\|ControlUnit:inst1\"" {  } { { "AlgorithmicStateMachine.bdf" "inst1" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine.bdf" { { 152 256 384 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder AlgorithmicStateMachine:inst\|ControlUnit:inst1\|Decoder:inst3 " "Info: Elaborating entity \"Decoder\" for hierarchy \"AlgorithmicStateMachine:inst\|ControlUnit:inst1\|Decoder:inst3\"" {  } { { "ControlUnit.bdf" "inst3" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/ControlUnit.bdf" { { 152 568 688 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/newlcd.bdf 1 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/newlcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 newlcd " "Info: Found entity 1: newlcd" {  } { { "newlcd.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/newlcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewLCD NewLCD:inst9 " "Info: Elaborating entity \"NewLCD\" for hierarchy \"NewLCD:inst9\"" {  } { { "AlgorithmicStateMachine_LCD.bdf" "inst9" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 24 1208 1464 632 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 87 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display NewLCD:inst9\|LCD_Display:inst " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"NewLCD:inst9\|LCD_Display:inst\"" {  } { { "newlcd.bdf" "inst" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/newlcd.bdf" { { -8 336 568 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 NewLCD:inst9\|lpm_rom0:inst1 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"NewLCD:inst9\|lpm_rom0:inst1\"" {  } { { "newlcd.bdf" "inst1" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM1.hex " "Info: Parameter \"init_file\" = \"ROM1.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_og71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_og71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_og71 " "Info: Found entity 1: altsyncram_og71" {  } { { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_og71 NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated " "Info: Elaborating entity \"altsyncram_og71\" for hierarchy \"NewLCD:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/seg7_lut.v 1 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/seg7_lut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst1 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst1\"" {  } { { "AlgorithmicStateMachine_LCD.bdf" "inst1" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 96 536 696 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 44 -1 0 } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_STATUS_OUT VCC " "Warning (13410): Pin \"LCD_STATUS_OUT\" is stuck at VCC" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 96 1576 1768 112 "LCD_STATUS_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BL_STATUS_OUT VCC " "Warning (13410): Pin \"LCD_BL_STATUS_OUT\" is stuck at VCC" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 112 1576 1787 128 "LCD_BL_STATUS_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Info: Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Info: Implemented 134 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:32:02 2018 " "Info: Processing ended: Sun Apr 29 21:32:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:32:03 2018 " "Info: Processing started: Sun Apr 29 21:32:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DataPath EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"DataPath\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CLK_400HZ" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_50MHz } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ  " "Info: Automatically promoted node newlcd:inst9\|LCD_Display:inst\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~0 " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~0" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Info: Automatically promoted node Reset (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CLK_400HZ" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[4\] " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[4\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CHAR_COUNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[0\] " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[0\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[3\] " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[3\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[2\] " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[2\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[1\] " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CHAR_COUNT\[1\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50 " "Info: Destination node newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Reset } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reset" } } } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 0 800 968 16 "Reset" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R)) " "Info: Automatically promoted node CLR (placed in PIN N23 (LVDS126p, DPCLK7/DQS0R/CQ1R))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLR } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 184 -80 88 200 "CLR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.073 ns memory register " "Info: Estimated most critical path is memory to register delay of 6.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a7~porta_address_reg4 1 MEM M4K_X26_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 1; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a7~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a7~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 174 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\] 2 MEM M4K_X26_Y23 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 3; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a7~porta_address_reg4 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.150 ns) 3.729 ns newlcd:inst9\|LCD_Display:inst\|Equal0~0 3 COMB LAB_X27_Y23 9 " "Info: 3: + IC(0.586 ns) + CELL(0.150 ns) = 3.729 ns; Loc. = LAB_X27_Y23; Fanout = 9; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.294 ns newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LAB_X27_Y23 5 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 4.294 ns; Loc. = LAB_X27_Y23; Fanout = 5; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.859 ns newlcd:inst9\|LCD_Display:inst\|Selector6~2 5 COMB LAB_X27_Y23 3 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 4.859 ns; Loc. = LAB_X27_Y23; Fanout = 3; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.424 ns newlcd:inst9\|LCD_Display:inst\|Selector6~3 6 COMB LAB_X27_Y23 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 5.424 ns; Loc. = LAB_X27_Y23; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.989 ns newlcd:inst9\|LCD_Display:inst\|Selector6~4 7 COMB LAB_X27_Y23 1 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 5.989 ns; Loc. = LAB_X27_Y23; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.073 ns newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LAB_X27_Y23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.073 ns; Loc. = LAB_X27_Y23; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.952 ns ( 65.07 % ) " "Info: Total cell delay = 3.952 ns ( 65.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 34.93 % ) " "Info: Total interconnect delay = 2.121 ns ( 34.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.073 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a7~porta_address_reg4 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Warning: Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[7\] 0 " "Info: Pin \"DBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[6\] 0 " "Info: Pin \"DBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[5\] 0 " "Info: Pin \"DBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[4\] 0 " "Info: Pin \"DBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[3\] 0 " "Info: Pin \"DBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[2\] 0 " "Info: Pin \"DBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[1\] 0 " "Info: Pin \"DBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[0\] 0 " "Info: Pin \"DBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Info: Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_STATUS_OUT 0 " "Info: Pin \"LCD_STATUS_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BL_STATUS_OUT 0 " "Info: Pin \"LCD_BL_STATUS_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:32:19 2018 " "Info: Processing ended: Sun Apr 29 21:32:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:32:20 2018 " "Info: Processing started: Sun Apr 29 21:32:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DataPath -c DataPath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:32:26 2018 " "Info: Processing ended: Sun Apr 29 21:32:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 21:32:27 2018 " "Info: Processing started: Sun Apr 29 21:32:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DataPath -c DataPath --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst9\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst9\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 151.17 MHz 6.615 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 151.17 MHz between source memory \"newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.615 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.387 ns + Longest memory register " "Info: + Longest memory to register delay is 6.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\] 2 MEM M4K_X26_Y23 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 3; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.398 ns) 4.077 ns newlcd:inst9\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X27_Y23_N10 9 " "Info: 3: + IC(0.686 ns) + CELL(0.398 ns) = 4.077 ns; Loc. = LCCOMB_X27_Y23_N10; Fanout = 9; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.150 ns) 4.517 ns newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LCCOMB_X27_Y23_N14 5 " "Info: 4: + IC(0.290 ns) + CELL(0.150 ns) = 4.517 ns; Loc. = LCCOMB_X27_Y23_N14; Fanout = 5; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.419 ns) 5.238 ns newlcd:inst9\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X27_Y23_N0 3 " "Info: 5: + IC(0.302 ns) + CELL(0.419 ns) = 5.238 ns; Loc. = LCCOMB_X27_Y23_N0; Fanout = 3; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.393 ns) 5.896 ns newlcd:inst9\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X27_Y23_N26 1 " "Info: 6: + IC(0.265 ns) + CELL(0.393 ns) = 5.896 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 6.303 ns newlcd:inst9\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X27_Y23_N2 1 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 6.303 ns; Loc. = LCCOMB_X27_Y23_N2; Fanout = 1; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.387 ns newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X27_Y23_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.387 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.587 ns ( 71.82 % ) " "Info: Total cell delay = 4.587 ns ( 71.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 28.18 % ) " "Info: Total interconnect delay = 1.800 ns ( 28.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst9|LCD_Display:inst|Equal0~0 {} newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst9|LCD_Display:inst|Selector6~2 {} newlcd:inst9|LCD_Display:inst|Selector6~3 {} newlcd:inst9|LCD_Display:inst|Selector6~4 {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.686ns 0.290ns 0.302ns 0.265ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 6.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.200 ns newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X27_Y23_N3 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.200 ns; Loc. = LCFF_X27_Y23_N3; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.47 % ) " "Info: Total cell delay = 2.323 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.877 ns ( 62.53 % ) " "Info: Total interconnect delay = 3.877 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.255 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 6.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.661 ns) 6.255 ns newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 8 " "Info: 4: + IC(0.954 ns) + CELL(0.661 ns) = 6.255 ns; Loc. = M4K_X26_Y23; Fanout = 8; MEM Node = 'newlcd:inst9\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 39.12 % ) " "Info: Total cell delay = 2.447 ns ( 39.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.808 ns ( 60.88 % ) " "Info: Total interconnect delay = 3.808 ns ( 60.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_og71.tdf" "" { Text "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst9|LCD_Display:inst|Equal0~0 newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 newlcd:inst9|LCD_Display:inst|Selector6~2 newlcd:inst9|LCD_Display:inst|Selector6~3 newlcd:inst9|LCD_Display:inst|Selector6~4 newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.387 ns" { newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst9|LCD_Display:inst|Equal0~0 {} newlcd:inst9|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst9|LCD_Display:inst|Selector6~2 {} newlcd:inst9|LCD_Display:inst|Selector6~3 {} newlcd:inst9|LCD_Display:inst|Selector6~4 {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.686ns 0.290ns 0.302ns 0.265ns 0.257ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.255 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.255 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.932ns 0.922ns 0.954ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 450.05 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 450.05 MHz between source register \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18\" and destination register \"AlgorithmicStateMachine:inst\|DataPath:inst\|inst13\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.951 ns + Longest register register " "Info: + Longest register to register delay is 1.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 1 REG LCFF_X40_Y21_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.275 ns) 0.641 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~0 2 COMB LCCOMB_X40_Y21_N26 2 " "Info: 2: + IC(0.366 ns) + CELL(0.275 ns) = 0.641 ns; Loc. = LCCOMB_X40_Y21_N26; Fanout = 2; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 1.052 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~2 3 COMB LCCOMB_X40_Y21_N2 1 " "Info: 3: + IC(0.261 ns) + CELL(0.150 ns) = 1.052 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.470 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~3 4 COMB LCCOMB_X40_Y21_N12 1 " "Info: 4: + IC(0.268 ns) + CELL(0.150 ns) = 1.470 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.867 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~5 5 COMB LCCOMB_X40_Y21_N8 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 1.867 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst12~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 608 1368 1432 656 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.951 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 6 REG LCFF_X40_Y21_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 41.47 % ) " "Info: Total cell delay = 0.809 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 58.53 % ) " "Info: Total interconnect delay = 1.142 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.366ns 0.261ns 0.268ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|inst13 2 REG LCFF_X40_Y21_N9 1 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N9; Fanout = 1; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.199 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18 2 REG LCFF_X40_Y21_N17 9 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N17; Fanout = 9; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.951 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~0 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~2 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~3 {} AlgorithmicStateMachine:inst|DataPath:inst|inst12~5 {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.366ns 0.261ns 0.268ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst1|18 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AlgorithmicStateMachine:inst|DataPath:inst|inst13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { AlgorithmicStateMachine:inst|DataPath:inst|inst13 {} } {  } {  } "" } } { "DataPath.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/DataPath.bdf" { { 232 1368 1432 312 "inst13" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] Reset CLK_50MHz 5.922 ns register " "Info: tsu for register \"newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]\" (data pin = \"Reset\", clock pin = \"CLK_50MHz\") is 5.922 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.629 ns + Longest pin register " "Info: + Longest pin to register delay is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Reset 1 PIN PIN_P23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 8; PIN Node = 'Reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 0 800 968 16 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.171 ns) + CELL(0.438 ns) 7.451 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50 2 COMB LCCOMB_X34_Y34_N22 20 " "Info: 2: + IC(6.171 ns) + CELL(0.438 ns) = 7.451 ns; Loc. = LCCOMB_X34_Y34_N22; Fanout = 20; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[17\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.609 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.510 ns) 8.629 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] 3 REG LCFF_X34_Y35_N29 3 " "Info: 3: + IC(0.668 ns) + CELL(0.510 ns) = 8.629 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 20.74 % ) " "Info: Total cell delay = 1.790 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 79.26 % ) " "Info: Total interconnect delay = 6.839 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { Reset {} Reset~combout {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 6.171ns 0.668ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50MHz\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50MHz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50MHz CLK_50MHz~clkctrl } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\] 3 REG LCFF_X34_Y35_N29 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X34_Y35_N29; Fanout = 3; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_COUNT_400HZ\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { Reset newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { Reset {} Reset~combout {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[17]~50 {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 6.171ns 0.668ns } { 0.000ns 0.842ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst9|LCD_Display:inst|CLK_COUNT_400HZ[8] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHz LCD_RW newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 12.037 ns register " "Info: tco from clock \"CLK_50MHz\" to destination pin \"LCD_RW\" through register \"newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT\" is 12.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.201 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to source register is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 16 800 968 32 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.787 ns) 3.718 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X33_Y34_N9 2 " "Info: 2: + IC(1.932 ns) + CELL(0.787 ns) = 3.718 ns; Loc. = LCFF_X33_Y34_N9; Fanout = 2; REG Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.000 ns) 4.640 ns newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G8 44 " "Info: 3: + IC(0.922 ns) + CELL(0.000 ns) = 4.640 ns; Loc. = CLKCTRL_G8; Fanout = 44; COMB Node = 'newlcd:inst9\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.201 ns newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 4 REG LCFF_X30_Y23_N1 9 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.201 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 37.46 % ) " "Info: Total cell delay = 2.323 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 62.54 % ) " "Info: Total interconnect delay = 3.878 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.586 ns + Longest register pin " "Info: + Longest register to pin delay is 5.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT 1 REG LCFF_X30_Y23_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N1; Fanout = 9; REG Node = 'newlcd:inst9\|LCD_Display:inst\|LCD_RW_INT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.954 ns) + CELL(2.632 ns) 5.586 ns LCD_RW 2 PIN PIN_K4 0 " "Info: 2: + IC(2.954 ns) + CELL(2.632 ns) = 5.586 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'LCD_RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 80 1576 1752 96 "LCD_RW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 47.12 % ) " "Info: Total cell delay = 2.632 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.954 ns ( 52.88 % ) " "Info: Total interconnect delay = 2.954 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.954ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { CLK_50MHz newlcd:inst9|LCD_Display:inst|CLK_400HZ newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst9|LCD_Display:inst|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst9|LCD_Display:inst|CLK_400HZ {} newlcd:inst9|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} } { 0.000ns 0.000ns 1.932ns 0.922ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT LCD_RW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.586 ns" { newlcd:inst9|LCD_Display:inst|LCD_RW_INT {} LCD_RW {} } { 0.000ns 2.954ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 I1 CLK 0.838 ns register " "Info: th for register \"AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15\" (data pin = \"I1\", clock pin = \"CLK\") is 0.838 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.199 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 10; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 200 -80 88 216 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.537 ns) 3.199 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 2 REG LCFF_X40_Y21_N25 5 " "Info: 2: + IC(1.800 ns) + CELL(0.537 ns) = 3.199 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 43.73 % ) " "Info: Total cell delay = 1.399 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 56.27 % ) " "Info: Total interconnect delay = 1.800 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns I1 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'I1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "AlgorithmicStateMachine_LCD.bdf" "" { Schematic "C:/Users/Γιώργος/Desktop/Digital Design II/Lab3/AlgorithmicStateMachine_LCD.bdf" { { 104 -80 88 120 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.394 ns) + CELL(0.150 ns) 2.543 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|81~0 2 COMB LCCOMB_X40_Y21_N24 1 " "Info: 2: + IC(1.394 ns) + CELL(0.150 ns) = 2.543 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 1; COMB Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|81~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 96 504 568 136 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.627 ns AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15 3 REG LCFF_X40_Y21_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X40_Y21_N25; Fanout = 5; REG Node = 'AlgorithmicStateMachine:inst\|DataPath:inst\|74195:inst\|15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 112 624 688 192 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 46.94 % ) " "Info: Total cell delay = 1.233 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 53.06 % ) " "Info: Total interconnect delay = 1.394 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { I1 {} I1~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.394ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { CLK AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.199 ns" { CLK {} CLK~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { I1 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { I1 {} I1~combout {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|81~0 {} AlgorithmicStateMachine:inst|DataPath:inst|74195:inst|15 {} } { 0.000ns 0.000ns 1.394ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 21:32:28 2018 " "Info: Processing ended: Sun Apr 29 21:32:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
