// Seed: 86945296
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  logic id_3;
  logic id_4;
  assign id_1[""] = id_3;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
