INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/multiplicador_pf/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/multiplicador_pf/ffd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sources_1/imports/GHDL/multiplicador_pf/mult_pf.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_pf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/GHDL/multiplicador_pf/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mulPF_testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/GHDL/multiplicador_pf/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mulPF_testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sources_1/imports/multiplicador_pf/mult_pf1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_pf1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/multiplicador_pf/testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PF_testbench1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sources_1/imports/multiplicador_pf/multiplicador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_pf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sources_1/imports/GHDL/sumador_pf/sumador_pf3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_pf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/GHDL/sumador_pf/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumPF_testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sim_1/imports/GHDL/sumador_pf/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sumPF_testbench
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Documentos/Sistemas_digitales/digisist/Vivado2018/TP3/TP3.srcs/sources_1/imports/GHDL/sumador_pf/sumador_pf3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_pf
