Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Feb  5 10:02:13 2021


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[8].data_shifter[8][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[7].data_shifter[7][1]:D
  Delay (ns):              0.167
  Slack (ns):              0.024
  Arrival (ns):            8.023
  Required (ns):           7.999
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[27]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[91]:D
  Delay (ns):              0.172
  Slack (ns):              0.028
  Arrival (ns):            3.780
  Required (ns):           3.752
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[17]:D
  Delay (ns):              0.179
  Slack (ns):              0.034
  Arrival (ns):            3.806
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[27]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[27]:D
  Delay (ns):              0.180
  Slack (ns):              0.035
  Arrival (ns):            3.807
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[8]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][48]:D
  Delay (ns):              0.178
  Slack (ns):              0.036
  Arrival (ns):            3.787
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[57]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[57]:D
  Delay (ns):              0.185
  Slack (ns):              0.036
  Arrival (ns):            3.813
  Required (ns):           3.777
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[38]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[93]:D
  Delay (ns):              0.185
  Slack (ns):              0.037
  Arrival (ns):            3.819
  Required (ns):           3.782
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg1[59]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[59]:D
  Delay (ns):              0.183
  Slack (ns):              0.037
  Arrival (ns):            3.814
  Required (ns):           3.777
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[22]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[22]:D
  Delay (ns):              0.182
  Slack (ns):              0.037
  Arrival (ns):            3.809
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[95]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[95]:D
  Delay (ns):              0.182
  Slack (ns):              0.038
  Arrival (ns):            8.050
  Required (ns):           8.012
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[28]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[28]:D
  Delay (ns):              0.183
  Slack (ns):              0.038
  Arrival (ns):            3.810
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[36]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[91]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.818
  Required (ns):           3.779
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[35]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_206/MSC_i_209/data_r1[90]:D
  Delay (ns):              0.187
  Slack (ns):              0.039
  Arrival (ns):            3.821
  Required (ns):           3.782
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[31]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[95]:D
  Delay (ns):              0.184
  Slack (ns):              0.040
  Arrival (ns):            3.792
  Required (ns):           3.752
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][238]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[240]:D
  Delay (ns):              0.187
  Slack (ns):              0.041
  Arrival (ns):            8.046
  Required (ns):           8.005
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][46]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[246]:D
  Delay (ns):              0.188
  Slack (ns):              0.042
  Arrival (ns):            8.047
  Required (ns):           8.005
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[19]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.814
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.186
  Slack (ns):              0.043
  Arrival (ns):            8.044
  Required (ns):           8.001
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[24]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[24]:D
  Delay (ns):              0.188
  Slack (ns):              0.043
  Arrival (ns):            3.815
  Required (ns):           3.772
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[1]:D
  Delay (ns):              0.186
  Slack (ns):              0.044
  Arrival (ns):            8.025
  Required (ns):           7.981
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[1]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            8.026
  Required (ns):           7.981
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.045
  Arrival (ns):            8.026
  Required (ns):           7.981
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[62]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][206]:D
  Delay (ns):              0.187
  Slack (ns):              0.046
  Arrival (ns):            8.050
  Required (ns):           8.004
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[12]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][52]:D
  Delay (ns):              0.188
  Slack (ns):              0.046
  Arrival (ns):            3.797
  Required (ns):           3.751
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][99]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91]:D
  Delay (ns):              0.188
  Slack (ns):              0.048
  Arrival (ns):            3.789
  Required (ns):           3.741
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[0]:D
  Delay (ns):              0.197
  Slack (ns):              0.054
  Arrival (ns):            8.031
  Required (ns):           7.977
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.054
  Arrival (ns):            8.035
  Required (ns):           7.981
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/visual_gate_training_current[26]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/pause_sent:D
  Delay (ns):              0.199
  Slack (ns):              0.058
  Arrival (ns):            8.033
  Required (ns):           7.975
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[2].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1]:D
  Delay (ns):              0.200
  Slack (ns):              0.059
  Arrival (ns):            8.039
  Required (ns):           7.980
  Operating Conditions: fast_hv_lt

Path 30
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAOOl1I/CAXI4DMAO0OIl/CAXI4DMAIIl0l[9]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAO0O1I/CAXI4DMAI11Il[9]:D
  Delay (ns):              0.207
  Slack (ns):              0.059
  Arrival (ns):            8.079
  Required (ns):           8.020
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[63]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][143]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.990
  Required (ns):           7.927
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[50]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][194]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            8.010
  Required (ns):           7.947
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][145]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.992
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[21].data_shifter[21][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[20].data_shifter[20][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.986
  Required (ns):           7.923
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.766
  Required (ns):           3.703
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[120]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[10]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.764
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/din_gray_r[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_32/s0:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.762
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_we_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.977
  Required (ns):           7.913
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.972
  Required (ns):           7.908
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.976
  Required (ns):           7.912
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[106]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_bank_r1[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.976
  Required (ns):           7.912
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_0_[111]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[111]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.980
  Required (ns):           7.916
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[21]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[21]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.966
  Required (ns):           7.902
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[22]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[22]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.980
  Required (ns):           7.916
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_162/MSC_i_184/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][119]:D
  Delay (ns):              0.132
  Slack (ns):              0.064
  Arrival (ns):            3.736
  Required (ns):           3.672
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][11]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][12]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.761
  Required (ns):           3.697
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.765
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[120]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[120]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.765
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[78]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[78]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[72]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[72]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.763
  Required (ns):           3.699
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i[17]:D
  Delay (ns):              0.170
  Slack (ns):              0.064
  Arrival (ns):            3.810
  Required (ns):           3.746
  Operating Conditions: fast_hv_lt

Path 52
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[25]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            8.013
  Required (ns):           7.949
  Operating Conditions: fast_hv_lt

Path 53
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.754
  Required (ns):           3.690
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_392/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][211]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.986
  Required (ns):           7.921
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[19]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.970
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[212]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[212]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.997
  Required (ns):           7.932
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_141/lat_n0.resettable.data_shifter_2_[2]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_cas_n_r1:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.759
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 58
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[2]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            8.001
  Required (ns):           7.936
  Operating Conditions: fast_hv_lt

Path 59
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[7]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.966
  Required (ns):           7.901
  Operating Conditions: fast_hv_lt

Path 60
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[2]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.998
  Required (ns):           7.933
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_556/o_data[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/cfg_ref_per_i[5]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.995
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[57]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][201]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            8.005
  Required (ns):           7.939
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_492/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][249]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            8.006
  Required (ns):           7.940
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_406/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][300]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.994
  Required (ns):           7.928
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[31]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.971
  Required (ns):           7.905
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.770
  Required (ns):           3.704
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[6]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[6]:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            3.729
  Required (ns):           3.663
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_en_p0_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][308]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.009
  Required (ns):           7.942
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[22].data_shifter[22][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[21].data_shifter[21][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.989
  Required (ns):           7.922
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_236/MSC_i_237/MSC_i_239/din_gray_r[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_236/MSC_i_237/MSC_i_239/MSC_i_241/MSC_i_246/s0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            8.014
  Required (ns):           7.947
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[23]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[23]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.985
  Required (ns):           7.918
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][75]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.748
  Required (ns):           3.681
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][21]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][22]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][19]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.761
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_151/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.768
  Required (ns):           3.701
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.767
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[38]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_fifo_wr_data[38]:D
  Delay (ns):              0.173
  Slack (ns):              0.067
  Arrival (ns):            3.801
  Required (ns):           3.734
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[48]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[48]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.731
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.735
  Required (ns):           3.668
  Operating Conditions: fast_hv_lt

Path 81
  From: PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[18]:CLK
  To:   PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/prdata[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.832
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][119]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.991
  Required (ns):           7.923
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_431/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][297]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.996
  Required (ns):           7.928
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/MSC_i_424/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][259]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.988
  Required (ns):           7.920
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[26].data_shifter[26][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[25].data_shifter[25][1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.991
  Required (ns):           7.923
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[79]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[79]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            8.003
  Required (ns):           7.935
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[35]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[35]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            8.005
  Required (ns):           7.937
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[108]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.996
  Required (ns):           7.928
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[6]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.991
  Required (ns):           7.923
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[31]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[31]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.997
  Required (ns):           7.929
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            7.978
  Required (ns):           7.910
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[19]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[19]:D
  Delay (ns):              0.134
  Slack (ns):              0.068
  Arrival (ns):            7.984
  Required (ns):           7.916
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][70]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.730
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_226/data_shifter_gen[1].data_shifter[1][143]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.730
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_227/dfi_address_r1[9]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.768
  Required (ns):           3.700
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[33]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[33]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.762
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_1_[122]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_139/MSC_i_140/MSC_i_147/lat_n0.resettable.data_shifter_2_[122]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.766
  Required (ns):           3.698
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.738
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.742
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[35]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.969
  Required (ns):           7.901
  Operating Conditions: fast_hv_lt

