#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sun Apr 08 12:48:58 2018
# Process ID: 14228
# Log file: C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_1/vivado.log
# Journal file: C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_1/project_1.xpr
save_project_as project_2 C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2 -force
file mkdir C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2/project_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2/project_2.srcs/sim_1/new/e200_tb.v w ]
add_files -fileset sim_1 C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2/project_2.srcs/sim_1/new/e200_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2/project_2.srcs/sources_1/ip/mmcm_1/mmcm.xci]
generate_target Simulation [get_files C:/Users/DELL/Desktop/fpga-data/e200_opensource-master/fine/rtl/project_2/project_2.srcs/sources_1/ip/reset_sys_1/reset_sys.xci]
launch_simulation
source e200_tb.tcl
close_sim
