{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.508
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.127,
        "min_copper_edge_clearance": 0.0,
        "min_hole_clearance": 0.254,
        "min_hole_to_hole": 0.254,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.127,
        "min_via_annular_width": 0.15,
        "min_via_diameter": 0.6,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.2,
        0.3,
        0.35,
        0.4
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "nets": [
          "Board_0-+3V3",
          "Board_0-+BATT",
          "Board_0-/32K_XN",
          "Board_0-/32K_XP",
          "Board_0-/ANTENNA",
          "Board_0-/B1",
          "Board_0-/B2",
          "Board_0-/B3",
          "Board_0-/BACKLIGHT",
          "Board_0-/BACKLIGHT_GATE",
          "Board_0-/BATT_ADC",
          "Board_0-/BOOT",
          "Board_0-/CC1",
          "Board_0-/CC2",
          "Board_0-/CONNECTED",
          "Board_0-/DAC1",
          "Board_0-/DAC2",
          "Board_0-/DIR",
          "Board_0-/DN",
          "Board_0-/DP",
          "Board_0-/DTR",
          "Board_0-/DTR_BASE",
          "Board_0-/EN",
          "Board_0-/ENABLE",
          "Board_0-/LEDA",
          "Board_0-/LEDK",
          "Board_0-/LNA_IN",
          "Board_0-/PIEZO",
          "Board_0-/PIEZO_DRAIN",
          "Board_0-/PIEZO_GATE",
          "Board_0-/POWER",
          "Board_0-/POWER_GATE",
          "Board_0-/PROG",
          "Board_0-/RTS",
          "Board_0-/RTS_BASE",
          "Board_0-/RXD",
          "Board_0-/RXD0",
          "Board_0-/SCL",
          "Board_0-/SDA",
          "Board_0-/STAT",
          "Board_0-/TXD",
          "Board_0-/TXD0",
          "Board_0-/VIO",
          "Board_0-/VO",
          "Board_0-/VREGIN",
          "Board_0-/~RST",
          "Board_0-GND",
          "Board_0-VBUS",
          "Board_0-VCC",
          "Board_0-unconnected-(E1-Pad2)",
          "Board_0-unconnected-(IC1-Pad3)",
          "Board_0-unconnected-(IC1-Pad5)",
          "Board_0-unconnected-(J1-PadA8)",
          "Board_0-unconnected-(J1-PadB8)",
          "Board_0-unconnected-(U2-Pad1)",
          "Board_0-unconnected-(U2-Pad10)",
          "Board_0-unconnected-(U2-Pad11)",
          "Board_0-unconnected-(U2-Pad12)",
          "Board_0-unconnected-(U2-Pad13)",
          "Board_0-unconnected-(U2-Pad14)",
          "Board_0-unconnected-(U2-Pad15)",
          "Board_0-unconnected-(U2-Pad16)",
          "Board_0-unconnected-(U2-Pad17)",
          "Board_0-unconnected-(U2-Pad18)",
          "Board_0-unconnected-(U2-Pad22)",
          "Board_0-unconnected-(U2-Pad24)",
          "Board_0-unconnected-(U3-Pad11)",
          "Board_0-unconnected-(U3-Pad17)",
          "Board_0-unconnected-(U3-Pad18)",
          "Board_0-unconnected-(U3-Pad20)",
          "Board_0-unconnected-(U3-Pad21)",
          "Board_0-unconnected-(U3-Pad22)",
          "Board_0-unconnected-(U3-Pad25)",
          "Board_0-unconnected-(U3-Pad26)",
          "Board_0-unconnected-(U3-Pad28)",
          "Board_0-unconnected-(U3-Pad29)",
          "Board_0-unconnected-(U3-Pad30)",
          "Board_0-unconnected-(U3-Pad31)",
          "Board_0-unconnected-(U3-Pad32)",
          "Board_0-unconnected-(U3-Pad34)",
          "Board_0-unconnected-(U3-Pad35)",
          "Board_0-unconnected-(U3-Pad36)",
          "Board_0-unconnected-(U3-Pad44)",
          "Board_0-unconnected-(U3-Pad45)",
          "Board_0-unconnected-(U3-Pad47)",
          "Board_0-unconnected-(U3-Pad48)",
          "Board_0-unconnected-(U3-Pad5)",
          "Board_0-unconnected-(U4-Pad4)",
          "Board_0-unconnected-(U5-Pad11)",
          "Board_0-unconnected-(U5-Pad7)",
          "Board_0-unconnected-(U5-Pad8)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "nets": [
          "Board_1-+3V3",
          "Board_1-+BATT",
          "Board_1-/32K_XN",
          "Board_1-/32K_XP",
          "Board_1-/ANTENNA",
          "Board_1-/B1",
          "Board_1-/B2",
          "Board_1-/B3",
          "Board_1-/BACKLIGHT",
          "Board_1-/BACKLIGHT_GATE",
          "Board_1-/BATT_ADC",
          "Board_1-/BOOT",
          "Board_1-/CC1",
          "Board_1-/CC2",
          "Board_1-/CONNECTED",
          "Board_1-/DAC1",
          "Board_1-/DAC2",
          "Board_1-/DIR",
          "Board_1-/DN",
          "Board_1-/DP",
          "Board_1-/DTR",
          "Board_1-/DTR_BASE",
          "Board_1-/EN",
          "Board_1-/ENABLE",
          "Board_1-/LEDA",
          "Board_1-/LEDK",
          "Board_1-/LNA_IN",
          "Board_1-/PIEZO",
          "Board_1-/PIEZO_DRAIN",
          "Board_1-/PIEZO_GATE",
          "Board_1-/POWER",
          "Board_1-/POWER_GATE",
          "Board_1-/PROG",
          "Board_1-/RTS",
          "Board_1-/RTS_BASE",
          "Board_1-/RXD",
          "Board_1-/RXD0",
          "Board_1-/SCL",
          "Board_1-/SDA",
          "Board_1-/STAT",
          "Board_1-/TXD",
          "Board_1-/TXD0",
          "Board_1-/VIO",
          "Board_1-/VO",
          "Board_1-/VREGIN",
          "Board_1-/~RST",
          "Board_1-GND",
          "Board_1-VBUS",
          "Board_1-VCC",
          "Board_1-unconnected-(E1-Pad2)",
          "Board_1-unconnected-(IC1-Pad3)",
          "Board_1-unconnected-(IC1-Pad5)",
          "Board_1-unconnected-(J1-PadA8)",
          "Board_1-unconnected-(J1-PadB8)",
          "Board_1-unconnected-(U2-Pad1)",
          "Board_1-unconnected-(U2-Pad10)",
          "Board_1-unconnected-(U2-Pad11)",
          "Board_1-unconnected-(U2-Pad12)",
          "Board_1-unconnected-(U2-Pad13)",
          "Board_1-unconnected-(U2-Pad14)",
          "Board_1-unconnected-(U2-Pad15)",
          "Board_1-unconnected-(U2-Pad16)",
          "Board_1-unconnected-(U2-Pad17)",
          "Board_1-unconnected-(U2-Pad18)",
          "Board_1-unconnected-(U2-Pad22)",
          "Board_1-unconnected-(U2-Pad24)",
          "Board_1-unconnected-(U3-Pad11)",
          "Board_1-unconnected-(U3-Pad17)",
          "Board_1-unconnected-(U3-Pad18)",
          "Board_1-unconnected-(U3-Pad20)",
          "Board_1-unconnected-(U3-Pad21)",
          "Board_1-unconnected-(U3-Pad22)",
          "Board_1-unconnected-(U3-Pad25)",
          "Board_1-unconnected-(U3-Pad26)",
          "Board_1-unconnected-(U3-Pad28)",
          "Board_1-unconnected-(U3-Pad29)",
          "Board_1-unconnected-(U3-Pad30)",
          "Board_1-unconnected-(U3-Pad31)",
          "Board_1-unconnected-(U3-Pad32)",
          "Board_1-unconnected-(U3-Pad34)",
          "Board_1-unconnected-(U3-Pad35)",
          "Board_1-unconnected-(U3-Pad36)",
          "Board_1-unconnected-(U3-Pad44)",
          "Board_1-unconnected-(U3-Pad45)",
          "Board_1-unconnected-(U3-Pad47)",
          "Board_1-unconnected-(U3-Pad48)",
          "Board_1-unconnected-(U3-Pad5)",
          "Board_1-unconnected-(U4-Pad4)",
          "Board_1-unconnected-(U5-Pad11)",
          "Board_1-unconnected-(U5-Pad7)",
          "Board_1-unconnected-(U5-Pad8)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "nets": [
          "Board_2-+3V3",
          "Board_2-+BATT",
          "Board_2-/32K_XN",
          "Board_2-/32K_XP",
          "Board_2-/ANTENNA",
          "Board_2-/B1",
          "Board_2-/B2",
          "Board_2-/B3",
          "Board_2-/BACKLIGHT",
          "Board_2-/BACKLIGHT_GATE",
          "Board_2-/BATT_ADC",
          "Board_2-/BOOT",
          "Board_2-/CC1",
          "Board_2-/CC2",
          "Board_2-/CONNECTED",
          "Board_2-/DAC1",
          "Board_2-/DAC2",
          "Board_2-/DIR",
          "Board_2-/DN",
          "Board_2-/DP",
          "Board_2-/DTR",
          "Board_2-/DTR_BASE",
          "Board_2-/EN",
          "Board_2-/ENABLE",
          "Board_2-/LEDA",
          "Board_2-/LEDK",
          "Board_2-/LNA_IN",
          "Board_2-/PIEZO",
          "Board_2-/PIEZO_DRAIN",
          "Board_2-/PIEZO_GATE",
          "Board_2-/POWER",
          "Board_2-/POWER_GATE",
          "Board_2-/PROG",
          "Board_2-/RTS",
          "Board_2-/RTS_BASE",
          "Board_2-/RXD",
          "Board_2-/RXD0",
          "Board_2-/SCL",
          "Board_2-/SDA",
          "Board_2-/STAT",
          "Board_2-/TXD",
          "Board_2-/TXD0",
          "Board_2-/VIO",
          "Board_2-/VO",
          "Board_2-/VREGIN",
          "Board_2-/~RST",
          "Board_2-GND",
          "Board_2-VBUS",
          "Board_2-VCC",
          "Board_2-unconnected-(E1-Pad2)",
          "Board_2-unconnected-(IC1-Pad3)",
          "Board_2-unconnected-(IC1-Pad5)",
          "Board_2-unconnected-(J1-PadA8)",
          "Board_2-unconnected-(J1-PadB8)",
          "Board_2-unconnected-(U2-Pad1)",
          "Board_2-unconnected-(U2-Pad10)",
          "Board_2-unconnected-(U2-Pad11)",
          "Board_2-unconnected-(U2-Pad12)",
          "Board_2-unconnected-(U2-Pad13)",
          "Board_2-unconnected-(U2-Pad14)",
          "Board_2-unconnected-(U2-Pad15)",
          "Board_2-unconnected-(U2-Pad16)",
          "Board_2-unconnected-(U2-Pad17)",
          "Board_2-unconnected-(U2-Pad18)",
          "Board_2-unconnected-(U2-Pad22)",
          "Board_2-unconnected-(U2-Pad24)",
          "Board_2-unconnected-(U3-Pad11)",
          "Board_2-unconnected-(U3-Pad17)",
          "Board_2-unconnected-(U3-Pad18)",
          "Board_2-unconnected-(U3-Pad20)",
          "Board_2-unconnected-(U3-Pad21)",
          "Board_2-unconnected-(U3-Pad22)",
          "Board_2-unconnected-(U3-Pad25)",
          "Board_2-unconnected-(U3-Pad26)",
          "Board_2-unconnected-(U3-Pad28)",
          "Board_2-unconnected-(U3-Pad29)",
          "Board_2-unconnected-(U3-Pad30)",
          "Board_2-unconnected-(U3-Pad31)",
          "Board_2-unconnected-(U3-Pad32)",
          "Board_2-unconnected-(U3-Pad34)",
          "Board_2-unconnected-(U3-Pad35)",
          "Board_2-unconnected-(U3-Pad36)",
          "Board_2-unconnected-(U3-Pad44)",
          "Board_2-unconnected-(U3-Pad45)",
          "Board_2-unconnected-(U3-Pad47)",
          "Board_2-unconnected-(U3-Pad48)",
          "Board_2-unconnected-(U3-Pad5)",
          "Board_2-unconnected-(U4-Pad4)",
          "Board_2-unconnected-(U5-Pad11)",
          "Board_2-unconnected-(U5-Pad7)",
          "Board_2-unconnected-(U5-Pad8)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "nets": [
          "Board_3-+3V3",
          "Board_3-+BATT",
          "Board_3-/32K_XN",
          "Board_3-/32K_XP",
          "Board_3-/ANTENNA",
          "Board_3-/B1",
          "Board_3-/B2",
          "Board_3-/B3",
          "Board_3-/BACKLIGHT",
          "Board_3-/BACKLIGHT_GATE",
          "Board_3-/BATT_ADC",
          "Board_3-/BOOT",
          "Board_3-/CC1",
          "Board_3-/CC2",
          "Board_3-/CONNECTED",
          "Board_3-/DAC1",
          "Board_3-/DAC2",
          "Board_3-/DIR",
          "Board_3-/DN",
          "Board_3-/DP",
          "Board_3-/DTR",
          "Board_3-/DTR_BASE",
          "Board_3-/EN",
          "Board_3-/ENABLE",
          "Board_3-/LEDA",
          "Board_3-/LEDK",
          "Board_3-/LNA_IN",
          "Board_3-/PIEZO",
          "Board_3-/PIEZO_DRAIN",
          "Board_3-/PIEZO_GATE",
          "Board_3-/POWER",
          "Board_3-/POWER_GATE",
          "Board_3-/PROG",
          "Board_3-/RTS",
          "Board_3-/RTS_BASE",
          "Board_3-/RXD",
          "Board_3-/RXD0",
          "Board_3-/SCL",
          "Board_3-/SDA",
          "Board_3-/STAT",
          "Board_3-/TXD",
          "Board_3-/TXD0",
          "Board_3-/VIO",
          "Board_3-/VO",
          "Board_3-/VREGIN",
          "Board_3-/~RST",
          "Board_3-GND",
          "Board_3-VBUS",
          "Board_3-VCC",
          "Board_3-unconnected-(E1-Pad2)",
          "Board_3-unconnected-(IC1-Pad3)",
          "Board_3-unconnected-(IC1-Pad5)",
          "Board_3-unconnected-(J1-PadA8)",
          "Board_3-unconnected-(J1-PadB8)",
          "Board_3-unconnected-(U2-Pad1)",
          "Board_3-unconnected-(U2-Pad10)",
          "Board_3-unconnected-(U2-Pad11)",
          "Board_3-unconnected-(U2-Pad12)",
          "Board_3-unconnected-(U2-Pad13)",
          "Board_3-unconnected-(U2-Pad14)",
          "Board_3-unconnected-(U2-Pad15)",
          "Board_3-unconnected-(U2-Pad16)",
          "Board_3-unconnected-(U2-Pad17)",
          "Board_3-unconnected-(U2-Pad18)",
          "Board_3-unconnected-(U2-Pad22)",
          "Board_3-unconnected-(U2-Pad24)",
          "Board_3-unconnected-(U3-Pad11)",
          "Board_3-unconnected-(U3-Pad17)",
          "Board_3-unconnected-(U3-Pad18)",
          "Board_3-unconnected-(U3-Pad20)",
          "Board_3-unconnected-(U3-Pad21)",
          "Board_3-unconnected-(U3-Pad22)",
          "Board_3-unconnected-(U3-Pad25)",
          "Board_3-unconnected-(U3-Pad26)",
          "Board_3-unconnected-(U3-Pad28)",
          "Board_3-unconnected-(U3-Pad29)",
          "Board_3-unconnected-(U3-Pad30)",
          "Board_3-unconnected-(U3-Pad31)",
          "Board_3-unconnected-(U3-Pad32)",
          "Board_3-unconnected-(U3-Pad34)",
          "Board_3-unconnected-(U3-Pad35)",
          "Board_3-unconnected-(U3-Pad36)",
          "Board_3-unconnected-(U3-Pad44)",
          "Board_3-unconnected-(U3-Pad45)",
          "Board_3-unconnected-(U3-Pad47)",
          "Board_3-unconnected-(U3-Pad48)",
          "Board_3-unconnected-(U3-Pad5)",
          "Board_3-unconnected-(U4-Pad4)",
          "Board_3-unconnected-(U5-Pad11)",
          "Board_3-unconnected-(U5-Pad7)",
          "Board_3-unconnected-(U5-Pad8)"
        ],
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.2,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "legacy_lib_dir": "",
    "legacy_lib_list": []
  },
  "sheets": [],
  "text_variables": {}
}
