INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_Digital_Comm_Pseudo_random/project_Digital_Comm_Pseudo_random.srcs/sources_1/new/pseudo_random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pseudo_random
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem' is not allowed [E:/project_Digital_Comm_Pseudo_random/project_Digital_Comm_Pseudo_random.srcs/sources_1/new/pseudo_random.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_Digital_Comm_Pseudo_random/project_Digital_Comm_Pseudo_random.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
