{
  "Top": "aes_table",
  "RtlTop": "aes_table",
  "RtlPrefix": "",
  "RtlSubPrefix": "aes_table_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "unused",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_r_address0",
          "name": "in_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_ce0",
          "name": "in_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_we0",
          "name": "in_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_d0",
          "name": "in_r_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_q0",
          "name": "in_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "in_r_address1",
          "name": "in_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_ce1",
          "name": "in_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_we1",
          "name": "in_r_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_d1",
          "name": "in_r_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_q1",
          "name": "in_r_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "rk": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "rk_address0",
          "name": "rk_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rk_ce0",
          "name": "rk_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rk_q0",
          "name": "rk_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "rk_address1",
          "name": "rk_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rk_ce1",
          "name": "rk_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "rk_q1",
          "name": "rk_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top aes_table -name aes_table"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "aes_table"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "35",
    "Latency": "34"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes_table",
    "Version": "1.0",
    "DisplayName": "Aes_table",
    "Revision": "2114087196",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_aes_table_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/aes_table_fast.c"],
    "Vhdl": [
      "impl\/vhdl\/aes_table_aes_table_Pipeline_1.vhd",
      "impl\/vhdl\/aes_table_aes_table_Pipeline_2.vhd",
      "impl\/vhdl\/aes_table_aes_table_Pipeline_3.vhd",
      "impl\/vhdl\/aes_table_aes_table_Pipeline_4.vhd",
      "impl\/vhdl\/aes_table_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/aes_table_S_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/aes_table.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/aes_table_aes_table_Pipeline_1.v",
      "impl\/verilog\/aes_table_aes_table_Pipeline_2.v",
      "impl\/verilog\/aes_table_aes_table_Pipeline_3.v",
      "impl\/verilog\/aes_table_aes_table_Pipeline_4.v",
      "impl\/verilog\/aes_table_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/aes_table_S_ROM_AUTO_1R.dat",
      "impl\/verilog\/aes_table_S_ROM_AUTO_1R.v",
      "impl\/verilog\/aes_table.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/aes_table.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"in_r_address0": "DATA"},
      "ports": ["in_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"in_r_d0": "DATA"},
      "ports": ["in_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"in_r_q0": "DATA"},
      "ports": ["in_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"in_r_address1": "DATA"},
      "ports": ["in_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"in_r_d1": "DATA"},
      "ports": ["in_r_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"in_r_q1": "DATA"},
      "ports": ["in_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"out_r_address0": "DATA"},
      "ports": ["out_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"out_r_d0": "DATA"},
      "ports": ["out_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "rk_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"rk_address0": "DATA"},
      "ports": ["rk_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rk"
        }]
    },
    "rk_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rk_q0": "DATA"},
      "ports": ["rk_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rk"
        }]
    },
    "rk_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"rk_address1": "DATA"},
      "ports": ["rk_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rk"
        }]
    },
    "rk_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rk_q1": "DATA"},
      "ports": ["rk_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "rk"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "in_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "in_r_d0": {
      "dir": "out",
      "width": "8"
    },
    "in_r_q0": {
      "dir": "in",
      "width": "8"
    },
    "in_r_address1": {
      "dir": "out",
      "width": "4"
    },
    "in_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "in_r_we1": {
      "dir": "out",
      "width": "1"
    },
    "in_r_d1": {
      "dir": "out",
      "width": "8"
    },
    "in_r_q1": {
      "dir": "in",
      "width": "8"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "4"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "8"
    },
    "rk_address0": {
      "dir": "out",
      "width": "6"
    },
    "rk_ce0": {
      "dir": "out",
      "width": "1"
    },
    "rk_q0": {
      "dir": "in",
      "width": "32"
    },
    "rk_address1": {
      "dir": "out",
      "width": "6"
    },
    "rk_ce1": {
      "dir": "out",
      "width": "1"
    },
    "rk_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes_table",
      "Instances": [
        {
          "ModuleName": "aes_table_Pipeline_1",
          "InstanceName": "grp_aes_table_Pipeline_1_fu_292"
        },
        {
          "ModuleName": "aes_table_Pipeline_2",
          "InstanceName": "grp_aes_table_Pipeline_2_fu_299"
        },
        {
          "ModuleName": "aes_table_Pipeline_3",
          "InstanceName": "grp_aes_table_Pipeline_3_fu_306"
        },
        {
          "ModuleName": "aes_table_Pipeline_4",
          "InstanceName": "grp_aes_table_Pipeline_4_fu_313"
        }
      ]
    },
    "Info": {
      "aes_table_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_table_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_table_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_table_Pipeline_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "aes_table": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "aes_table_Pipeline_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.720"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "138",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "aes_table_Pipeline_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.720"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "aes_table_Pipeline_3": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.720"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "138",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "aes_table_Pipeline_4": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.720"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "142",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "aes_table": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.629"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "275",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1079",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-17 12:36:17 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
