Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat May 27 19:34:59 2023
| Host         : DESKTOP-NE42FPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file audio_testbench_timing_summary_routed.rpt -pb audio_testbench_timing_summary_routed.pb -rpx audio_testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_testbench
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.203        0.000                      0                  994        0.077        0.000                      0                  994        3.000        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    2.203        0.000                      0                  527        0.087        0.000                      0                  527        3.000        0.000                       0                   313  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       12.621        0.000                      0                  467        0.077        0.000                      0                  467        9.437        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 1.412ns (19.824%)  route 5.711ns (80.176%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.744     9.696    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.820 r  i_audio/volume_counter/hphone_l[22]_i_3/O
                         net (fo=37, routed)          0.478    10.297    i_audio/volume_counter/hphone_l[22]_i_3_n_0
    SLICE_X107Y3         LUT3 (Prop_lut3_I0_O)        0.124    10.421 r  i_audio/volume_counter/hphone_l[19]_i_2/O
                         net (fo=40, routed)          0.823    11.244    i_audio/volume_counter/hphone_l[19]_i_2_n_0
    SLICE_X107Y6         LUT4 (Prop_lut4_I1_O)        0.124    11.368 r  i_audio/volume_counter/hphone_r[11]_i_2/O
                         net (fo=1, routed)           0.643    12.012    i_audio/volume_counter/hphone_r[11]_i_2_n_0
    SLICE_X107Y6         LUT5 (Prop_lut5_I3_O)        0.150    12.162 r  i_audio/volume_counter/hphone_r[11]_i_1/O
                         net (fo=1, routed)           0.601    12.763    i_audio_n_107
    SLICE_X107Y5         FDRE                                         r  hphone_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.697    15.180    clk_100_IBUF_BUFG
    SLICE_X107Y5         FDRE                                         r  hphone_r_reg[11]/C
                         clock pessimism              0.071    15.251    
                         clock uncertainty           -0.035    15.215    
    SLICE_X107Y5         FDRE (Setup_fdre_C_D)       -0.249    14.966    hphone_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.763    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 1.614ns (22.683%)  route 5.501ns (77.317%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.996    11.788    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X105Y5         LUT6 (Prop_lut6_I0_O)        0.326    12.114 r  i_audio/volume_counter/hphone_r[1]_i_3/O
                         net (fo=1, routed)           0.518    12.632    i_audio/volume_counter/hphone_r[1]_i_3_n_0
    SLICE_X104Y5         LUT6 (Prop_lut6_I4_O)        0.124    12.756 r  i_audio/volume_counter/hphone_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.756    i_audio_n_87
    SLICE_X104Y5         FDRE                                         r  hphone_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y5         FDRE                                         r  hphone_r_reg[1]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y5         FDRE (Setup_fdre_C_D)        0.081    15.222    hphone_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 1.614ns (23.149%)  route 5.358ns (76.851%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.851    11.642    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X105Y6         LUT6 (Prop_lut6_I0_O)        0.326    11.968 r  i_audio/volume_counter/hphone_r[0]_i_3/O
                         net (fo=1, routed)           0.520    12.489    i_audio/volume_counter/hphone_r[0]_i_3_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I4_O)        0.124    12.613 r  i_audio/volume_counter/hphone_r[0]_i_1/O
                         net (fo=1, routed)           0.000    12.613    i_audio_n_86
    SLICE_X104Y6         FDRE                                         r  hphone_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y6         FDRE                                         r  hphone_r_reg[0]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y6         FDRE (Setup_fdre_C_D)        0.077    15.218    hphone_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -12.613    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.614ns (23.656%)  route 5.209ns (76.344%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.680    11.472    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X106Y4         LUT6 (Prop_lut6_I5_O)        0.326    11.798 r  i_audio/volume_counter/hphone_r[3]_i_3/O
                         net (fo=1, routed)           0.541    12.339    i_audio/volume_counter/hphone_r[3]_i_3_n_0
    SLICE_X104Y5         LUT6 (Prop_lut6_I4_O)        0.124    12.463 r  i_audio/volume_counter/hphone_r[3]_i_1/O
                         net (fo=1, routed)           0.000    12.463    i_audio_n_89
    SLICE_X104Y5         FDRE                                         r  hphone_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y5         FDRE                                         r  hphone_r_reg[3]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y5         FDRE (Setup_fdre_C_D)        0.079    15.220    hphone_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -12.463    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 1.614ns (23.890%)  route 5.142ns (76.110%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.719    11.510    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X105Y3         LUT6 (Prop_lut6_I5_O)        0.326    11.836 r  i_audio/volume_counter/hphone_l[2]_i_3/O
                         net (fo=1, routed)           0.436    12.272    i_audio/volume_counter/hphone_l[2]_i_3_n_0
    SLICE_X105Y4         LUT6 (Prop_lut6_I4_O)        0.124    12.396 r  i_audio/volume_counter/hphone_l[2]_i_1/O
                         net (fo=1, routed)           0.000    12.396    i_audio_n_98
    SLICE_X105Y4         FDRE                                         r  hphone_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  hphone_l_reg[2]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X105Y4         FDRE (Setup_fdre_C_D)        0.029    15.170    hphone_l_reg[2]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.386ns (20.446%)  route 5.393ns (79.554%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.744     9.696    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.820 r  i_audio/volume_counter/hphone_l[22]_i_3/O
                         net (fo=37, routed)          0.472    10.291    i_audio/volume_counter/hphone_l[22]_i_3_n_0
    SLICE_X107Y3         LUT3 (Prop_lut3_I0_O)        0.124    10.415 r  i_audio/volume_counter/hphone_l[17]_i_2/O
                         net (fo=36, routed)          1.159    11.575    i_audio/volume_counter/hphone_l[17]_i_2_n_0
    SLICE_X104Y0         LUT6 (Prop_lut6_I2_O)        0.124    11.699 r  i_audio/volume_counter/hphone_l[8]_i_3/O
                         net (fo=1, routed)           0.596    12.295    i_audio/volume_counter/hphone_l[8]_i_3_n_0
    SLICE_X104Y3         LUT5 (Prop_lut5_I4_O)        0.124    12.419 r  i_audio/volume_counter/hphone_l[8]_i_1/O
                         net (fo=1, routed)           0.000    12.419    i_audio_n_104
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[8]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y3         FDRE (Setup_fdre_C_D)        0.079    15.220    hphone_l_reg[8]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.614ns (23.881%)  route 5.145ns (76.119%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.660    11.452    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X104Y2         LUT6 (Prop_lut6_I0_O)        0.326    11.778 r  i_audio/volume_counter/hphone_l[0]_i_3/O
                         net (fo=1, routed)           0.497    12.275    i_audio/volume_counter/hphone_l[0]_i_3_n_0
    SLICE_X104Y3         LUT6 (Prop_lut6_I4_O)        0.124    12.399 r  i_audio/volume_counter/hphone_l[0]_i_1/O
                         net (fo=1, routed)           0.000    12.399    i_audio_n_96
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[0]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y3         FDRE (Setup_fdre_C_D)        0.077    15.218    hphone_l_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 1.490ns (22.287%)  route 5.196ns (77.713%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          1.209    12.000    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X105Y1         LUT5 (Prop_lut5_I2_O)        0.326    12.326 r  i_audio/volume_counter/hphone_l[4]_i_1/O
                         net (fo=1, routed)           0.000    12.326    i_audio_n_100
    SLICE_X105Y1         FDRE                                         r  hphone_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.624    15.107    clk_100_IBUF_BUFG
    SLICE_X105Y1         FDRE                                         r  hphone_l_reg[4]/C
                         clock pessimism              0.071    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X105Y1         FDRE (Setup_fdre_C_D)        0.029    15.171    hphone_l_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.614ns (24.091%)  route 5.086ns (75.909%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.691    11.483    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X106Y6         LUT6 (Prop_lut6_I0_O)        0.326    11.809 r  i_audio/volume_counter/hphone_r[7]_i_2/O
                         net (fo=1, routed)           0.407    12.216    i_audio/volume_counter/hphone_r[7]_i_2_n_0
    SLICE_X104Y6         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  i_audio/volume_counter/hphone_r[7]_i_1/O
                         net (fo=1, routed)           0.000    12.340    i_audio_n_93
    SLICE_X104Y6         FDRE                                         r  hphone_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y6         FDRE                                         r  hphone_r_reg[7]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y6         FDRE (Setup_fdre_C_D)        0.079    15.220    hphone_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 i_audio/volume_counter/volume_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 1.614ns (24.145%)  route 5.071ns (75.855%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.878     5.640    i_audio/volume_counter/clk_100_buffered
    SLICE_X112Y8         FDRE                                         r  i_audio/volume_counter/volume_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y8         FDRE (Prop_fdre_C_Q)         0.518     6.158 f  i_audio/volume_counter/volume_reg[4]/Q
                         net (fo=1, routed)           0.521     6.680    i_audio/volume_counter/Q[4]
    SLICE_X112Y8         LUT2 (Prop_lut2_I0_O)        0.124     6.804 r  i_audio/volume_counter/hphone_l[22]_i_15/O
                         net (fo=1, routed)           1.146     7.950    i_audio/volume_counter/hphone_l[22]_i_15_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I3_O)        0.124     8.074 r  i_audio/volume_counter/hphone_l[22]_i_6/O
                         net (fo=1, routed)           0.754     8.828    i_audio/volume_counter/hphone_l[22]_i_6_n_0
    SLICE_X113Y16        LUT6 (Prop_lut6_I0_O)        0.124     8.952 r  i_audio/volume_counter/hphone_l[22]_i_5/O
                         net (fo=6, routed)           0.851     9.803    i_audio/volume_counter/hphone_l[22]_i_5_n_0
    SLICE_X109Y4         LUT3 (Prop_lut3_I0_O)        0.124     9.927 r  i_audio/volume_counter/hphone_l[5]_i_6/O
                         net (fo=11, routed)          0.715    10.641    i_audio/volume_counter/hphone_l[5]_i_6_n_0
    SLICE_X106Y3         LUT3 (Prop_lut3_I0_O)        0.150    10.791 r  i_audio/volume_counter/hphone_l[5]_i_3/O
                         net (fo=16, routed)          0.657    11.449    i_audio/volume_counter/hphone_l[5]_i_3_n_0
    SLICE_X104Y2         LUT6 (Prop_lut6_I0_O)        0.326    11.775 r  i_audio/volume_counter/hphone_l[1]_i_3/O
                         net (fo=1, routed)           0.426    12.201    i_audio/volume_counter/hphone_l[1]_i_3_n_0
    SLICE_X104Y3         LUT6 (Prop_lut6_I4_O)        0.124    12.325 r  i_audio/volume_counter/hphone_l[1]_i_1/O
                         net (fo=1, routed)           0.000    12.325    i_audio_n_97
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.623    15.106    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[1]/C
                         clock pessimism              0.071    15.177    
                         clock uncertainty           -0.035    15.141    
    SLICE_X104Y3         FDRE (Setup_fdre_C_D)        0.081    15.222    hphone_l_reg[1]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  2.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_audio/line_in_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.226ns (44.493%)  route 0.282ns (55.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.612     1.559    i_audio/clk_100_buffered
    SLICE_X103Y5         FDRE                                         r  i_audio/line_in_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y5         FDRE (Prop_fdre_C_Q)         0.128     1.687 r  i_audio/line_in_r_reg[9]/Q
                         net (fo=4, routed)           0.282     1.969    i_audio/volume_counter/hphone_r_reg[22][8]
    SLICE_X105Y4         LUT5 (Prop_lut5_I3_O)        0.098     2.067 r  i_audio/volume_counter/hphone_r[8]_i_1/O
                         net (fo=1, routed)           0.000     2.067    i_audio_n_94
    SLICE_X105Y4         FDRE                                         r  hphone_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.076    clk_100_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  hphone_r_reg[8]/C
                         clock pessimism             -0.188     1.888    
    SLICE_X105Y4         FDRE (Hold_fdre_C_D)         0.092     1.980    hphone_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.771%)  route 0.365ns (66.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.613     1.560    i_audio/clk_100_buffered
    SLICE_X103Y1         FDRE                                         r  i_audio/line_in_l_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y1         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  i_audio/line_in_l_reg[10]/Q
                         net (fo=5, routed)           0.365     2.066    i_audio/volume_counter/out[9]
    SLICE_X105Y1         LUT5 (Prop_lut5_I3_O)        0.045     2.111 r  i_audio/volume_counter/hphone_l[9]_i_1/O
                         net (fo=1, routed)           0.000     2.111    i_audio_n_105
    SLICE_X105Y1         FDRE                                         r  hphone_l_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.883     2.077    clk_100_IBUF_BUFG
    SLICE_X105Y1         FDRE                                         r  hphone_l_reg[9]/C
                         clock pessimism             -0.188     1.889    
    SLICE_X105Y1         FDRE (Hold_fdre_C_D)         0.092     1.981    hphone_l_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.208ns (36.476%)  route 0.362ns (63.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.639     1.586    i_audio/clk_100_buffered
    SLICE_X108Y3         FDRE                                         r  i_audio/line_in_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  i_audio/line_in_l_reg[23]/Q
                         net (fo=11, routed)          0.362     2.112    i_audio/volume_counter/out[22]
    SLICE_X109Y2         LUT3 (Prop_lut3_I2_O)        0.044     2.156 r  i_audio/volume_counter/hphone_l[22]_i_2/O
                         net (fo=1, routed)           0.000     2.156    i_audio_n_131
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    clk_100_IBUF_BUFG
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[22]/C
                         clock pessimism             -0.188     1.917    
    SLICE_X109Y2         FDRE (Hold_fdre_C_D)         0.107     2.024    hphone_l_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.391%)  route 0.371ns (66.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.612     1.559    i_audio/clk_100_buffered
    SLICE_X103Y5         FDRE                                         r  i_audio/line_in_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y5         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  i_audio/line_in_l_reg[3]/Q
                         net (fo=1, routed)           0.371     2.071    i_audio/volume_counter/out[2]
    SLICE_X105Y4         LUT6 (Prop_lut6_I3_O)        0.045     2.116 r  i_audio/volume_counter/hphone_l[2]_i_1/O
                         net (fo=1, routed)           0.000     2.116    i_audio_n_98
    SLICE_X105Y4         FDRE                                         r  hphone_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.076    clk_100_IBUF_BUFG
    SLICE_X105Y4         FDRE                                         r  hphone_l_reg[2]/C
                         clock pessimism             -0.188     1.888    
    SLICE_X105Y4         FDRE (Hold_fdre_C_D)         0.091     1.979    hphone_l_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.836%)  route 0.364ns (61.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.613     1.560    i_audio/clk_100_buffered
    SLICE_X103Y2         FDRE                                         r  i_audio/line_in_l_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y2         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  i_audio/line_in_l_reg[15]/Q
                         net (fo=7, routed)           0.219     1.920    i_audio/volume_counter/out[14]
    SLICE_X104Y2         LUT6 (Prop_lut6_I3_O)        0.045     1.965 r  i_audio/volume_counter/hphone_l[1]_i_3/O
                         net (fo=1, routed)           0.145     2.110    i_audio/volume_counter/hphone_l[1]_i_3_n_0
    SLICE_X104Y3         LUT6 (Prop_lut6_I4_O)        0.045     2.155 r  i_audio/volume_counter/hphone_l[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    i_audio_n_97
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.076    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[1]/C
                         clock pessimism             -0.188     1.888    
    SLICE_X104Y3         FDRE (Hold_fdre_C_D)         0.121     2.009    hphone_l_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.587%)  route 0.362ns (63.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.639     1.586    i_audio/clk_100_buffered
    SLICE_X108Y3         FDRE                                         r  i_audio/line_in_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  i_audio/line_in_l_reg[23]/Q
                         net (fo=11, routed)          0.362     2.112    i_audio/volume_counter/out[22]
    SLICE_X109Y2         LUT5 (Prop_lut5_I3_O)        0.045     2.157 r  i_audio/volume_counter/hphone_l[19]_i_1/O
                         net (fo=1, routed)           0.000     2.157    i_audio_n_128
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    clk_100_IBUF_BUFG
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[19]/C
                         clock pessimism             -0.188     1.917    
    SLICE_X109Y2         FDRE (Hold_fdre_C_D)         0.092     2.009    hphone_l_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.565%)  route 0.376ns (62.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.613     1.560    i_audio/clk_100_buffered
    SLICE_X103Y2         FDRE                                         r  i_audio/line_in_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y2         FDRE (Prop_fdre_C_Q)         0.128     1.688 r  i_audio/line_in_l_reg[1]/Q
                         net (fo=1, routed)           0.376     2.063    i_audio/volume_counter/out[0]
    SLICE_X104Y3         LUT6 (Prop_lut6_I1_O)        0.098     2.161 r  i_audio/volume_counter/hphone_l[0]_i_1/O
                         net (fo=1, routed)           0.000     2.161    i_audio_n_96
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.076    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[0]/C
                         clock pessimism             -0.188     1.888    
    SLICE_X104Y3         FDRE (Hold_fdre_C_D)         0.120     2.008    hphone_l_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.226ns (37.499%)  route 0.377ns (62.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.613     1.560    i_audio/clk_100_buffered
    SLICE_X103Y1         FDRE                                         r  i_audio/line_in_l_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y1         FDRE (Prop_fdre_C_Q)         0.128     1.688 r  i_audio/line_in_l_reg[9]/Q
                         net (fo=4, routed)           0.377     2.065    i_audio/volume_counter/out[8]
    SLICE_X104Y3         LUT5 (Prop_lut5_I3_O)        0.098     2.163 r  i_audio/volume_counter/hphone_l[8]_i_1/O
                         net (fo=1, routed)           0.000     2.163    i_audio_n_104
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.882     2.076    clk_100_IBUF_BUFG
    SLICE_X104Y3         FDRE                                         r  hphone_l_reg[8]/C
                         clock pessimism             -0.188     1.888    
    SLICE_X104Y3         FDRE (Hold_fdre_C_D)         0.121     2.009    hphone_l_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_audio/line_in_l_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hphone_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.815%)  route 0.326ns (56.185%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.639     1.586    i_audio/clk_100_buffered
    SLICE_X108Y3         FDRE                                         r  i_audio/line_in_l_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y3         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  i_audio/line_in_l_reg[23]/Q
                         net (fo=11, routed)          0.215     1.965    i_audio/volume_counter/out[22]
    SLICE_X108Y2         LUT6 (Prop_lut6_I1_O)        0.045     2.010 r  i_audio/volume_counter/hphone_l[15]_i_2/O
                         net (fo=1, routed)           0.110     2.121    i_audio/volume_counter/hphone_l[15]_i_2_n_0
    SLICE_X109Y2         LUT4 (Prop_lut4_I3_O)        0.045     2.166 r  i_audio/volume_counter/hphone_l[15]_i_1/O
                         net (fo=1, routed)           0.000     2.166    i_audio_n_124
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.911     2.105    clk_100_IBUF_BUFG
    SLICE_X109Y2         FDRE                                         r  hphone_l_reg[15]/C
                         clock pessimism             -0.188     1.917    
    SLICE_X109Y2         FDRE (Hold_fdre_C_D)         0.092     2.009    hphone_l_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hphone_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_audio/hphone_l_freeze_100_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.639     1.586    clk_100_IBUF_BUFG
    SLICE_X109Y4         FDRE                                         r  hphone_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y4         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  hphone_valid_reg/Q
                         net (fo=46, routed)          0.308     2.035    i_audio/E[0]
    SLICE_X109Y1         FDRE                                         r  i_audio/hphone_l_freeze_100_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.911     2.105    i_audio/clk_100_buffered
    SLICE_X109Y1         FDRE                                         r  i_audio/hphone_l_freeze_100_reg[10]/C
                         clock pessimism             -0.188     1.917    
    SLICE_X109Y1         FDRE (Hold_fdre_C_CE)       -0.039     1.878    i_audio/hphone_l_freeze_100_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X104Y3     hphone_l_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X106Y1     hphone_l_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y1     hphone_l_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X108Y1     hphone_l_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X107Y2     hphone_l_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X109Y2     hphone_l_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X109Y2     hphone_l_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y11    i_audio/volume_counter/debouncer_btnD/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y11    i_audio/volume_counter/debouncer_btnD/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y11    i_audio/volume_counter/debouncer_btnD/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X108Y11    i_audio/volume_counter/debouncer_btnD/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X104Y3     hphone_l_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X104Y4     i_audio/hphone_r_freeze_100_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X104Y4     i_audio/hphone_r_freeze_100_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X104Y4     i_audio/hphone_r_freeze_100_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X104Y4     i_audio/hphone_r_freeze_100_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X106Y16    i_audio/volume_counter/debouncer_btnU/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 3.056ns (39.138%)  route 4.752ns (60.862%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.171    17.229    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X10Y21         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X10Y21         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.767    30.158    
                         clock uncertainty           -0.138    30.020    
    SLICE_X10Y21         FDRE (Setup_fdre_C_CE)      -0.169    29.851    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         29.851    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.707ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 3.056ns (39.576%)  route 4.666ns (60.424%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 29.390 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.084    17.143    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.565    29.390    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
                         clock pessimism              0.803    30.193    
                         clock uncertainty           -0.138    30.055    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    29.850    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]
  -------------------------------------------------------------------
                         required time                         29.850    
                         arrival time                         -17.143    
  -------------------------------------------------------------------
                         slack                                 12.707    

Slack (MET) :             12.707ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 3.056ns (39.576%)  route 4.666ns (60.424%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 29.390 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.084    17.143    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.565    29.390    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.803    30.193    
                         clock uncertainty           -0.138    30.055    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    29.850    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         29.850    
                         arrival time                         -17.143    
  -------------------------------------------------------------------
                         slack                                 12.707    

Slack (MET) :             12.707ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 3.056ns (39.576%)  route 4.666ns (60.424%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 29.390 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.084    17.143    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.565    29.390    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.803    30.193    
                         clock uncertainty           -0.138    30.055    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    29.850    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         29.850    
                         arrival time                         -17.143    
  -------------------------------------------------------------------
                         slack                                 12.707    

Slack (MET) :             12.707ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 3.056ns (39.576%)  route 4.666ns (60.424%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 29.390 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.084    17.143    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.565    29.390    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.803    30.193    
                         clock uncertainty           -0.138    30.055    
    SLICE_X9Y21          FDRE (Setup_fdre_C_CE)      -0.205    29.850    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         29.850    
                         arrival time                         -17.143    
  -------------------------------------------------------------------
                         slack                                 12.707    

Slack (MET) :             12.707ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.056ns (39.359%)  route 4.708ns (60.641%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.636ns = ( 29.469 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.127    17.185    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.644    29.469    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.767    30.236    
                         clock uncertainty           -0.138    30.098    
    SLICE_X7Y20          FDRE (Setup_fdre_C_CE)      -0.205    29.893    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         29.893    
                         arrival time                         -17.185    
  -------------------------------------------------------------------
                         slack                                 12.707    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 3.056ns (39.831%)  route 4.616ns (60.169%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.035    17.093    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    29.887    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 3.056ns (39.831%)  route 4.616ns (60.169%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.035    17.093    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    29.887    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.793ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.672ns  (logic 3.056ns (39.831%)  route 4.616ns (60.169%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 29.391 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.035    17.093    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.566    29.391    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.803    30.194    
                         clock uncertainty           -0.138    30.056    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.169    29.887    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         29.887    
                         arrival time                         -17.093    
  -------------------------------------------------------------------
                         slack                                 12.793    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 3.056ns (40.570%)  route 4.477ns (59.430%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 29.390 - 20.833 ) 
    Source Clock Delay      (SCD):    9.421ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  BUFG_inst/O
                         net (fo=264, routed)         1.803     5.565    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.653 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.542    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.643 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.777     9.421    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454    11.875 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          2.153    14.028    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y25          LUT4 (Prop_lut4_I2_O)        0.152    14.180 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.783    14.963    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.326    15.289 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.645    15.935    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124    16.059 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.895    16.953    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.972    24.225    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.316 r  BUFG_inst/O
                         net (fo=264, routed)         1.609    25.925    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    26.008 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    27.734    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    27.825 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         1.565    29.390    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
                         clock pessimism              0.803    30.193    
                         clock uncertainty           -0.138    30.055    
    SLICE_X8Y21          FDRE (Setup_fdre_C_CE)      -0.169    29.886    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]
  -------------------------------------------------------------------
                         required time                         29.886    
                         arrival time                         -16.953    
  -------------------------------------------------------------------
                         slack                                 12.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.357%)  route 0.149ns (47.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.584     2.730    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     2.894 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.149     3.044    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[3]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.804%)  route 0.205ns (59.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.584     2.730    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     2.871 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.205     3.076    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[2]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.624ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.639     2.785    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y6         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y6         FDRE (Prop_fdre_C_Q)         0.141     2.926 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.065     2.992    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[63]
    SLICE_X106Y6         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.910     3.624    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X106Y6         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism             -0.839     2.785    
    SLICE_X106Y6         FDRE (Hold_fdre_C_D)         0.075     2.860    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.524%)  route 0.204ns (55.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.584     2.730    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     2.894 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/Q
                         net (fo=1, routed)           0.204     3.099    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[4]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.499%)  route 0.205ns (55.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.585     2.731    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y20          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     2.895 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.205     3.100    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.967    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.639     2.785    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X110Y7         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y7         FDRE (Prop_fdre_C_Q)         0.141     2.926 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/Q
                         net (fo=1, routed)           0.119     3.045    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[31]
    SLICE_X109Y8         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.909     3.623    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X109Y8         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]/C
                         clock pessimism             -0.801     2.822    
    SLICE_X109Y8         FDRE (Hold_fdre_C_D)         0.070     2.892    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.584     2.730    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y22          FDCE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     2.894 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     3.039    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_sig_1
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.821     2.784    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.880    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.613     2.759    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     2.900 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/Q
                         net (fo=3, routed)           0.109     3.010    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[6]
    SLICE_X6Y21          LUT6 (Prop_lut6_I3_O)        0.045     3.055 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[7]_i_1/O
                         net (fo=2, routed)           0.000     3.055    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[7]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.880     3.594    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism             -0.822     2.772    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.120     2.892    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.121%)  route 0.249ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.605ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.613     2.759    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y21          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     2.900 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.249     3.150    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[8]
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.890     3.605    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y8          RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.801     2.804    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.987    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  BUFG_inst/O
                         net (fo=264, routed)         0.595     1.542    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.592 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     2.121    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.147 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.612     2.758    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y6         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y6         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]/Q
                         net (fo=1, routed)           0.110     3.009    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[37]
    SLICE_X105Y5         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  BUFG_inst/O
                         net (fo=264, routed)         0.862     2.056    i_audio/i_clocking/clk_100_buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.109 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     2.685    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.714 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=234, routed)         0.882     3.596    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X105Y5         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]/C
                         clock pessimism             -0.822     2.774    
    SLICE_X105Y5         FDRE (Hold_fdre_C_D)         0.070     2.844    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y8      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y1    i_audio/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X0Y26      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y27      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y27      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X0Y26      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y25      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y25      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y25      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y9     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y1     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y9     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y1     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y8     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y9     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X104Y9     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y1     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X112Y1     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK



