UVVM:      
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      ***  REPORT OF GLOBAL CTRL ***
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:                                IGNORE    STOP_LIMIT
UVVM:                NOTE         :  REGARD         0
UVVM:                TB_NOTE      :  REGARD         0
UVVM:                WARNING      :  REGARD         0
UVVM:                TB_WARNING   :  REGARD         0
UVVM:                MANUAL_CHECK :  REGARD         0
UVVM:                ERROR        :  REGARD         0
UVVM:                TB_ERROR     :  REGARD         1
UVVM:                FAILURE      :  REGARD         1
UVVM:                TB_FAILURE   :  REGARD         1
UVVM:      --------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM:      
UVVM: ID_LOG_MSG_CTRL                    0.0 ns  TB seq.                        enable_log_msg(ALL_MESSAGES). 
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                         0.0 ns  TB seq.                        Starting the simulation for the Resetter module
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_CLOCK_GEN                       0.0 ns  TB seq.                        Starting clock clock
UVVM: ID_GEN_PULSE                      40.0 ns  TB seq.                        Pulsed to 1 for 20000 ps. 'Generating Reset'
UVVM: ID_POS_ACK                       140.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking the reset signal'
UVVM: ID_POS_ACK                  10000140.0 ns  TB seq.                        check_value() => OK, for std_logic '0' (exp: '0'). 'Checking the reset signal'
UVVM: ID_POS_ACK                 110000140.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking the reset signal'
UVVM: ID_POS_ACK                 120000140.0 ns  TB seq.                        check_value() => OK, for std_logic '1' (exp: '1'). 'Checking the done signal'
UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                 121000140.0 ns  TB seq.                        Finished the simulation for the Resetter module
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
