Selecting top level module TriggerTDCTop
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\leds.v":23:7:23:10|Synthesizing module leds in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":176:7:176:13|Synthesizing module FD1P3AY in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\DeBounce_v.v":10:7:10:14|Synthesizing module DeBounce in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":197:7:197:13|Synthesizing module FD1P3DX in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\StrSt.v":10:7:10:11|Synthesizing module StrSt in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch42.v":10:7:10:12|Synthesizing module Ltch42 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Shift42.v":10:7:10:13|Synthesizing module Shift42 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch32.v":10:7:10:12|Synthesizing module Ltch32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Shiftout32.v":10:7:10:16|Synthesizing module Shiftout32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":10:7:10:12|Synthesizing module comnet in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000001
	DEFAULTVALUE=32'b00000000000000000000000001000000
   Generated name = Register_193_64

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000010
	DEFAULTVALUE=32'b10000000000000000000000000000000
   Generated name = Register_194_2147483648

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v":10:7:10:14|Synthesizing module ComTrans in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000000
	DEFAULTVALUE=32'b10000100000010000000000000000000
   Generated name = Register_192_2215116800

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":457:7:457:9|Synthesizing module INV in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1029:7:1029:9|Synthesizing module VLO in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1552:7:1552:13|Synthesizing module EHXPLLF in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll.v":8:7:8:10|Synthesizing module Cpll in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":148:7:148:12|Synthesizing module FADD2B in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll1.v":8:7:8:11|Synthesizing module Cpll1 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b11000011
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_195_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Cpll2.v":8:7:8:11|Synthesizing module Cpll2 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":10:7:10:14|Synthesizing module ClockGen in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Input_Reg.v":3:7:3:15|Synthesizing module Input_Reg in library work.

	WIDTH=32'b00000000000000000000000000110000
   Generated name = Input_Reg_48s

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_0_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_1_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_2_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_3_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ltch8.v":10:7:10:11|Synthesizing module Ltch8 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\wcomp.v":10:7:10:11|Synthesizing module wcomp in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000000
   Generated name = FineTimeBit_0

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|Removing wire DataOutLA, as there is no assignment to it.
@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_4[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_4_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_5_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_6_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_7_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000001
   Generated name = FineTimeBit_1

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_9[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_8_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_9_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_10_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_11_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000010
   Generated name = FineTimeBit_2

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_14[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_12_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_13_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_14_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_15_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000011
   Generated name = FineTimeBit_3

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_19[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_16_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_17_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_18_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_19_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000100
   Generated name = FineTimeBit_4

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_24[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_20_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_21_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_22_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_23_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000101
   Generated name = FineTimeBit_5

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_29[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_24_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_25_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_26_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_27_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000110
   Generated name = FineTimeBit_6

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_34[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_28_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_29_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_30_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_31_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b000111
   Generated name = FineTimeBit_7

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_39[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_32_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_33_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_34_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_35_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001000
   Generated name = FineTimeBit_8

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_44[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_36_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_37_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_38_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_39_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001001
   Generated name = FineTimeBit_9

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_49[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_40_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_41_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_42_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_43_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001010
   Generated name = FineTimeBit_10

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_54[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_44_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_45_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_46_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_47_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001011
   Generated name = FineTimeBit_11

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_59[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_48_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_49_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_50_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_51_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001100
   Generated name = FineTimeBit_12

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_64[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_52_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_53_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_54_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_55_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001101
   Generated name = FineTimeBit_13

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_69[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_56_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_57_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_58_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_59_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001110
   Generated name = FineTimeBit_14

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_74[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_60_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_61_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_62_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b00111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_63_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b001111
   Generated name = FineTimeBit_15

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_79[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_64_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_65_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_66_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_67_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010000
   Generated name = FineTimeBit_16

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_84[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_68_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_69_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_70_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_71_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010001
   Generated name = FineTimeBit_17

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_89[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_72_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_73_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_74_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_75_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010010
   Generated name = FineTimeBit_18

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_94[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_76_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_77_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_78_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_79_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010011
   Generated name = FineTimeBit_19

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_99[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_80_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_81_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_82_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_83_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010100
   Generated name = FineTimeBit_20

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_104[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_84_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_85_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_86_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_87_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010101
   Generated name = FineTimeBit_21

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_109[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_88_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_89_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_90_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_91_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010110
   Generated name = FineTimeBit_22

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_114[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_92_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_93_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_94_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_95_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b010111
   Generated name = FineTimeBit_23

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_119[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_96_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_97_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_98_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_99_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011000
   Generated name = FineTimeBit_24

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_124[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_100_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_101_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_102_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_103_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011001
   Generated name = FineTimeBit_25

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_129[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_104_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_105_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_106_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_107_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011010
   Generated name = FineTimeBit_26

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_134[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_108_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_109_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_110_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_111_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011011
   Generated name = FineTimeBit_27

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_139[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_112_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_113_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_114_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_115_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011100
   Generated name = FineTimeBit_28

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_144[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_116_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_117_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_118_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_119_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011101
   Generated name = FineTimeBit_29

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_149[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_120_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_121_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_122_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_123_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011110
   Generated name = FineTimeBit_30

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_154[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_124_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_125_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_126_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b01111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_127_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b011111
   Generated name = FineTimeBit_31

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_159[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_128_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_129_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_130_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_131_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100000
   Generated name = FineTimeBit_32

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_164[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_132_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_133_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_134_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10000111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_135_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100001
   Generated name = FineTimeBit_33

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_169[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_136_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_137_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_138_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_139_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100010
   Generated name = FineTimeBit_34

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_174[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_140_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_141_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_142_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10001111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_143_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100011
   Generated name = FineTimeBit_35

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_179[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_144_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_145_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_146_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_147_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100100
   Generated name = FineTimeBit_36

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_184[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_148_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_149_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_150_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10010111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_151_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100101
   Generated name = FineTimeBit_37

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_189[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_152_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_153_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_154_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_155_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100110
   Generated name = FineTimeBit_38

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_194[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_156_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_157_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_158_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10011111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_159_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b100111
   Generated name = FineTimeBit_39

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_199[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_160_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_161_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_162_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_163_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101000
   Generated name = FineTimeBit_40

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_204[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_164_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_165_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_166_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10100111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_167_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101001
   Generated name = FineTimeBit_41

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_209[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_168_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_169_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_170_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_171_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101010
   Generated name = FineTimeBit_42

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_214[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_172_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_173_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_174_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10101111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_175_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101011
   Generated name = FineTimeBit_43

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_219[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_176_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_177_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_178_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_179_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101100
   Generated name = FineTimeBit_44

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_224[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_180_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_181_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_182_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10110111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_183_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101101
   Generated name = FineTimeBit_45

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_229[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111000
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_184_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111001
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_185_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111010
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_186_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111011
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_187_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101110
   Generated name = FineTimeBit_46

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_234[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111100
	DEFAULTVALUE=32'b00000000000000000000000000000000
   Generated name = Register_188_0

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111101
	DEFAULTVALUE=32'b11111111111111111111111111111111
   Generated name = Register_189_4294967295

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111110
	DEFAULTVALUE=32'b00000000000000001111000000000000
   Generated name = Register_190_61440

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":10:7:10:14|Synthesizing module Register in library work.

	MYAD=8'b10111111
	DEFAULTVALUE=32'b00001111000000000000000000000000
   Generated name = Register_191_251658240

@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":10:7:10:17|Synthesizing module FineTimeBit in library work.

	Ch=6'b101111
   Generated name = FineTimeBit_47

@W: CL169 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":90:0:90:5|Pruning unused register CIn[0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Removing unused bit 0 of TimeLtch50_239[35:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux16x32.v":10:7:10:14|Synthesizing module Mux16x32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Mux3x32.v":10:7:10:13|Synthesizing module Mux3x32 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":10:7:10:10|Synthesizing module Ch48 in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":25:18:25:21|Removing wire test, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\sync_cntr.v":10:7:10:18|Synthesizing module sync_counter in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\hit_cntr.v":11:7:11:17|Synthesizing module hit_counter in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v":10:7:10:15|Synthesizing module teststate in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":43:7:43:10|Synthesizing module AND2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":834:7:834:9|Synthesizing module OR2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1078:7:1078:10|Synthesizing module XOR2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":956:7:956:14|Synthesizing module ROM16X1A in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1253:7:1253:12|Synthesizing module DP16KC in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":186:7:186:13|Synthesizing module FD1P3BX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":258:7:258:13|Synthesizing module FD1S3DX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":248:7:248:13|Synthesizing module FD1S3BX in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":129:7:129:9|Synthesizing module CU2 in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":382:7:382:12|Synthesizing module FSUB2B in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":1025:7:1025:9|Synthesizing module VHI in library work.

@N: CG364 :"D:\Cad\lscc39\diamond\3.9_x64\synpbase\lib\lucent\ecp3.v":25:7:25:11|Synthesizing module AGEB2 in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\readoutfifo.v":8:7:8:17|Synthesizing module readoutfifo in library work.

@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":10:7:10:17|Synthesizing module timestatics in library work.

@W: CS263 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":102:4:102:4|Port-width mismatch for port Q. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":21:12:21:14|Object ack is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":25:38:25:43|Removing wire tofifo, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":51:5:51:8|Removing wire full, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":51:11:51:12|Removing wire en, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":54:5:54:8|Removing wire test, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":6:7:6:16|Synthesizing module TriggerTDC in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":14:13:14:18|Removing wire OUT_pD, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":16:19:16:25|Removing wire TestOut, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":49:5:49:13|Removing wire StartTest, as there is no assignment to it.
@N: CG364 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":6:7:6:19|Synthesizing module TriggerTDCTop in library work.

@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":15:13:15:18|Removing wire OUT_pB, as there is no assignment to it.
@W: CG360 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":16:13:16:18|Removing wire OUT_pC, as there is no assignment to it.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":15:13:15:18|*Output OUT_pB has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":16:13:16:18|*Output OUT_pC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":9:11:9:15|Input IN_pA is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":10:11:10:15|Input IN_pB is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":11:11:11:15|Input IN_pC is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDCTop.v":13:11:13:17|Input reset_i is unused.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":14:13:14:18|*Output OUT_pD has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":16:19:16:25|*Output TestOut has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":9:11:9:15|Input IN_pD is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\TriggerTDC.v":17:18:17:23|Input TestIn is unused.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":15:17:15:19|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":15:17:15:19|Input port bits 1 to 0 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\timestatics.v":21:12:21:14|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Teststate.v":27:1:27:6|Trying to extract state machine for register State.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Ch48.v":25:18:25:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL279 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":185:0:185:5|Pruning register bits 35 to 33 of TimeLtch50[35:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":14:21:14:23|Input port bits 5 to 3 of clk[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"D:\bartz\Documents\Lattice\TrigTDC\Source\FineTimeBit.v":31:66:31:74|*Input DataOutLA[31:0] to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":12:18:12:20|*Output clk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ClockGen.v":21:17:21:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@W: CL138 :"D:\bartz\Documents\Lattice\TrigTDC\Source\ComTrans.v":35:0:35:5|Removing register 'nack' because it is only assigned 0 or its original value.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"D:\bartz\Documents\Lattice\TrigTDC\Source\Register.v":21:11:21:13|*Unassigned bits of ack are referenced and tied to 0 -- simulation mismatch possible.
@N: CL201 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":46:1:46:6|Trying to extract state machine for register State.
@W: CL157 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":24:18:24:21|*Output test has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":15:12:15:14|Input ack is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":16:12:16:18|Input unknown is unused.
@N: CL159 :"D:\bartz\Documents\Lattice\TrigTDC\Source\comnet.v":17:12:17:15|Input nack is unused.
