# COMPLETING THE RISC-V CORE

We have added conditional statements like jump,updated the instructions,ALU and PC. We also added memory to the existing code

## 1. FINAL CODE
![Alt Text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-chimatashriya/blob/master/Day3_5/Day%20%205/DAY%205/FINAL%20OUTPUT.PNG)

## 2. FINAL VISUALIZATION AT 53 CYCLES

![Alt Text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-chimatashriya/blob/master/Day3_5/Day%20%205/DAY%205/FINAL%20VISUALIZATION.PNG)

## 3. FINAL VISUALIZATION AT 56 CYCLES

![Alt Text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-chimatashriya/blob/master/Day3_5/Day%20%205/FINAL%20VISUALIZATION%202.PNG)

## 4. FINAL DIAGRAM

![Alt Text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-chimatashriya/blob/master/Day3_5/Day%20%205/DAY%205/FINAL%20DIAGRAM.PNG)

## 5. FINAL WAVEFORM

![Alt Text](https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-chimatashriya/blob/master/Day3_5/Day%20%205/DAY%205/WAVEFORM%20FINAL.PNG)


