{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673081453972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673081453977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 14:20:53 2023 " "Processing started: Sat Jan 07 14:20:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673081453977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673081453977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_xbee -c uart_xbee" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673081453977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673081454166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673081454166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sck ADC_SCK uart_xbee.v(27) " "Verilog HDL Declaration information at uart_xbee.v(27): object \"adc_sck\" differs only in case from object \"ADC_SCK\" in the same scope" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673081463035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_1 LED_1 uart_xbee.v(29) " "Verilog HDL Declaration information at uart_xbee.v(29): object \"led_1\" differs only in case from object \"LED_1\" in the same scope" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673081463037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_2 LED_2 uart_xbee.v(30) " "Verilog HDL Declaration information at uart_xbee.v(30): object \"led_2\" differs only in case from object \"LED_2\" in the same scope" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673081463037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "led_3 LED_3 uart_xbee.v(33) " "Verilog HDL Declaration information at uart_xbee.v(33): object \"led_3\" differs only in case from object \"LED_3\" in the same scope" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673081463037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_xbee.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_xbee.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_xbee " "Found entity 1: uart_xbee" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673081463063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673081463063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_xbee " "Elaborating entity \"uart_xbee\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673081463219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_xbee.v(46) " "Verilog HDL assignment warning at uart_xbee.v(46): truncated value with size 2 to match size of target (1)" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673081463242 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_xbee.v(142) " "Verilog HDL assignment warning at uart_xbee.v(142): truncated value with size 32 to match size of target (5)" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673081463245 "|uart_xbee"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_xbee.v(187) " "Verilog HDL assignment warning at uart_xbee.v(187): truncated value with size 32 to match size of target (5)" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673081463246 "|uart_xbee"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs_n GND " "Pin \"adc_cs_n\" is stuck at GND" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673081465015 "|uart_xbee|adc_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "din GND " "Pin \"din\" is stuck at GND" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673081465015 "|uart_xbee|din"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673081465015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673081465157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673081465600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/output_files/uart_xbee.map.smsg " "Generated suppressed messages file D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/output_files/uart_xbee.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673081465811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673081466178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673081466178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dout " "No output dependent on input pin \"dout\"" {  } { { "uart_xbee.v" "" { Text "D:/Git/eyrc22_SB_1135/Hardware Code Implement/uart_xbee/uart_xbee.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1673081466304 "|uart_xbee|dout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1673081466304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673081466315 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673081466315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673081466315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673081466315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673081466335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 07 14:21:06 2023 " "Processing ended: Sat Jan 07 14:21:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673081466335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673081466335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673081466335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673081466335 ""}
