// Seed: 3637508584
module module_0 (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    output uwire id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    input tri1 id_12,
    input tri id_13,
    output wand id_14,
    input wand id_15,
    output uwire id_16,
    input tri0 id_17,
    output tri0 id_18,
    output wand id_19,
    input wire id_20,
    input tri id_21,
    output supply1 id_22,
    input tri id_23,
    input tri id_24
);
  assign id_18 = id_20;
  logic [7:0] id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  assign id_29[-1] = 1'h0 ? 1 - -1 : id_27[-1];
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input wand id_2,
    output tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri1 id_6
);
  always cover (-1);
  wire id_8;
  wire id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5,
      id_1,
      id_2,
      id_0,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_1,
      id_6,
      id_4,
      id_0,
      id_6,
      id_2,
      id_2,
      id_3,
      id_5,
      id_2
  );
  parameter id_10 = 1;
endmodule
