#!/bin/sh

#cleanup
rm -rf obj_dir
rm -f top.vcd

#run Verilator to translate Verilog into C++, including C++ testbench
verilator -Wall --cc --trace control/instr_mem.sv alu+regfile/reg_file.sv alu+regfile/alu.sv control/control_top.sv control/main_decoder.sv control/alu_decoder.sv top.sv control/sign_extend.sv alu+regfile/data_mem.sv --exe cpu_tb.cpp

#build C++ project via make automatically generated by Verilator
make -j -C obj_dir/ -f Vtop.mk Vtop

#run executable simlulation file
obj_dir/Vtop