// Seed: 2466590361
`timescale 1ps / 1ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output reg   id_2,
    input  reg   id_3
    , id_4
);
  initial begin
    id_2 <= 1;
  end
  always @(1 or posedge id_3) begin
    id_2 = id_3;
  end
  logic id_5, id_6;
endmodule
