// Seed: 1278136955
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply0 id_6
);
  logic id_8 = id_4;
  reg   id_9;
  always @(1 or posedge id_2) begin : LABEL_0
    id_9 <= -1 == 1;
  end
  wire id_10;
  ;
  wire id_11;
  ;
  supply1 id_12;
  ;
  assign id_12 = 1;
  assign id_12 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd84
) (
    input  wire id_0,
    input  wor  _id_1,
    input  tri0 id_2,
    input  wand id_3,
    output wor  id_4
);
  logic [id_1  ==  -1 'b0 : id_1  &  1 'b0] id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
