Tech: 55nm cmos 1.2v tt 

### 2.1. Insertion sort
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231210181538_496x458_scrot.png)
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231225204911_1285x465_scrot.png)
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231225210049_1541x370_scrot.png)
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231225215331_1190x753_scrot.png)

#### Asynchronize
design tech: locale clock FSM, output type: mealy
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231225204249_1560x625_scrot.png)
![format](https://github.com/BHa2R00/learn_introduction_to_algorithm/blob/main/result/20231225211055_848x759_scrot.png)
