# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_6.srcs/sources_1/new/shift_right_mult.vhd" \
"../../../../lab_6.srcs/sim_1/new/shift_right_mult_tb.vhd" \

# Do not sort compile order
nosort
