<architecture>

	<!-- ODIN II specific config -->
	<models>
	</models>

	<!-- Physical descriptions begin (default has auto="1.0") -->
	<layout width="4" height="4" />

	<device>
		<sizing R_minW_nmos="4220.930176" R_minW_pmos="11207.599609"
			ipin_mux_trans_size="1.299940" />
		<timing C_ipin_cblock="0.000000e+00" T_ipin_cblock="8.582000e-11" />
		<area grid_logic_tile_area="0.0" />
		<chan_width_distr>
			<io width="1.000000" />
			<x distr="uniform" peak="1.000000" />
			<y distr="uniform" peak="1.000000" />
		</chan_width_distr>
		<switch_block type="subset" fs="3" />
	</device>

	<switchlist>
		<switch type="mux" name="0" R="0.000000" Cin="0.000000e+00"
			Cout="0.000000e+00" Tdel="8.972000e-11" mux_trans_size="2.183570"
			buf_size="32.753502" />
	</switchlist>

	<segmentlist>
		<segment freq="1.000000" length="4" type="unidir" Rmetal="0.000000"
			Cmetal="0.000000e+00">
			<mux name="0" />
			<sb type="pattern">1 1 1 1 1</sb>
			<cb type="pattern">1 1 1 1</cb>
		</segment>
	</segmentlist>

	<complexblocklist>
		<!-- Capacity is a unique property of I/Os, it is the maximum number of 
			I/Os that can be placed at the same (X,Y) location on the FPGA -->
		<pb_type name="io" capacity="2">
			<input name="outpad" num_pins="1" equivalent="false" />
			<output name="inpad" num_pins="1" />
			<clock name="clock" num_pins="1" />

			<!-- IOs can operate as either inputs or outputs -->
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1" />
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad" />
				</interconnect>
			</mode>

			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1" />
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad" />
				</interconnect>
			</mode>

			<fc_in type="frac">1.0</fc_in>
			<fc_out type="frac">1.0</fc_out>

			<!-- IOs go on the periphery of the FPGA, for consistency, make it physically 
				equivalent on all sides so that only one definition of I/Os is needed. If 
				I do not make a physically equivalent definition, then I need to define 4 
				different I/Os, one for each side of the FPGA -->
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>

			<gridlocations>
				<loc type="perimeter" priority="10" />
			</gridlocations>
		</pb_type>

		<pb_type name="clb">

			<input name="I" num_pins="16" equivalent="true" />
			<output name="O" num_pins="4" />
			<clock name="clk" num_pins="1" />

			<pb_type name="ble" num_pb="4">
				<input name="in" num_pins="6" />
				<output name="out" num_pins="1" />
				<clock name="clk" num_pins="1" />

				<pb_type name="lut6" num_pb="1" blif_model=".names" class="lut">
					<input name="in" num_pins="6" port_class="lut_in" />
					<output name="out" num_pins="1" port_class="lut_out" />
				</pb_type>

				<pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
					<input name="D" num_pins="1" port_class="D" />
					<output name="Q" num_pins="1" port_class="Q" />
					<clock name="clk" num_pins="1" port_class="clock" />
				</pb_type>

				<interconnect>
					<direct name="direct1" input="ble.in" output="lut6.in" />
					<direct name="direct2" input="lut6.out[0:0]" output="ff[0:0].D" />
					<direct name="direct3" input="ble.clk" output="ff[0:0].clk" />
					<mux name="mux1" input="ff[0:0].Q lut6.out[0:0]" output="ble.out[0:0]" />
				</interconnect>
			</pb_type>

			<interconnect>
				<complete name="complete1" input="clb.I ble[3:0].out" output="ble[3:0].in" />
				<complete name="complete2" input="clb.clk" output="ble[3:0].clk" />
				<direct name="direct1" input="ble[3:0].out" output="clb.O" />
			</interconnect>

			<fc_in type="frac">0.150000</fc_in>
			<fc_out type="frac">0.125000</fc_out>

			<pinlocations pattern="custom">
				<loc side="left">clb.I[15:12] clb.O[3:3] clb.clk[0:0]</loc>
				<loc side="right">clb.I[7:4] clb.O[1:1]</loc>
				<loc side="top">clb.I[3:0] clb.O[0:0]</loc>
				<loc side="bottom">clb.I[11:8] clb.O[2:2]</loc>
			</pinlocations>

			<gridlocations>
				<loc type="fill" priority="1" />
			</gridlocations>
		</pb_type>

	</complexblocklist>
</architecture>

