//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	lcpo_sasa_kernel
.const .align 4 .b8 LCPO_P1[32] = {62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63, 62, 232, 73, 63};
.const .align 4 .b8 LCPO_P2[32] = {52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190, 52, 17, 182, 190};
.const .align 4 .b8 LCPO_P3[32] = {250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186, 250, 237, 235, 186};
.const .align 4 .b8 LCPO_P4[32] = {195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59, 195, 100, 170, 59};
.const .align 4 .b8 VDW_RADII[32] = {154, 153, 217, 63, 154, 153, 217, 63, 102, 102, 198, 63, 92, 143, 194, 63, 102, 102, 230, 63, 102, 102, 230, 63, 154, 153, 153, 63, 154, 153, 217, 63};
// _ZZ16lcpo_sasa_kernelE9tile_data has been demoted
// _ZZ24lcpo_sasa_batched_kernelE9tile_data has been demoted
// _ZZ15sum_sasa_kernelE4smem has been demoted

.visible .entry lcpo_sasa_kernel(
	.param .u64 .ptr .align 1 lcpo_sasa_kernel_param_0,
	.param .u64 .ptr .align 1 lcpo_sasa_kernel_param_1,
	.param .u64 .ptr .align 1 lcpo_sasa_kernel_param_2,
	.param .u32 lcpo_sasa_kernel_param_3,
	.param .u64 .ptr .align 1 lcpo_sasa_kernel_param_4
)
{
	.reg .pred 	%p<75>;
	.reg .b32 	%r<410>;
	.reg .b64 	%rd<44>;
	// demoted variable
	.shared .align 16 .b8 _ZZ16lcpo_sasa_kernelE9tile_data[2048];
	ld.param.b64 	%rd9, [lcpo_sasa_kernel_param_0];
	ld.param.b64 	%rd10, [lcpo_sasa_kernel_param_1];
	ld.param.b64 	%rd6, [lcpo_sasa_kernel_param_2];
	ld.param.b32 	%r145, [lcpo_sasa_kernel_param_3];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd10;
	cvta.to.global.u64 	%rd3, %rd9;
	mov.u32 	%r147, %ctaid.x;
	mov.u32 	%r148, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r2, %r147, %r148, %r1;
	setp.ge.s32 	%p1, %r2, %r145;
	mov.b64 	%rd43, 7;
	mov.b32 	%r353, 0f00000000;
	mov.b32 	%r354, %r353;
	mov.b32 	%r355, %r353;
	mov.b32 	%r356, %r353;
	mov.b32 	%r357, %r353;
	@%p1 bra 	$L__BB0_5;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.b32 	%r149, [%rd12];
	min.u32 	%r3, %r149, 7;
	setp.eq.s64 	%p2, %rd6, 0;
	@%p2 bra 	$L__BB0_3;
	add.s64 	%rd14, %rd1, %rd11;
	ld.global.nc.b32 	%r352, [%rd14];
	bra.uni 	$L__BB0_4;
$L__BB0_3:
	mul.wide.u32 	%rd15, %r3, 4;
	mov.b64 	%rd16, VDW_RADII;
	add.s64 	%rd17, %rd16, %rd15;
	ld.const.b32 	%r352, [%rd17];
$L__BB0_4:
	mul.lo.s32 	%r150, %r2, 3;
	mul.wide.s32 	%rd18, %r150, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.b32 	%r353, [%rd19];
	ld.global.nc.b32 	%r354, [%rd19+4];
	ld.global.nc.b32 	%r355, [%rd19+8];
	add.ftz.f32 	%r356, %r352, 0f3FB33333;
	mul.ftz.f32 	%r151, %r356, 0f41490FDB;
	mul.ftz.f32 	%r357, %r356, %r151;
	cvt.u64.u32 	%rd43, %r3;
$L__BB0_5:
	setp.lt.s32 	%p3, %r145, 1;
	mov.b32 	%r376, 0f00000000;
	mov.b32 	%r377, %r376;
	mov.b32 	%r378, %r376;
	@%p3 bra 	$L__BB0_56;
	mul.ftz.f32 	%r17, %r356, %r356;
	mul.ftz.f32 	%r18, %r356, 0f40490FDB;
	mov.b32 	%r378, 0f00000000;
	mov.b32 	%r358, 0;
	mov.b32 	%r377, %r378;
	mov.b32 	%r376, %r378;
$L__BB0_7:
	shl.b32 	%r23, %r358, 7;
	add.s32 	%r24, %r23, %r1;
	setp.ge.s32 	%p4, %r24, %r145;
	mov.b32 	%r363, 0f00000000;
	mov.b32 	%r364, %r363;
	mov.b32 	%r365, %r363;
	mov.b32 	%r366, %r363;
	@%p4 bra 	$L__BB0_12;
	setp.eq.s64 	%p5, %rd6, 0;
	@%p5 bra 	$L__BB0_10;
	cvta.to.global.u64 	%rd20, %rd6;
	mul.wide.s32 	%rd21, %r24, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.b32 	%r362, [%rd22];
	bra.uni 	$L__BB0_11;
$L__BB0_10:
	mul.wide.s32 	%rd23, %r24, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.b32 	%r156, [%rd24];
	mul.wide.s32 	%rd25, %r156, 4;
	mov.b64 	%rd26, VDW_RADII;
	add.s64 	%rd27, %rd26, %rd25;
	ld.const.b32 	%r362, [%rd27];
$L__BB0_11:
	mul.lo.s32 	%r157, %r24, 3;
	mul.wide.s32 	%rd28, %r157, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.b32 	%r363, [%rd29];
	ld.global.nc.b32 	%r364, [%rd29+4];
	ld.global.nc.b32 	%r365, [%rd29+8];
	add.ftz.f32 	%r366, %r362, 0f3FB33333;
$L__BB0_12:
	setp.ge.s32 	%p6, %r2, %r145;
	shl.b32 	%r158, %r1, 4;
	mov.b32 	%r159, _ZZ16lcpo_sasa_kernelE9tile_data;
	add.s32 	%r160, %r159, %r158;
	st.shared.v4.b32 	[%r160], {%r363, %r364, %r365, %r366};
	bar.sync 	0;
	@%p6 bra 	$L__BB0_55;
	mov.b32 	%r367, 0;
$L__BB0_14:
	.pragma "nounroll";
	add.s32 	%r40, %r367, %r23;
	setp.ge.s32 	%p7, %r40, %r145;
	setp.eq.s32 	%p8, %r40, %r2;
	or.pred 	%p9, %p7, %p8;
	shl.b32 	%r162, %r367, 4;
	mov.b32 	%r163, _ZZ16lcpo_sasa_kernelE9tile_data;
	add.s32 	%r41, %r163, %r162;
	@%p9 bra 	$L__BB0_19;
	ld.shared.v4.b32 	{%r164, %r165, %r166, %r42}, [%r41];
	sub.ftz.f32 	%r167, %r164, %r353;
	sub.ftz.f32 	%r168, %r165, %r354;
	sub.ftz.f32 	%r169, %r166, %r355;
	mul.ftz.f32 	%r170, %r168, %r168;
	fma.rn.ftz.f32 	%r171, %r167, %r167, %r170;
	fma.rn.ftz.f32 	%r43, %r169, %r169, %r171;
	setp.gt.ftz.f32 	%p10, %r43, 0f42A20000;
	@%p10 bra 	$L__BB0_19;
	sqrt.approx.ftz.f32 	%r173, %r43;
	setp.lt.ftz.f32 	%p11, %r173, 0f3A83126F;
	add.ftz.f32 	%r174, %r356, %r42;
	setp.ge.ftz.f32 	%p12, %r173, %r174;
	mov.b32 	%r371, 0f00000000;
	or.pred 	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_18;
	mul.ftz.f32 	%r175, %r42, %r42;
	fma.rn.ftz.f32 	%r176, %r173, 0fBF000000, %r356;
	sub.ftz.f32 	%r177, %r17, %r175;
	add.ftz.f32 	%r178, %r173, %r173;
	div.approx.ftz.f32 	%r179, %r177, %r178;
	sub.ftz.f32 	%r180, %r176, %r179;
	mul.ftz.f32 	%r181, %r18, %r180;
	max.ftz.f32 	%r371, %r181, 0f00000000;
$L__BB0_18:
	setp.gt.ftz.f32 	%p14, %r371, 0f00000000;
	add.ftz.f32 	%r182, %r376, %r371;
	fma.rn.ftz.f32 	%r183, %r371, %r371, %r378;
	add.ftz.f32 	%r184, %r377, %r371;
	selp.f32 	%r376, %r182, %r376, %p14;
	selp.f32 	%r377, %r184, %r377, %p14;
	selp.f32 	%r378, %r183, %r378, %p14;
$L__BB0_19:
	add.s32 	%r185, %r40, 1;
	setp.ge.s32 	%p15, %r185, %r145;
	setp.eq.s32 	%p16, %r185, %r2;
	or.pred 	%p17, %p15, %p16;
	@%p17 bra 	$L__BB0_24;
	ld.shared.v4.b32 	{%r186, %r187, %r188, %r53}, [%r41+16];
	sub.ftz.f32 	%r189, %r186, %r353;
	sub.ftz.f32 	%r190, %r187, %r354;
	sub.ftz.f32 	%r191, %r188, %r355;
	mul.ftz.f32 	%r192, %r190, %r190;
	fma.rn.ftz.f32 	%r193, %r189, %r189, %r192;
	fma.rn.ftz.f32 	%r54, %r191, %r191, %r193;
	setp.gt.ftz.f32 	%p18, %r54, 0f42A20000;
	@%p18 bra 	$L__BB0_24;
	sqrt.approx.ftz.f32 	%r195, %r54;
	setp.lt.ftz.f32 	%p19, %r195, 0f3A83126F;
	add.ftz.f32 	%r196, %r356, %r53;
	setp.ge.ftz.f32 	%p20, %r195, %r196;
	mov.b32 	%r375, 0f00000000;
	or.pred 	%p21, %p19, %p20;
	@%p21 bra 	$L__BB0_23;
	mul.ftz.f32 	%r197, %r53, %r53;
	fma.rn.ftz.f32 	%r198, %r195, 0fBF000000, %r356;
	sub.ftz.f32 	%r199, %r17, %r197;
	add.ftz.f32 	%r200, %r195, %r195;
	div.approx.ftz.f32 	%r201, %r199, %r200;
	sub.ftz.f32 	%r202, %r198, %r201;
	mul.ftz.f32 	%r203, %r18, %r202;
	max.ftz.f32 	%r375, %r203, 0f00000000;
$L__BB0_23:
	setp.gt.ftz.f32 	%p22, %r375, 0f00000000;
	add.ftz.f32 	%r204, %r376, %r375;
	fma.rn.ftz.f32 	%r205, %r375, %r375, %r378;
	add.ftz.f32 	%r206, %r377, %r375;
	selp.f32 	%r376, %r204, %r376, %p22;
	selp.f32 	%r377, %r206, %r377, %p22;
	selp.f32 	%r378, %r205, %r378, %p22;
$L__BB0_24:
	add.s32 	%r207, %r40, 2;
	setp.ge.s32 	%p23, %r207, %r145;
	setp.eq.s32 	%p24, %r207, %r2;
	or.pred 	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_29;
	ld.shared.v4.b32 	{%r208, %r209, %r210, %r64}, [%r41+32];
	sub.ftz.f32 	%r211, %r208, %r353;
	sub.ftz.f32 	%r212, %r209, %r354;
	sub.ftz.f32 	%r213, %r210, %r355;
	mul.ftz.f32 	%r214, %r212, %r212;
	fma.rn.ftz.f32 	%r215, %r211, %r211, %r214;
	fma.rn.ftz.f32 	%r65, %r213, %r213, %r215;
	setp.gt.ftz.f32 	%p26, %r65, 0f42A20000;
	@%p26 bra 	$L__BB0_29;
	sqrt.approx.ftz.f32 	%r217, %r65;
	setp.lt.ftz.f32 	%p27, %r217, 0f3A83126F;
	add.ftz.f32 	%r218, %r356, %r64;
	setp.ge.ftz.f32 	%p28, %r217, %r218;
	mov.b32 	%r379, 0f00000000;
	or.pred 	%p29, %p27, %p28;
	@%p29 bra 	$L__BB0_28;
	mul.ftz.f32 	%r219, %r64, %r64;
	fma.rn.ftz.f32 	%r220, %r217, 0fBF000000, %r356;
	sub.ftz.f32 	%r221, %r17, %r219;
	add.ftz.f32 	%r222, %r217, %r217;
	div.approx.ftz.f32 	%r223, %r221, %r222;
	sub.ftz.f32 	%r224, %r220, %r223;
	mul.ftz.f32 	%r225, %r18, %r224;
	max.ftz.f32 	%r379, %r225, 0f00000000;
$L__BB0_28:
	setp.gt.ftz.f32 	%p30, %r379, 0f00000000;
	add.ftz.f32 	%r226, %r376, %r379;
	fma.rn.ftz.f32 	%r227, %r379, %r379, %r378;
	add.ftz.f32 	%r228, %r377, %r379;
	selp.f32 	%r376, %r226, %r376, %p30;
	selp.f32 	%r377, %r228, %r377, %p30;
	selp.f32 	%r378, %r227, %r378, %p30;
$L__BB0_29:
	add.s32 	%r229, %r40, 3;
	setp.ge.s32 	%p31, %r229, %r145;
	setp.eq.s32 	%p32, %r229, %r2;
	or.pred 	%p33, %p31, %p32;
	@%p33 bra 	$L__BB0_34;
	ld.shared.v4.b32 	{%r230, %r231, %r232, %r75}, [%r41+48];
	sub.ftz.f32 	%r233, %r230, %r353;
	sub.ftz.f32 	%r234, %r231, %r354;
	sub.ftz.f32 	%r235, %r232, %r355;
	mul.ftz.f32 	%r236, %r234, %r234;
	fma.rn.ftz.f32 	%r237, %r233, %r233, %r236;
	fma.rn.ftz.f32 	%r76, %r235, %r235, %r237;
	setp.gt.ftz.f32 	%p34, %r76, 0f42A20000;
	@%p34 bra 	$L__BB0_34;
	sqrt.approx.ftz.f32 	%r239, %r76;
	setp.lt.ftz.f32 	%p35, %r239, 0f3A83126F;
	add.ftz.f32 	%r240, %r356, %r75;
	setp.ge.ftz.f32 	%p36, %r239, %r240;
	mov.b32 	%r383, 0f00000000;
	or.pred 	%p37, %p35, %p36;
	@%p37 bra 	$L__BB0_33;
	mul.ftz.f32 	%r241, %r75, %r75;
	fma.rn.ftz.f32 	%r242, %r239, 0fBF000000, %r356;
	sub.ftz.f32 	%r243, %r17, %r241;
	add.ftz.f32 	%r244, %r239, %r239;
	div.approx.ftz.f32 	%r245, %r243, %r244;
	sub.ftz.f32 	%r246, %r242, %r245;
	mul.ftz.f32 	%r247, %r18, %r246;
	max.ftz.f32 	%r383, %r247, 0f00000000;
$L__BB0_33:
	setp.gt.ftz.f32 	%p38, %r383, 0f00000000;
	add.ftz.f32 	%r248, %r376, %r383;
	fma.rn.ftz.f32 	%r249, %r383, %r383, %r378;
	add.ftz.f32 	%r250, %r377, %r383;
	selp.f32 	%r376, %r248, %r376, %p38;
	selp.f32 	%r377, %r250, %r377, %p38;
	selp.f32 	%r378, %r249, %r378, %p38;
$L__BB0_34:
	add.s32 	%r251, %r40, 4;
	setp.ge.s32 	%p39, %r251, %r145;
	setp.eq.s32 	%p40, %r251, %r2;
	or.pred 	%p41, %p39, %p40;
	@%p41 bra 	$L__BB0_39;
	ld.shared.v4.b32 	{%r252, %r253, %r254, %r86}, [%r41+64];
	sub.ftz.f32 	%r255, %r252, %r353;
	sub.ftz.f32 	%r256, %r253, %r354;
	sub.ftz.f32 	%r257, %r254, %r355;
	mul.ftz.f32 	%r258, %r256, %r256;
	fma.rn.ftz.f32 	%r259, %r255, %r255, %r258;
	fma.rn.ftz.f32 	%r87, %r257, %r257, %r259;
	setp.gt.ftz.f32 	%p42, %r87, 0f42A20000;
	@%p42 bra 	$L__BB0_39;
	sqrt.approx.ftz.f32 	%r261, %r87;
	setp.lt.ftz.f32 	%p43, %r261, 0f3A83126F;
	add.ftz.f32 	%r262, %r356, %r86;
	setp.ge.ftz.f32 	%p44, %r261, %r262;
	mov.b32 	%r387, 0f00000000;
	or.pred 	%p45, %p43, %p44;
	@%p45 bra 	$L__BB0_38;
	mul.ftz.f32 	%r263, %r86, %r86;
	fma.rn.ftz.f32 	%r264, %r261, 0fBF000000, %r356;
	sub.ftz.f32 	%r265, %r17, %r263;
	add.ftz.f32 	%r266, %r261, %r261;
	div.approx.ftz.f32 	%r267, %r265, %r266;
	sub.ftz.f32 	%r268, %r264, %r267;
	mul.ftz.f32 	%r269, %r18, %r268;
	max.ftz.f32 	%r387, %r269, 0f00000000;
$L__BB0_38:
	setp.gt.ftz.f32 	%p46, %r387, 0f00000000;
	add.ftz.f32 	%r270, %r376, %r387;
	fma.rn.ftz.f32 	%r271, %r387, %r387, %r378;
	add.ftz.f32 	%r272, %r377, %r387;
	selp.f32 	%r376, %r270, %r376, %p46;
	selp.f32 	%r377, %r272, %r377, %p46;
	selp.f32 	%r378, %r271, %r378, %p46;
$L__BB0_39:
	add.s32 	%r273, %r40, 5;
	setp.ge.s32 	%p47, %r273, %r145;
	setp.eq.s32 	%p48, %r273, %r2;
	or.pred 	%p49, %p47, %p48;
	@%p49 bra 	$L__BB0_44;
	ld.shared.v4.b32 	{%r274, %r275, %r276, %r97}, [%r41+80];
	sub.ftz.f32 	%r277, %r274, %r353;
	sub.ftz.f32 	%r278, %r275, %r354;
	sub.ftz.f32 	%r279, %r276, %r355;
	mul.ftz.f32 	%r280, %r278, %r278;
	fma.rn.ftz.f32 	%r281, %r277, %r277, %r280;
	fma.rn.ftz.f32 	%r98, %r279, %r279, %r281;
	setp.gt.ftz.f32 	%p50, %r98, 0f42A20000;
	@%p50 bra 	$L__BB0_44;
	sqrt.approx.ftz.f32 	%r283, %r98;
	setp.lt.ftz.f32 	%p51, %r283, 0f3A83126F;
	add.ftz.f32 	%r284, %r356, %r97;
	setp.ge.ftz.f32 	%p52, %r283, %r284;
	mov.b32 	%r391, 0f00000000;
	or.pred 	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_43;
	mul.ftz.f32 	%r285, %r97, %r97;
	fma.rn.ftz.f32 	%r286, %r283, 0fBF000000, %r356;
	sub.ftz.f32 	%r287, %r17, %r285;
	add.ftz.f32 	%r288, %r283, %r283;
	div.approx.ftz.f32 	%r289, %r287, %r288;
	sub.ftz.f32 	%r290, %r286, %r289;
	mul.ftz.f32 	%r291, %r18, %r290;
	max.ftz.f32 	%r391, %r291, 0f00000000;
$L__BB0_43:
	setp.gt.ftz.f32 	%p54, %r391, 0f00000000;
	add.ftz.f32 	%r292, %r376, %r391;
	fma.rn.ftz.f32 	%r293, %r391, %r391, %r378;
	add.ftz.f32 	%r294, %r377, %r391;
	selp.f32 	%r376, %r292, %r376, %p54;
	selp.f32 	%r377, %r294, %r377, %p54;
	selp.f32 	%r378, %r293, %r378, %p54;
$L__BB0_44:
	add.s32 	%r295, %r40, 6;
	setp.ge.s32 	%p55, %r295, %r145;
	setp.eq.s32 	%p56, %r295, %r2;
	or.pred 	%p57, %p55, %p56;
	@%p57 bra 	$L__BB0_49;
	ld.shared.v4.b32 	{%r296, %r297, %r298, %r108}, [%r41+96];
	sub.ftz.f32 	%r299, %r296, %r353;
	sub.ftz.f32 	%r300, %r297, %r354;
	sub.ftz.f32 	%r301, %r298, %r355;
	mul.ftz.f32 	%r302, %r300, %r300;
	fma.rn.ftz.f32 	%r303, %r299, %r299, %r302;
	fma.rn.ftz.f32 	%r109, %r301, %r301, %r303;
	setp.gt.ftz.f32 	%p58, %r109, 0f42A20000;
	@%p58 bra 	$L__BB0_49;
	sqrt.approx.ftz.f32 	%r305, %r109;
	setp.lt.ftz.f32 	%p59, %r305, 0f3A83126F;
	add.ftz.f32 	%r306, %r356, %r108;
	setp.ge.ftz.f32 	%p60, %r305, %r306;
	mov.b32 	%r395, 0f00000000;
	or.pred 	%p61, %p59, %p60;
	@%p61 bra 	$L__BB0_48;
	mul.ftz.f32 	%r307, %r108, %r108;
	fma.rn.ftz.f32 	%r308, %r305, 0fBF000000, %r356;
	sub.ftz.f32 	%r309, %r17, %r307;
	add.ftz.f32 	%r310, %r305, %r305;
	div.approx.ftz.f32 	%r311, %r309, %r310;
	sub.ftz.f32 	%r312, %r308, %r311;
	mul.ftz.f32 	%r313, %r18, %r312;
	max.ftz.f32 	%r395, %r313, 0f00000000;
$L__BB0_48:
	setp.gt.ftz.f32 	%p62, %r395, 0f00000000;
	add.ftz.f32 	%r314, %r376, %r395;
	fma.rn.ftz.f32 	%r315, %r395, %r395, %r378;
	add.ftz.f32 	%r316, %r377, %r395;
	selp.f32 	%r376, %r314, %r376, %p62;
	selp.f32 	%r377, %r316, %r377, %p62;
	selp.f32 	%r378, %r315, %r378, %p62;
$L__BB0_49:
	add.s32 	%r317, %r40, 7;
	setp.ge.s32 	%p63, %r317, %r145;
	setp.eq.s32 	%p64, %r317, %r2;
	or.pred 	%p65, %p63, %p64;
	@%p65 bra 	$L__BB0_54;
	ld.shared.v4.b32 	{%r318, %r319, %r320, %r119}, [%r41+112];
	sub.ftz.f32 	%r321, %r318, %r353;
	sub.ftz.f32 	%r322, %r319, %r354;
	sub.ftz.f32 	%r323, %r320, %r355;
	mul.ftz.f32 	%r324, %r322, %r322;
	fma.rn.ftz.f32 	%r325, %r321, %r321, %r324;
	fma.rn.ftz.f32 	%r120, %r323, %r323, %r325;
	setp.gt.ftz.f32 	%p66, %r120, 0f42A20000;
	@%p66 bra 	$L__BB0_54;
	sqrt.approx.ftz.f32 	%r327, %r120;
	setp.lt.ftz.f32 	%p67, %r327, 0f3A83126F;
	add.ftz.f32 	%r328, %r356, %r119;
	setp.ge.ftz.f32 	%p68, %r327, %r328;
	mov.b32 	%r399, 0f00000000;
	or.pred 	%p69, %p67, %p68;
	@%p69 bra 	$L__BB0_53;
	mul.ftz.f32 	%r329, %r119, %r119;
	fma.rn.ftz.f32 	%r330, %r327, 0fBF000000, %r356;
	sub.ftz.f32 	%r331, %r17, %r329;
	add.ftz.f32 	%r332, %r327, %r327;
	div.approx.ftz.f32 	%r333, %r331, %r332;
	sub.ftz.f32 	%r334, %r330, %r333;
	mul.ftz.f32 	%r335, %r18, %r334;
	max.ftz.f32 	%r399, %r335, 0f00000000;
$L__BB0_53:
	setp.gt.ftz.f32 	%p70, %r399, 0f00000000;
	add.ftz.f32 	%r336, %r376, %r399;
	fma.rn.ftz.f32 	%r337, %r399, %r399, %r378;
	add.ftz.f32 	%r338, %r377, %r399;
	selp.f32 	%r376, %r336, %r376, %p70;
	selp.f32 	%r377, %r338, %r377, %p70;
	selp.f32 	%r378, %r337, %r378, %p70;
$L__BB0_54:
	add.s32 	%r367, %r367, 8;
	setp.ne.s32 	%p71, %r367, 128;
	@%p71 bra 	$L__BB0_14;
$L__BB0_55:
	bar.sync 	0;
	add.s32 	%r358, %r358, 1;
	add.s32 	%r339, %r145, 127;
	shr.u32 	%r340, %r339, 7;
	setp.ne.s32 	%p72, %r358, %r340;
	@%p72 bra 	$L__BB0_7;
$L__BB0_56:
	setp.ge.s32 	%p73, %r2, %r145;
	@%p73 bra 	$L__BB0_60;
	shl.b64 	%rd30, %rd43, 2;
	mov.b64 	%rd31, LCPO_P1;
	add.s64 	%rd32, %rd31, %rd30;
	ld.const.b32 	%r138, [%rd32];
	mov.b64 	%rd33, LCPO_P2;
	add.s64 	%rd34, %rd33, %rd30;
	ld.const.b32 	%r139, [%rd34];
	mov.b64 	%rd35, LCPO_P3;
	add.s64 	%rd36, %rd35, %rd30;
	ld.const.b32 	%r140, [%rd36];
	mov.b64 	%rd37, LCPO_P4;
	add.s64 	%rd38, %rd37, %rd30;
	ld.const.b32 	%r141, [%rd38];
	mul.ftz.f32 	%r342, %r356, 0f40490FDB;
	fma.rn.ftz.f32 	%r343, %r342, 0f3F000000, 0f3A83126F;
	div.approx.ftz.f32 	%r142, %r376, %r343;
	setp.leu.ftz.f32 	%p74, %r142, 0f3F800000;
	mov.b32 	%r409, 0f00000000;
	@%p74 bra 	$L__BB0_59;
	mul.ftz.f32 	%r344, %r377, %r377;
	div.approx.ftz.f32 	%r409, %r344, %r142;
$L__BB0_59:
	ld.param.b64 	%rd42, [lcpo_sasa_kernel_param_4];
	mul.ftz.f32 	%r345, %r376, %r139;
	fma.rn.ftz.f32 	%r346, %r357, %r138, %r345;
	fma.rn.ftz.f32 	%r347, %r140, %r409, %r346;
	mul.ftz.f32 	%r348, %r357, %r141;
	fma.rn.ftz.f32 	%r349, %r378, %r348, %r347;
	min.ftz.f32 	%r350, %r349, %r357;
	max.ftz.f32 	%r351, %r350, 0f00000000;
	cvta.to.global.u64 	%rd39, %rd42;
	mul.wide.s32 	%rd40, %r2, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.global.b32 	[%rd41], %r351;
$L__BB0_60:
	ret;

}
	// .globl	lcpo_sasa_batched_kernel
.visible .entry lcpo_sasa_batched_kernel(
	.param .u64 .ptr .align 1 lcpo_sasa_batched_kernel_param_0,
	.param .u64 .ptr .align 1 lcpo_sasa_batched_kernel_param_1,
	.param .u64 .ptr .align 1 lcpo_sasa_batched_kernel_param_2,
	.param .u32 lcpo_sasa_batched_kernel_param_3,
	.param .u32 lcpo_sasa_batched_kernel_param_4,
	.param .u64 .ptr .align 1 lcpo_sasa_batched_kernel_param_5
)
{
	.reg .pred 	%p<76>;
	.reg .b32 	%r<416>;
	.reg .b64 	%rd<44>;
	// demoted variable
	.shared .align 16 .b8 _ZZ24lcpo_sasa_batched_kernelE9tile_data[2048];
	ld.param.b64 	%rd8, [lcpo_sasa_batched_kernel_param_0];
	ld.param.b64 	%rd9, [lcpo_sasa_batched_kernel_param_1];
	ld.param.b64 	%rd6, [lcpo_sasa_batched_kernel_param_2];
	ld.param.b32 	%r148, [lcpo_sasa_batched_kernel_param_3];
	ld.param.b32 	%r149, [lcpo_sasa_batched_kernel_param_4];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd8;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r150, %ctaid.x;
	mov.u32 	%r151, %ntid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r150, %r151, %r2;
	setp.ge.s32 	%p1, %r1, %r149;
	@%p1 bra 	$L__BB1_61;
	mul.lo.s32 	%r4, %r148, %r1;
	mul.lo.s32 	%r5, %r4, 3;
	setp.ge.s32 	%p2, %r3, %r148;
	mov.b64 	%rd43, 7;
	mov.b32 	%r359, 0f00000000;
	mov.b32 	%r360, %r359;
	mov.b32 	%r361, %r359;
	mov.b32 	%r362, %r359;
	mov.b32 	%r363, %r359;
	@%p2 bra 	$L__BB1_6;
	mul.wide.s32 	%rd11, %r3, 4;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.b32 	%r153, [%rd12];
	min.u32 	%r6, %r153, 7;
	setp.eq.s64 	%p3, %rd6, 0;
	@%p3 bra 	$L__BB1_4;
	add.s64 	%rd14, %rd1, %rd11;
	ld.global.nc.b32 	%r358, [%rd14];
	bra.uni 	$L__BB1_5;
$L__BB1_4:
	mul.wide.u32 	%rd15, %r6, 4;
	mov.b64 	%rd16, VDW_RADII;
	add.s64 	%rd17, %rd16, %rd15;
	ld.const.b32 	%r358, [%rd17];
$L__BB1_5:
	mad.lo.s32 	%r154, %r3, 3, %r5;
	mul.wide.s32 	%rd18, %r154, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.b32 	%r359, [%rd19];
	ld.global.nc.b32 	%r360, [%rd19+4];
	ld.global.nc.b32 	%r361, [%rd19+8];
	add.ftz.f32 	%r362, %r358, 0f3FB33333;
	mul.ftz.f32 	%r155, %r362, 0f41490FDB;
	mul.ftz.f32 	%r363, %r362, %r155;
	cvt.u64.u32 	%rd43, %r6;
$L__BB1_6:
	setp.lt.s32 	%p4, %r148, 1;
	mov.b32 	%r382, 0f00000000;
	mov.b32 	%r383, %r382;
	mov.b32 	%r384, %r382;
	@%p4 bra 	$L__BB1_57;
	mul.ftz.f32 	%r20, %r362, %r362;
	mul.ftz.f32 	%r21, %r362, 0f40490FDB;
	mov.b32 	%r384, 0f00000000;
	mov.b32 	%r364, 0;
	mov.b32 	%r383, %r384;
	mov.b32 	%r382, %r384;
$L__BB1_8:
	shl.b32 	%r26, %r364, 7;
	add.s32 	%r27, %r26, %r2;
	setp.ge.s32 	%p5, %r27, %r148;
	mov.b32 	%r369, 0f00000000;
	mov.b32 	%r370, %r369;
	mov.b32 	%r371, %r369;
	mov.b32 	%r372, %r369;
	@%p5 bra 	$L__BB1_13;
	setp.eq.s64 	%p6, %rd6, 0;
	@%p6 bra 	$L__BB1_11;
	cvta.to.global.u64 	%rd20, %rd6;
	mul.wide.s32 	%rd21, %r27, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.b32 	%r368, [%rd22];
	bra.uni 	$L__BB1_12;
$L__BB1_11:
	mul.wide.s32 	%rd23, %r27, 4;
	add.s64 	%rd24, %rd2, %rd23;
	ld.global.nc.b32 	%r160, [%rd24];
	mul.wide.s32 	%rd25, %r160, 4;
	mov.b64 	%rd26, VDW_RADII;
	add.s64 	%rd27, %rd26, %rd25;
	ld.const.b32 	%r368, [%rd27];
$L__BB1_12:
	mul.lo.s32 	%r161, %r4, 3;
	mad.lo.s32 	%r162, %r27, 3, %r161;
	mul.wide.s32 	%rd28, %r162, 4;
	add.s64 	%rd29, %rd3, %rd28;
	ld.global.nc.b32 	%r369, [%rd29];
	ld.global.nc.b32 	%r370, [%rd29+4];
	ld.global.nc.b32 	%r371, [%rd29+8];
	add.ftz.f32 	%r372, %r368, 0f3FB33333;
$L__BB1_13:
	setp.ge.s32 	%p7, %r3, %r148;
	shl.b32 	%r163, %r2, 4;
	mov.b32 	%r164, _ZZ24lcpo_sasa_batched_kernelE9tile_data;
	add.s32 	%r165, %r164, %r163;
	st.shared.v4.b32 	[%r165], {%r369, %r370, %r371, %r372};
	bar.sync 	0;
	@%p7 bra 	$L__BB1_56;
	mov.b32 	%r373, 0;
$L__BB1_15:
	.pragma "nounroll";
	add.s32 	%r43, %r373, %r26;
	setp.ge.s32 	%p8, %r43, %r148;
	setp.eq.s32 	%p9, %r43, %r3;
	or.pred 	%p10, %p8, %p9;
	shl.b32 	%r167, %r373, 4;
	mov.b32 	%r168, _ZZ24lcpo_sasa_batched_kernelE9tile_data;
	add.s32 	%r44, %r168, %r167;
	@%p10 bra 	$L__BB1_20;
	ld.shared.v4.b32 	{%r169, %r170, %r171, %r45}, [%r44];
	sub.ftz.f32 	%r172, %r169, %r359;
	sub.ftz.f32 	%r173, %r170, %r360;
	sub.ftz.f32 	%r174, %r171, %r361;
	mul.ftz.f32 	%r175, %r173, %r173;
	fma.rn.ftz.f32 	%r176, %r172, %r172, %r175;
	fma.rn.ftz.f32 	%r46, %r174, %r174, %r176;
	setp.gt.ftz.f32 	%p11, %r46, 0f42A20000;
	@%p11 bra 	$L__BB1_20;
	sqrt.approx.ftz.f32 	%r178, %r46;
	setp.lt.ftz.f32 	%p12, %r178, 0f3A83126F;
	add.ftz.f32 	%r179, %r362, %r45;
	setp.ge.ftz.f32 	%p13, %r178, %r179;
	mov.b32 	%r377, 0f00000000;
	or.pred 	%p14, %p12, %p13;
	@%p14 bra 	$L__BB1_19;
	mul.ftz.f32 	%r180, %r45, %r45;
	fma.rn.ftz.f32 	%r181, %r178, 0fBF000000, %r362;
	sub.ftz.f32 	%r182, %r20, %r180;
	add.ftz.f32 	%r183, %r178, %r178;
	div.approx.ftz.f32 	%r184, %r182, %r183;
	sub.ftz.f32 	%r185, %r181, %r184;
	mul.ftz.f32 	%r186, %r21, %r185;
	max.ftz.f32 	%r377, %r186, 0f00000000;
$L__BB1_19:
	setp.gt.ftz.f32 	%p15, %r377, 0f00000000;
	add.ftz.f32 	%r187, %r382, %r377;
	fma.rn.ftz.f32 	%r188, %r377, %r377, %r384;
	add.ftz.f32 	%r189, %r383, %r377;
	selp.f32 	%r382, %r187, %r382, %p15;
	selp.f32 	%r383, %r189, %r383, %p15;
	selp.f32 	%r384, %r188, %r384, %p15;
$L__BB1_20:
	add.s32 	%r190, %r43, 1;
	setp.ge.s32 	%p16, %r190, %r148;
	setp.eq.s32 	%p17, %r190, %r3;
	or.pred 	%p18, %p16, %p17;
	@%p18 bra 	$L__BB1_25;
	ld.shared.v4.b32 	{%r191, %r192, %r193, %r56}, [%r44+16];
	sub.ftz.f32 	%r194, %r191, %r359;
	sub.ftz.f32 	%r195, %r192, %r360;
	sub.ftz.f32 	%r196, %r193, %r361;
	mul.ftz.f32 	%r197, %r195, %r195;
	fma.rn.ftz.f32 	%r198, %r194, %r194, %r197;
	fma.rn.ftz.f32 	%r57, %r196, %r196, %r198;
	setp.gt.ftz.f32 	%p19, %r57, 0f42A20000;
	@%p19 bra 	$L__BB1_25;
	sqrt.approx.ftz.f32 	%r200, %r57;
	setp.lt.ftz.f32 	%p20, %r200, 0f3A83126F;
	add.ftz.f32 	%r201, %r362, %r56;
	setp.ge.ftz.f32 	%p21, %r200, %r201;
	mov.b32 	%r381, 0f00000000;
	or.pred 	%p22, %p20, %p21;
	@%p22 bra 	$L__BB1_24;
	mul.ftz.f32 	%r202, %r56, %r56;
	fma.rn.ftz.f32 	%r203, %r200, 0fBF000000, %r362;
	sub.ftz.f32 	%r204, %r20, %r202;
	add.ftz.f32 	%r205, %r200, %r200;
	div.approx.ftz.f32 	%r206, %r204, %r205;
	sub.ftz.f32 	%r207, %r203, %r206;
	mul.ftz.f32 	%r208, %r21, %r207;
	max.ftz.f32 	%r381, %r208, 0f00000000;
$L__BB1_24:
	setp.gt.ftz.f32 	%p23, %r381, 0f00000000;
	add.ftz.f32 	%r209, %r382, %r381;
	fma.rn.ftz.f32 	%r210, %r381, %r381, %r384;
	add.ftz.f32 	%r211, %r383, %r381;
	selp.f32 	%r382, %r209, %r382, %p23;
	selp.f32 	%r383, %r211, %r383, %p23;
	selp.f32 	%r384, %r210, %r384, %p23;
$L__BB1_25:
	add.s32 	%r212, %r43, 2;
	setp.ge.s32 	%p24, %r212, %r148;
	setp.eq.s32 	%p25, %r212, %r3;
	or.pred 	%p26, %p24, %p25;
	@%p26 bra 	$L__BB1_30;
	ld.shared.v4.b32 	{%r213, %r214, %r215, %r67}, [%r44+32];
	sub.ftz.f32 	%r216, %r213, %r359;
	sub.ftz.f32 	%r217, %r214, %r360;
	sub.ftz.f32 	%r218, %r215, %r361;
	mul.ftz.f32 	%r219, %r217, %r217;
	fma.rn.ftz.f32 	%r220, %r216, %r216, %r219;
	fma.rn.ftz.f32 	%r68, %r218, %r218, %r220;
	setp.gt.ftz.f32 	%p27, %r68, 0f42A20000;
	@%p27 bra 	$L__BB1_30;
	sqrt.approx.ftz.f32 	%r222, %r68;
	setp.lt.ftz.f32 	%p28, %r222, 0f3A83126F;
	add.ftz.f32 	%r223, %r362, %r67;
	setp.ge.ftz.f32 	%p29, %r222, %r223;
	mov.b32 	%r385, 0f00000000;
	or.pred 	%p30, %p28, %p29;
	@%p30 bra 	$L__BB1_29;
	mul.ftz.f32 	%r224, %r67, %r67;
	fma.rn.ftz.f32 	%r225, %r222, 0fBF000000, %r362;
	sub.ftz.f32 	%r226, %r20, %r224;
	add.ftz.f32 	%r227, %r222, %r222;
	div.approx.ftz.f32 	%r228, %r226, %r227;
	sub.ftz.f32 	%r229, %r225, %r228;
	mul.ftz.f32 	%r230, %r21, %r229;
	max.ftz.f32 	%r385, %r230, 0f00000000;
$L__BB1_29:
	setp.gt.ftz.f32 	%p31, %r385, 0f00000000;
	add.ftz.f32 	%r231, %r382, %r385;
	fma.rn.ftz.f32 	%r232, %r385, %r385, %r384;
	add.ftz.f32 	%r233, %r383, %r385;
	selp.f32 	%r382, %r231, %r382, %p31;
	selp.f32 	%r383, %r233, %r383, %p31;
	selp.f32 	%r384, %r232, %r384, %p31;
$L__BB1_30:
	add.s32 	%r234, %r43, 3;
	setp.ge.s32 	%p32, %r234, %r148;
	setp.eq.s32 	%p33, %r234, %r3;
	or.pred 	%p34, %p32, %p33;
	@%p34 bra 	$L__BB1_35;
	ld.shared.v4.b32 	{%r235, %r236, %r237, %r78}, [%r44+48];
	sub.ftz.f32 	%r238, %r235, %r359;
	sub.ftz.f32 	%r239, %r236, %r360;
	sub.ftz.f32 	%r240, %r237, %r361;
	mul.ftz.f32 	%r241, %r239, %r239;
	fma.rn.ftz.f32 	%r242, %r238, %r238, %r241;
	fma.rn.ftz.f32 	%r79, %r240, %r240, %r242;
	setp.gt.ftz.f32 	%p35, %r79, 0f42A20000;
	@%p35 bra 	$L__BB1_35;
	sqrt.approx.ftz.f32 	%r244, %r79;
	setp.lt.ftz.f32 	%p36, %r244, 0f3A83126F;
	add.ftz.f32 	%r245, %r362, %r78;
	setp.ge.ftz.f32 	%p37, %r244, %r245;
	mov.b32 	%r389, 0f00000000;
	or.pred 	%p38, %p36, %p37;
	@%p38 bra 	$L__BB1_34;
	mul.ftz.f32 	%r246, %r78, %r78;
	fma.rn.ftz.f32 	%r247, %r244, 0fBF000000, %r362;
	sub.ftz.f32 	%r248, %r20, %r246;
	add.ftz.f32 	%r249, %r244, %r244;
	div.approx.ftz.f32 	%r250, %r248, %r249;
	sub.ftz.f32 	%r251, %r247, %r250;
	mul.ftz.f32 	%r252, %r21, %r251;
	max.ftz.f32 	%r389, %r252, 0f00000000;
$L__BB1_34:
	setp.gt.ftz.f32 	%p39, %r389, 0f00000000;
	add.ftz.f32 	%r253, %r382, %r389;
	fma.rn.ftz.f32 	%r254, %r389, %r389, %r384;
	add.ftz.f32 	%r255, %r383, %r389;
	selp.f32 	%r382, %r253, %r382, %p39;
	selp.f32 	%r383, %r255, %r383, %p39;
	selp.f32 	%r384, %r254, %r384, %p39;
$L__BB1_35:
	add.s32 	%r256, %r43, 4;
	setp.ge.s32 	%p40, %r256, %r148;
	setp.eq.s32 	%p41, %r256, %r3;
	or.pred 	%p42, %p40, %p41;
	@%p42 bra 	$L__BB1_40;
	ld.shared.v4.b32 	{%r257, %r258, %r259, %r89}, [%r44+64];
	sub.ftz.f32 	%r260, %r257, %r359;
	sub.ftz.f32 	%r261, %r258, %r360;
	sub.ftz.f32 	%r262, %r259, %r361;
	mul.ftz.f32 	%r263, %r261, %r261;
	fma.rn.ftz.f32 	%r264, %r260, %r260, %r263;
	fma.rn.ftz.f32 	%r90, %r262, %r262, %r264;
	setp.gt.ftz.f32 	%p43, %r90, 0f42A20000;
	@%p43 bra 	$L__BB1_40;
	sqrt.approx.ftz.f32 	%r266, %r90;
	setp.lt.ftz.f32 	%p44, %r266, 0f3A83126F;
	add.ftz.f32 	%r267, %r362, %r89;
	setp.ge.ftz.f32 	%p45, %r266, %r267;
	mov.b32 	%r393, 0f00000000;
	or.pred 	%p46, %p44, %p45;
	@%p46 bra 	$L__BB1_39;
	mul.ftz.f32 	%r268, %r89, %r89;
	fma.rn.ftz.f32 	%r269, %r266, 0fBF000000, %r362;
	sub.ftz.f32 	%r270, %r20, %r268;
	add.ftz.f32 	%r271, %r266, %r266;
	div.approx.ftz.f32 	%r272, %r270, %r271;
	sub.ftz.f32 	%r273, %r269, %r272;
	mul.ftz.f32 	%r274, %r21, %r273;
	max.ftz.f32 	%r393, %r274, 0f00000000;
$L__BB1_39:
	setp.gt.ftz.f32 	%p47, %r393, 0f00000000;
	add.ftz.f32 	%r275, %r382, %r393;
	fma.rn.ftz.f32 	%r276, %r393, %r393, %r384;
	add.ftz.f32 	%r277, %r383, %r393;
	selp.f32 	%r382, %r275, %r382, %p47;
	selp.f32 	%r383, %r277, %r383, %p47;
	selp.f32 	%r384, %r276, %r384, %p47;
$L__BB1_40:
	add.s32 	%r278, %r43, 5;
	setp.ge.s32 	%p48, %r278, %r148;
	setp.eq.s32 	%p49, %r278, %r3;
	or.pred 	%p50, %p48, %p49;
	@%p50 bra 	$L__BB1_45;
	ld.shared.v4.b32 	{%r279, %r280, %r281, %r100}, [%r44+80];
	sub.ftz.f32 	%r282, %r279, %r359;
	sub.ftz.f32 	%r283, %r280, %r360;
	sub.ftz.f32 	%r284, %r281, %r361;
	mul.ftz.f32 	%r285, %r283, %r283;
	fma.rn.ftz.f32 	%r286, %r282, %r282, %r285;
	fma.rn.ftz.f32 	%r101, %r284, %r284, %r286;
	setp.gt.ftz.f32 	%p51, %r101, 0f42A20000;
	@%p51 bra 	$L__BB1_45;
	sqrt.approx.ftz.f32 	%r288, %r101;
	setp.lt.ftz.f32 	%p52, %r288, 0f3A83126F;
	add.ftz.f32 	%r289, %r362, %r100;
	setp.ge.ftz.f32 	%p53, %r288, %r289;
	mov.b32 	%r397, 0f00000000;
	or.pred 	%p54, %p52, %p53;
	@%p54 bra 	$L__BB1_44;
	mul.ftz.f32 	%r290, %r100, %r100;
	fma.rn.ftz.f32 	%r291, %r288, 0fBF000000, %r362;
	sub.ftz.f32 	%r292, %r20, %r290;
	add.ftz.f32 	%r293, %r288, %r288;
	div.approx.ftz.f32 	%r294, %r292, %r293;
	sub.ftz.f32 	%r295, %r291, %r294;
	mul.ftz.f32 	%r296, %r21, %r295;
	max.ftz.f32 	%r397, %r296, 0f00000000;
$L__BB1_44:
	setp.gt.ftz.f32 	%p55, %r397, 0f00000000;
	add.ftz.f32 	%r297, %r382, %r397;
	fma.rn.ftz.f32 	%r298, %r397, %r397, %r384;
	add.ftz.f32 	%r299, %r383, %r397;
	selp.f32 	%r382, %r297, %r382, %p55;
	selp.f32 	%r383, %r299, %r383, %p55;
	selp.f32 	%r384, %r298, %r384, %p55;
$L__BB1_45:
	add.s32 	%r300, %r43, 6;
	setp.ge.s32 	%p56, %r300, %r148;
	setp.eq.s32 	%p57, %r300, %r3;
	or.pred 	%p58, %p56, %p57;
	@%p58 bra 	$L__BB1_50;
	ld.shared.v4.b32 	{%r301, %r302, %r303, %r111}, [%r44+96];
	sub.ftz.f32 	%r304, %r301, %r359;
	sub.ftz.f32 	%r305, %r302, %r360;
	sub.ftz.f32 	%r306, %r303, %r361;
	mul.ftz.f32 	%r307, %r305, %r305;
	fma.rn.ftz.f32 	%r308, %r304, %r304, %r307;
	fma.rn.ftz.f32 	%r112, %r306, %r306, %r308;
	setp.gt.ftz.f32 	%p59, %r112, 0f42A20000;
	@%p59 bra 	$L__BB1_50;
	sqrt.approx.ftz.f32 	%r310, %r112;
	setp.lt.ftz.f32 	%p60, %r310, 0f3A83126F;
	add.ftz.f32 	%r311, %r362, %r111;
	setp.ge.ftz.f32 	%p61, %r310, %r311;
	mov.b32 	%r401, 0f00000000;
	or.pred 	%p62, %p60, %p61;
	@%p62 bra 	$L__BB1_49;
	mul.ftz.f32 	%r312, %r111, %r111;
	fma.rn.ftz.f32 	%r313, %r310, 0fBF000000, %r362;
	sub.ftz.f32 	%r314, %r20, %r312;
	add.ftz.f32 	%r315, %r310, %r310;
	div.approx.ftz.f32 	%r316, %r314, %r315;
	sub.ftz.f32 	%r317, %r313, %r316;
	mul.ftz.f32 	%r318, %r21, %r317;
	max.ftz.f32 	%r401, %r318, 0f00000000;
$L__BB1_49:
	setp.gt.ftz.f32 	%p63, %r401, 0f00000000;
	add.ftz.f32 	%r319, %r382, %r401;
	fma.rn.ftz.f32 	%r320, %r401, %r401, %r384;
	add.ftz.f32 	%r321, %r383, %r401;
	selp.f32 	%r382, %r319, %r382, %p63;
	selp.f32 	%r383, %r321, %r383, %p63;
	selp.f32 	%r384, %r320, %r384, %p63;
$L__BB1_50:
	add.s32 	%r322, %r43, 7;
	setp.ge.s32 	%p64, %r322, %r148;
	setp.eq.s32 	%p65, %r322, %r3;
	or.pred 	%p66, %p64, %p65;
	@%p66 bra 	$L__BB1_55;
	ld.shared.v4.b32 	{%r323, %r324, %r325, %r122}, [%r44+112];
	sub.ftz.f32 	%r326, %r323, %r359;
	sub.ftz.f32 	%r327, %r324, %r360;
	sub.ftz.f32 	%r328, %r325, %r361;
	mul.ftz.f32 	%r329, %r327, %r327;
	fma.rn.ftz.f32 	%r330, %r326, %r326, %r329;
	fma.rn.ftz.f32 	%r123, %r328, %r328, %r330;
	setp.gt.ftz.f32 	%p67, %r123, 0f42A20000;
	@%p67 bra 	$L__BB1_55;
	sqrt.approx.ftz.f32 	%r332, %r123;
	setp.lt.ftz.f32 	%p68, %r332, 0f3A83126F;
	add.ftz.f32 	%r333, %r362, %r122;
	setp.ge.ftz.f32 	%p69, %r332, %r333;
	mov.b32 	%r405, 0f00000000;
	or.pred 	%p70, %p68, %p69;
	@%p70 bra 	$L__BB1_54;
	mul.ftz.f32 	%r334, %r122, %r122;
	fma.rn.ftz.f32 	%r335, %r332, 0fBF000000, %r362;
	sub.ftz.f32 	%r336, %r20, %r334;
	add.ftz.f32 	%r337, %r332, %r332;
	div.approx.ftz.f32 	%r338, %r336, %r337;
	sub.ftz.f32 	%r339, %r335, %r338;
	mul.ftz.f32 	%r340, %r21, %r339;
	max.ftz.f32 	%r405, %r340, 0f00000000;
$L__BB1_54:
	setp.gt.ftz.f32 	%p71, %r405, 0f00000000;
	add.ftz.f32 	%r341, %r382, %r405;
	fma.rn.ftz.f32 	%r342, %r405, %r405, %r384;
	add.ftz.f32 	%r343, %r383, %r405;
	selp.f32 	%r382, %r341, %r382, %p71;
	selp.f32 	%r383, %r343, %r383, %p71;
	selp.f32 	%r384, %r342, %r384, %p71;
$L__BB1_55:
	add.s32 	%r373, %r373, 8;
	setp.ne.s32 	%p72, %r373, 128;
	@%p72 bra 	$L__BB1_15;
$L__BB1_56:
	bar.sync 	0;
	add.s32 	%r364, %r364, 1;
	add.s32 	%r344, %r148, 127;
	shr.u32 	%r345, %r344, 7;
	setp.ne.s32 	%p73, %r364, %r345;
	@%p73 bra 	$L__BB1_8;
$L__BB1_57:
	setp.ge.s32 	%p74, %r3, %r148;
	@%p74 bra 	$L__BB1_61;
	shl.b64 	%rd30, %rd43, 2;
	mov.b64 	%rd31, LCPO_P1;
	add.s64 	%rd32, %rd31, %rd30;
	ld.const.b32 	%r141, [%rd32];
	mov.b64 	%rd33, LCPO_P2;
	add.s64 	%rd34, %rd33, %rd30;
	ld.const.b32 	%r142, [%rd34];
	mov.b64 	%rd35, LCPO_P3;
	add.s64 	%rd36, %rd35, %rd30;
	ld.const.b32 	%r143, [%rd36];
	mov.b64 	%rd37, LCPO_P4;
	add.s64 	%rd38, %rd37, %rd30;
	ld.const.b32 	%r144, [%rd38];
	mul.ftz.f32 	%r347, %r362, 0f40490FDB;
	fma.rn.ftz.f32 	%r348, %r347, 0f3F000000, 0f3A83126F;
	div.approx.ftz.f32 	%r145, %r382, %r348;
	setp.leu.ftz.f32 	%p75, %r145, 0f3F800000;
	mov.b32 	%r415, 0f00000000;
	@%p75 bra 	$L__BB1_60;
	mul.ftz.f32 	%r349, %r383, %r383;
	div.approx.ftz.f32 	%r415, %r349, %r145;
$L__BB1_60:
	ld.param.b64 	%rd42, [lcpo_sasa_batched_kernel_param_5];
	mul.ftz.f32 	%r350, %r382, %r142;
	fma.rn.ftz.f32 	%r351, %r363, %r141, %r350;
	fma.rn.ftz.f32 	%r352, %r143, %r415, %r351;
	mul.ftz.f32 	%r353, %r363, %r144;
	fma.rn.ftz.f32 	%r354, %r384, %r353, %r352;
	min.ftz.f32 	%r355, %r354, %r363;
	max.ftz.f32 	%r356, %r355, 0f00000000;
	add.s32 	%r357, %r4, %r3;
	cvta.to.global.u64 	%rd39, %rd42;
	mul.wide.s32 	%rd40, %r357, 4;
	add.s64 	%rd41, %rd39, %rd40;
	st.global.b32 	[%rd41], %r356;
$L__BB1_61:
	ret;

}
	// .globl	sum_sasa_kernel
.visible .entry sum_sasa_kernel(
	.param .u64 .ptr .align 1 sum_sasa_kernel_param_0,
	.param .u32 sum_sasa_kernel_param_1,
	.param .u32 sum_sasa_kernel_param_2,
	.param .u64 .ptr .align 1 sum_sasa_kernel_param_3
)
{
	.reg .pred 	%p<18>;
	.reg .b32 	%r<53>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ15sum_sasa_kernelE4smem[128];
	ld.param.b64 	%rd2, [sum_sasa_kernel_param_0];
	ld.param.b32 	%r15, [sum_sasa_kernel_param_1];
	ld.param.b32 	%r16, [sum_sasa_kernel_param_2];
	ld.param.b64 	%rd3, [sum_sasa_kernel_param_3];
	mov.u32 	%r1, %ctaid.x;
	setp.ge.s32 	%p1, %r1, %r16;
	@%p1 bra 	$L__BB2_11;
	mov.u32 	%r2, %tid.x;
	setp.ge.s32 	%p2, %r2, %r15;
	mov.b32 	%r51, 0f00000000;
	@%p2 bra 	$L__BB2_4;
	mov.u32 	%r3, %ntid.x;
	cvta.to.global.u64 	%rd1, %rd2;
	mul.lo.s32 	%r4, %r15, %r1;
	mov.b32 	%r51, 0f00000000;
	mov.b32 	%r49, %r2;
$L__BB2_3:
	add.s32 	%r19, %r49, %r4;
	mul.wide.s32 	%rd4, %r19, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.nc.b32 	%r20, [%rd5];
	add.ftz.f32 	%r51, %r51, %r20;
	add.s32 	%r49, %r49, %r3;
	setp.lt.s32 	%p3, %r49, %r15;
	@%p3 bra 	$L__BB2_3;
$L__BB2_4:
	and.b32 	%r10, %r2, 31;
	shfl.sync.down.b32 	%r21|%p4, %r51, 16, 31, -1;
	add.ftz.f32 	%r22, %r51, %r21;
	shfl.sync.down.b32 	%r23|%p5, %r22, 8, 31, -1;
	add.ftz.f32 	%r24, %r22, %r23;
	shfl.sync.down.b32 	%r25|%p6, %r24, 4, 31, -1;
	add.ftz.f32 	%r26, %r24, %r25;
	shfl.sync.down.b32 	%r27|%p7, %r26, 2, 31, -1;
	add.ftz.f32 	%r28, %r26, %r27;
	shfl.sync.down.b32 	%r29|%p8, %r28, 1, 31, -1;
	add.ftz.f32 	%r11, %r28, %r29;
	setp.ne.s32 	%p9, %r10, 0;
	@%p9 bra 	$L__BB2_6;
	shr.u32 	%r30, %r2, 3;
	mov.b32 	%r31, _ZZ15sum_sasa_kernelE4smem;
	add.s32 	%r32, %r31, %r30;
	st.shared.b32 	[%r32], %r11;
$L__BB2_6:
	bar.sync 	0;
	setp.gt.u32 	%p10, %r2, 31;
	@%p10 bra 	$L__BB2_11;
	mov.u32 	%r34, %ntid.x;
	add.s32 	%r35, %r34, 31;
	shr.u32 	%r36, %r35, 5;
	setp.ge.u32 	%p11, %r10, %r36;
	mov.b32 	%r52, 0f00000000;
	@%p11 bra 	$L__BB2_9;
	shl.b32 	%r37, %r10, 2;
	mov.b32 	%r38, _ZZ15sum_sasa_kernelE4smem;
	add.s32 	%r39, %r38, %r37;
	ld.shared.b32 	%r52, [%r39];
$L__BB2_9:
	shfl.sync.down.b32 	%r40|%p12, %r52, 16, 31, -1;
	add.ftz.f32 	%r41, %r52, %r40;
	shfl.sync.down.b32 	%r42|%p13, %r41, 8, 31, -1;
	add.ftz.f32 	%r43, %r41, %r42;
	shfl.sync.down.b32 	%r44|%p14, %r43, 4, 31, -1;
	add.ftz.f32 	%r45, %r43, %r44;
	shfl.sync.down.b32 	%r46|%p15, %r45, 2, 31, -1;
	add.ftz.f32 	%r47, %r45, %r46;
	shfl.sync.down.b32 	%r48|%p16, %r47, 1, 31, -1;
	add.ftz.f32 	%r14, %r47, %r48;
	setp.ne.s32 	%p17, %r2, 0;
	@%p17 bra 	$L__BB2_11;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.b32 	[%rd8], %r14;
$L__BB2_11:
	ret;

}
	// .globl	residue_sasa_kernel
.visible .entry residue_sasa_kernel(
	.param .u64 .ptr .align 1 residue_sasa_kernel_param_0,
	.param .u64 .ptr .align 1 residue_sasa_kernel_param_1,
	.param .u32 residue_sasa_kernel_param_2,
	.param .u32 residue_sasa_kernel_param_3,
	.param .u64 .ptr .align 1 residue_sasa_kernel_param_4
)
{
	.reg .pred 	%p<40>;
	.reg .b32 	%r<197>;
	.reg .b64 	%rd<32>;

	ld.param.b64 	%rd20, [residue_sasa_kernel_param_0];
	ld.param.b64 	%rd21, [residue_sasa_kernel_param_1];
	ld.param.b32 	%r84, [residue_sasa_kernel_param_2];
	ld.param.b32 	%r85, [residue_sasa_kernel_param_3];
	ld.param.b64 	%rd19, [residue_sasa_kernel_param_4];
	cvta.to.global.u64 	%rd1, %rd20;
	cvta.to.global.u64 	%rd2, %rd21;
	mov.u32 	%r86, %ctaid.x;
	mov.u32 	%r87, %ntid.x;
	mov.u32 	%r88, %tid.x;
	mad.lo.s32 	%r1, %r86, %r87, %r88;
	setp.ge.s32 	%p1, %r1, %r85;
	@%p1 bra 	$L__BB3_73;
	setp.lt.s32 	%p2, %r84, 1;
	mov.b32 	%r156, 0f00000000;
	@%p2 bra 	$L__BB3_72;
	and.b32 	%r2, %r84, 15;
	setp.lt.u32 	%p3, %r84, 16;
	mov.b32 	%r156, 0f00000000;
	mov.b32 	%r184, 0;
	@%p3 bra 	$L__BB3_37;
	and.b32 	%r184, %r84, 2147483632;
	neg.s32 	%r154, %r184;
	add.s64 	%rd29, %rd2, 32;
	add.s64 	%rd28, %rd1, 32;
	mov.b32 	%r156, 0f00000000;
$L__BB3_4:
	.pragma "nounroll";
	ld.global.nc.b32 	%r94, [%rd29+-32];
	setp.ne.s32 	%p4, %r94, %r1;
	@%p4 bra 	$L__BB3_6;
	ld.global.nc.b32 	%r95, [%rd28+-32];
	add.ftz.f32 	%r156, %r156, %r95;
$L__BB3_6:
	ld.global.nc.b32 	%r96, [%rd29+-28];
	setp.ne.s32 	%p5, %r96, %r1;
	@%p5 bra 	$L__BB3_8;
	ld.global.nc.b32 	%r97, [%rd28+-28];
	add.ftz.f32 	%r156, %r156, %r97;
$L__BB3_8:
	ld.global.nc.b32 	%r98, [%rd29+-24];
	setp.ne.s32 	%p6, %r98, %r1;
	@%p6 bra 	$L__BB3_10;
	ld.global.nc.b32 	%r99, [%rd28+-24];
	add.ftz.f32 	%r156, %r156, %r99;
$L__BB3_10:
	ld.global.nc.b32 	%r100, [%rd29+-20];
	setp.ne.s32 	%p7, %r100, %r1;
	@%p7 bra 	$L__BB3_12;
	ld.global.nc.b32 	%r101, [%rd28+-20];
	add.ftz.f32 	%r156, %r156, %r101;
$L__BB3_12:
	ld.global.nc.b32 	%r102, [%rd29+-16];
	setp.ne.s32 	%p8, %r102, %r1;
	@%p8 bra 	$L__BB3_14;
	ld.global.nc.b32 	%r103, [%rd28+-16];
	add.ftz.f32 	%r156, %r156, %r103;
$L__BB3_14:
	ld.global.nc.b32 	%r104, [%rd29+-12];
	setp.ne.s32 	%p9, %r104, %r1;
	@%p9 bra 	$L__BB3_16;
	ld.global.nc.b32 	%r105, [%rd28+-12];
	add.ftz.f32 	%r156, %r156, %r105;
$L__BB3_16:
	ld.global.nc.b32 	%r106, [%rd29+-8];
	setp.ne.s32 	%p10, %r106, %r1;
	@%p10 bra 	$L__BB3_18;
	ld.global.nc.b32 	%r107, [%rd28+-8];
	add.ftz.f32 	%r156, %r156, %r107;
$L__BB3_18:
	ld.global.nc.b32 	%r108, [%rd29+-4];
	setp.ne.s32 	%p11, %r108, %r1;
	@%p11 bra 	$L__BB3_20;
	ld.global.nc.b32 	%r109, [%rd28+-4];
	add.ftz.f32 	%r156, %r156, %r109;
$L__BB3_20:
	ld.global.nc.b32 	%r110, [%rd29];
	setp.ne.s32 	%p12, %r110, %r1;
	@%p12 bra 	$L__BB3_22;
	ld.global.nc.b32 	%r111, [%rd28];
	add.ftz.f32 	%r156, %r156, %r111;
$L__BB3_22:
	ld.global.nc.b32 	%r112, [%rd29+4];
	setp.ne.s32 	%p13, %r112, %r1;
	@%p13 bra 	$L__BB3_24;
	ld.global.nc.b32 	%r113, [%rd28+4];
	add.ftz.f32 	%r156, %r156, %r113;
$L__BB3_24:
	ld.global.nc.b32 	%r114, [%rd29+8];
	setp.ne.s32 	%p14, %r114, %r1;
	@%p14 bra 	$L__BB3_26;
	ld.global.nc.b32 	%r115, [%rd28+8];
	add.ftz.f32 	%r156, %r156, %r115;
$L__BB3_26:
	ld.global.nc.b32 	%r116, [%rd29+12];
	setp.ne.s32 	%p15, %r116, %r1;
	@%p15 bra 	$L__BB3_28;
	ld.global.nc.b32 	%r117, [%rd28+12];
	add.ftz.f32 	%r156, %r156, %r117;
$L__BB3_28:
	ld.global.nc.b32 	%r118, [%rd29+16];
	setp.ne.s32 	%p16, %r118, %r1;
	@%p16 bra 	$L__BB3_30;
	ld.global.nc.b32 	%r119, [%rd28+16];
	add.ftz.f32 	%r156, %r156, %r119;
$L__BB3_30:
	ld.global.nc.b32 	%r120, [%rd29+20];
	setp.ne.s32 	%p17, %r120, %r1;
	@%p17 bra 	$L__BB3_32;
	ld.global.nc.b32 	%r121, [%rd28+20];
	add.ftz.f32 	%r156, %r156, %r121;
$L__BB3_32:
	ld.global.nc.b32 	%r122, [%rd29+24];
	setp.ne.s32 	%p18, %r122, %r1;
	@%p18 bra 	$L__BB3_34;
	ld.global.nc.b32 	%r123, [%rd28+24];
	add.ftz.f32 	%r156, %r156, %r123;
$L__BB3_34:
	ld.global.nc.b32 	%r124, [%rd29+28];
	setp.ne.s32 	%p19, %r124, %r1;
	@%p19 bra 	$L__BB3_36;
	ld.global.nc.b32 	%r125, [%rd28+28];
	add.ftz.f32 	%r156, %r156, %r125;
$L__BB3_36:
	add.s32 	%r154, %r154, 16;
	add.s64 	%rd29, %rd29, 64;
	add.s64 	%rd28, %rd28, 64;
	setp.ne.s32 	%p20, %r154, 0;
	@%p20 bra 	$L__BB3_4;
$L__BB3_37:
	setp.eq.s32 	%p21, %r2, 0;
	@%p21 bra 	$L__BB3_72;
	and.b32 	%r43, %r84, 7;
	setp.lt.u32 	%p22, %r2, 8;
	@%p22 bra 	$L__BB3_56;
	mul.wide.u32 	%rd22, %r184, 4;
	add.s64 	%rd9, %rd2, %rd22;
	ld.global.nc.b32 	%r127, [%rd9];
	setp.ne.s32 	%p23, %r127, %r1;
	add.s64 	%rd10, %rd1, %rd22;
	@%p23 bra 	$L__BB3_41;
	ld.global.nc.b32 	%r128, [%rd10];
	add.ftz.f32 	%r156, %r156, %r128;
$L__BB3_41:
	ld.global.nc.b32 	%r129, [%rd9+4];
	setp.ne.s32 	%p24, %r129, %r1;
	@%p24 bra 	$L__BB3_43;
	ld.global.nc.b32 	%r130, [%rd10+4];
	add.ftz.f32 	%r156, %r156, %r130;
$L__BB3_43:
	ld.global.nc.b32 	%r131, [%rd9+8];
	setp.ne.s32 	%p25, %r131, %r1;
	@%p25 bra 	$L__BB3_45;
	ld.global.nc.b32 	%r132, [%rd10+8];
	add.ftz.f32 	%r156, %r156, %r132;
$L__BB3_45:
	ld.global.nc.b32 	%r133, [%rd9+12];
	setp.ne.s32 	%p26, %r133, %r1;
	@%p26 bra 	$L__BB3_47;
	ld.global.nc.b32 	%r134, [%rd10+12];
	add.ftz.f32 	%r156, %r156, %r134;
$L__BB3_47:
	ld.global.nc.b32 	%r135, [%rd9+16];
	setp.ne.s32 	%p27, %r135, %r1;
	@%p27 bra 	$L__BB3_49;
	ld.global.nc.b32 	%r136, [%rd10+16];
	add.ftz.f32 	%r156, %r156, %r136;
$L__BB3_49:
	ld.global.nc.b32 	%r137, [%rd9+20];
	setp.ne.s32 	%p28, %r137, %r1;
	@%p28 bra 	$L__BB3_51;
	ld.global.nc.b32 	%r138, [%rd10+20];
	add.ftz.f32 	%r156, %r156, %r138;
$L__BB3_51:
	ld.global.nc.b32 	%r139, [%rd9+24];
	setp.ne.s32 	%p29, %r139, %r1;
	@%p29 bra 	$L__BB3_53;
	ld.global.nc.b32 	%r140, [%rd10+24];
	add.ftz.f32 	%r156, %r156, %r140;
$L__BB3_53:
	ld.global.nc.b32 	%r141, [%rd9+28];
	setp.ne.s32 	%p30, %r141, %r1;
	@%p30 bra 	$L__BB3_55;
	ld.global.nc.b32 	%r142, [%rd10+28];
	add.ftz.f32 	%r156, %r156, %r142;
$L__BB3_55:
	add.s32 	%r184, %r184, 8;
$L__BB3_56:
	setp.eq.s32 	%p31, %r43, 0;
	@%p31 bra 	$L__BB3_72;
	and.b32 	%r64, %r84, 3;
	setp.lt.u32 	%p32, %r43, 4;
	@%p32 bra 	$L__BB3_67;
	mul.wide.u32 	%rd23, %r184, 4;
	add.s64 	%rd11, %rd2, %rd23;
	ld.global.nc.b32 	%r144, [%rd11];
	setp.ne.s32 	%p33, %r144, %r1;
	add.s64 	%rd12, %rd1, %rd23;
	@%p33 bra 	$L__BB3_60;
	ld.global.nc.b32 	%r145, [%rd12];
	add.ftz.f32 	%r156, %r156, %r145;
$L__BB3_60:
	ld.global.nc.b32 	%r146, [%rd11+4];
	setp.ne.s32 	%p34, %r146, %r1;
	@%p34 bra 	$L__BB3_62;
	ld.global.nc.b32 	%r147, [%rd12+4];
	add.ftz.f32 	%r156, %r156, %r147;
$L__BB3_62:
	ld.global.nc.b32 	%r148, [%rd11+8];
	setp.ne.s32 	%p35, %r148, %r1;
	@%p35 bra 	$L__BB3_64;
	ld.global.nc.b32 	%r149, [%rd12+8];
	add.ftz.f32 	%r156, %r156, %r149;
$L__BB3_64:
	ld.global.nc.b32 	%r150, [%rd11+12];
	setp.ne.s32 	%p36, %r150, %r1;
	@%p36 bra 	$L__BB3_66;
	ld.global.nc.b32 	%r151, [%rd12+12];
	add.ftz.f32 	%r156, %r156, %r151;
$L__BB3_66:
	add.s32 	%r184, %r184, 4;
$L__BB3_67:
	setp.eq.s32 	%p37, %r64, 0;
	@%p37 bra 	$L__BB3_72;
	mul.wide.u32 	%rd24, %r184, 4;
	add.s64 	%rd31, %rd1, %rd24;
	add.s64 	%rd30, %rd2, %rd24;
	neg.s32 	%r193, %r64;
$L__BB3_69:
	.pragma "nounroll";
	ld.global.nc.b32 	%r152, [%rd30];
	setp.ne.s32 	%p38, %r152, %r1;
	@%p38 bra 	$L__BB3_71;
	ld.global.nc.b32 	%r153, [%rd31];
	add.ftz.f32 	%r156, %r156, %r153;
$L__BB3_71:
	add.s64 	%rd31, %rd31, 4;
	add.s64 	%rd30, %rd30, 4;
	add.s32 	%r193, %r193, 1;
	setp.ne.s32 	%p39, %r193, 0;
	@%p39 bra 	$L__BB3_69;
$L__BB3_72:
	cvta.to.global.u64 	%rd25, %rd19;
	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd25, %rd26;
	st.global.b32 	[%rd27], %r156;
$L__BB3_73:
	ret;

}
	// .globl	residue_sasa_atomic_kernel
.visible .entry residue_sasa_atomic_kernel(
	.param .u64 .ptr .align 1 residue_sasa_atomic_kernel_param_0,
	.param .u64 .ptr .align 1 residue_sasa_atomic_kernel_param_1,
	.param .u32 residue_sasa_atomic_kernel_param_2,
	.param .u64 .ptr .align 1 residue_sasa_atomic_kernel_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<13>;

	ld.param.b64 	%rd1, [residue_sasa_atomic_kernel_param_0];
	ld.param.b64 	%rd2, [residue_sasa_atomic_kernel_param_1];
	ld.param.b32 	%r3, [residue_sasa_atomic_kernel_param_2];
	ld.param.b64 	%rd3, [residue_sasa_atomic_kernel_param_3];
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB4_3;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.b32 	%r2, [%rd6];
	setp.lt.s32 	%p2, %r2, 0;
	@%p2 bra 	$L__BB4_3;
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.u32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	cvta.to.global.u64 	%rd10, %rd1;
	add.s64 	%rd12, %rd10, %rd5;
	ld.global.nc.b32 	%r7, [%rd12];
	atom.global.add.f32 	%r8, [%rd9], %r7;
$L__BB4_3:
	ret;

}
