
ProjektAS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000554c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080056d4  080056d4  000156d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080057a8  080057a8  000157a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080057ac  080057ac  000157ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080057b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000598  20000004  080057b4  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000059c  080057b4  0002059c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a470  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003330  00000000  00000000  0003a4a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000e50  00000000  00000000  0003d7d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000d00  00000000  00000000  0003e628  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000744a  00000000  00000000  0003f328  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004d59  00000000  00000000  00046772  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004b4cb  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000389c  00000000  00000000  0004b548  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080056bc 	.word	0x080056bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080056bc 	.word	0x080056bc

080001c8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80001cc:	4b19      	ldr	r3, [pc, #100]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001ce:	4a1a      	ldr	r2, [pc, #104]	; (8000238 <BSP_LCD_GLASS_Init+0x70>)
 80001d0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80001d2:	4b18      	ldr	r3, [pc, #96]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001da:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80001de:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80001e0:	4b14      	ldr	r3, [pc, #80]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001e2:	220c      	movs	r2, #12
 80001e4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80001e6:	4b13      	ldr	r3, [pc, #76]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001e8:	2240      	movs	r2, #64	; 0x40
 80001ea:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80001ec:	4b11      	ldr	r3, [pc, #68]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001ee:	2200      	movs	r2, #0
 80001f0:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80001f2:	4b10      	ldr	r3, [pc, #64]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001f4:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80001f8:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80001fa:	4b0e      	ldr	r3, [pc, #56]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 80001fc:	2200      	movs	r2, #0
 80001fe:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000200:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000202:	2240      	movs	r2, #64	; 0x40
 8000204:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000206:	4b0b      	ldr	r3, [pc, #44]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000208:	2200      	movs	r2, #0
 800020a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800020c:	4b09      	ldr	r3, [pc, #36]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 800020e:	2200      	movs	r2, #0
 8000210:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000212:	4b08      	ldr	r3, [pc, #32]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000214:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000218:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800021a:	4b06      	ldr	r3, [pc, #24]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 800021c:	2200      	movs	r2, #0
 800021e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000220:	4804      	ldr	r0, [pc, #16]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000222:	f000 f843 	bl	80002ac <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000226:	4803      	ldr	r0, [pc, #12]	; (8000234 <BSP_LCD_GLASS_Init+0x6c>)
 8000228:	f001 fdb6 	bl	8001d98 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800022c:	f000 f834 	bl	8000298 <BSP_LCD_GLASS_Clear>
}
 8000230:	bf00      	nop
 8000232:	bd80      	pop	{r7, pc}
 8000234:	2000005c 	.word	0x2000005c
 8000238:	40002400 	.word	0x40002400

0800023c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000244:	2300      	movs	r3, #0
 8000246:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000248:	e00b      	b.n	8000262 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	2200      	movs	r2, #0
 800024e:	2100      	movs	r1, #0
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 f9b9 	bl	80005c8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	3301      	adds	r3, #1
 800025a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800025c:	7bfb      	ldrb	r3, [r7, #15]
 800025e:	3301      	adds	r3, #1
 8000260:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	781b      	ldrb	r3, [r3, #0]
 8000266:	2b00      	cmp	r3, #0
 8000268:	bf14      	ite	ne
 800026a:	2301      	movne	r3, #1
 800026c:	2300      	moveq	r3, #0
 800026e:	b2da      	uxtb	r2, r3
 8000270:	7bfb      	ldrb	r3, [r7, #15]
 8000272:	2b05      	cmp	r3, #5
 8000274:	bf94      	ite	ls
 8000276:	2301      	movls	r3, #1
 8000278:	2300      	movhi	r3, #0
 800027a:	b2db      	uxtb	r3, r3
 800027c:	4013      	ands	r3, r2
 800027e:	b2db      	uxtb	r3, r3
 8000280:	2b00      	cmp	r3, #0
 8000282:	d1e2      	bne.n	800024a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000284:	4803      	ldr	r0, [pc, #12]	; (8000294 <BSP_LCD_GLASS_DisplayString+0x58>)
 8000286:	f001 fefc 	bl	8002082 <HAL_LCD_UpdateDisplayRequest>
}
 800028a:	bf00      	nop
 800028c:	3710      	adds	r7, #16
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	2000005c 	.word	0x2000005c

08000298 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 800029c:	4802      	ldr	r0, [pc, #8]	; (80002a8 <BSP_LCD_GLASS_Clear+0x10>)
 800029e:	f001 fe96 	bl	8001fce <HAL_LCD_Clear>
}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000005c 	.word	0x2000005c

080002ac <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b0c0      	sub	sp, #256	; 0x100
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80002b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]
 80002c0:	60da      	str	r2, [r3, #12]
 80002c2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80002c4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80002c8:	2244      	movs	r2, #68	; 0x44
 80002ca:	2100      	movs	r1, #0
 80002cc:	4618      	mov	r0, r3
 80002ce:	f005 f9ed 	bl	80056ac <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80002d2:	f107 0320 	add.w	r3, r7, #32
 80002d6:	2288      	movs	r2, #136	; 0x88
 80002d8:	2100      	movs	r1, #0
 80002da:	4618      	mov	r0, r3
 80002dc:	f005 f9e6 	bl	80056ac <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80002e0:	4a51      	ldr	r2, [pc, #324]	; (8000428 <LCD_MspInit+0x17c>)
 80002e2:	4b51      	ldr	r3, [pc, #324]	; (8000428 <LCD_MspInit+0x17c>)
 80002e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002ea:	6593      	str	r3, [r2, #88]	; 0x58
 80002ec:	4b4e      	ldr	r3, [pc, #312]	; (8000428 <LCD_MspInit+0x17c>)
 80002ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002f4:	61fb      	str	r3, [r7, #28]
 80002f6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80002f8:	2304      	movs	r3, #4
 80002fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80002fe:	2300      	movs	r3, #0
 8000300:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000304:	2301      	movs	r3, #1
 8000306:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800030a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800030e:	4618      	mov	r0, r3
 8000310:	f002 fcc8 	bl	8002ca4 <HAL_RCC_OscConfig>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d000      	beq.n	800031c <LCD_MspInit+0x70>
  {
    while (1);
 800031a:	e7fe      	b.n	800031a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800031c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000320:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000322:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000326:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800032a:	f107 0320 	add.w	r3, r7, #32
 800032e:	4618      	mov	r0, r3
 8000330:	f003 fa78 	bl	8003824 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000334:	4a3c      	ldr	r2, [pc, #240]	; (8000428 <LCD_MspInit+0x17c>)
 8000336:	4b3c      	ldr	r3, [pc, #240]	; (8000428 <LCD_MspInit+0x17c>)
 8000338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800033a:	f043 0301 	orr.w	r3, r3, #1
 800033e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000340:	4b39      	ldr	r3, [pc, #228]	; (8000428 <LCD_MspInit+0x17c>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	f003 0301 	and.w	r3, r3, #1
 8000348:	61bb      	str	r3, [r7, #24]
 800034a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800034c:	4a36      	ldr	r2, [pc, #216]	; (8000428 <LCD_MspInit+0x17c>)
 800034e:	4b36      	ldr	r3, [pc, #216]	; (8000428 <LCD_MspInit+0x17c>)
 8000350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000352:	f043 0302 	orr.w	r3, r3, #2
 8000356:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000358:	4b33      	ldr	r3, [pc, #204]	; (8000428 <LCD_MspInit+0x17c>)
 800035a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800035c:	f003 0302 	and.w	r3, r3, #2
 8000360:	617b      	str	r3, [r7, #20]
 8000362:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000364:	4a30      	ldr	r2, [pc, #192]	; (8000428 <LCD_MspInit+0x17c>)
 8000366:	4b30      	ldr	r3, [pc, #192]	; (8000428 <LCD_MspInit+0x17c>)
 8000368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800036a:	f043 0304 	orr.w	r3, r3, #4
 800036e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000370:	4b2d      	ldr	r3, [pc, #180]	; (8000428 <LCD_MspInit+0x17c>)
 8000372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000374:	f003 0304 	and.w	r3, r3, #4
 8000378:	613b      	str	r3, [r7, #16]
 800037a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800037c:	4a2a      	ldr	r2, [pc, #168]	; (8000428 <LCD_MspInit+0x17c>)
 800037e:	4b2a      	ldr	r3, [pc, #168]	; (8000428 <LCD_MspInit+0x17c>)
 8000380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000388:	4b27      	ldr	r3, [pc, #156]	; (8000428 <LCD_MspInit+0x17c>)
 800038a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800038c:	f003 0308 	and.w	r3, r3, #8
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8000394:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8000398:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800039c:	2302      	movs	r3, #2
 800039e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80003a2:	2300      	movs	r3, #0
 80003a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80003a8:	2303      	movs	r3, #3
 80003aa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80003ae:	230b      	movs	r3, #11
 80003b0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80003b4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003b8:	4619      	mov	r1, r3
 80003ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003be:	f001 fa47 	bl	8001850 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80003c2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80003c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80003ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003ce:	4619      	mov	r1, r3
 80003d0:	4816      	ldr	r0, [pc, #88]	; (800042c <LCD_MspInit+0x180>)
 80003d2:	f001 fa3d 	bl	8001850 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80003d6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80003da:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80003de:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003e2:	4619      	mov	r1, r3
 80003e4:	4812      	ldr	r0, [pc, #72]	; (8000430 <LCD_MspInit+0x184>)
 80003e6:	f001 fa33 	bl	8001850 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80003ea:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80003ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80003f2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80003f6:	4619      	mov	r1, r3
 80003f8:	480e      	ldr	r0, [pc, #56]	; (8000434 <LCD_MspInit+0x188>)
 80003fa:	f001 fa29 	bl	8001850 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80003fe:	2002      	movs	r0, #2
 8000400:	f000 ffb4 	bl	800136c <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8000404:	4a08      	ldr	r2, [pc, #32]	; (8000428 <LCD_MspInit+0x17c>)
 8000406:	4b08      	ldr	r3, [pc, #32]	; (8000428 <LCD_MspInit+0x17c>)
 8000408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800040e:	6593      	str	r3, [r2, #88]	; 0x58
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <LCD_MspInit+0x17c>)
 8000412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000414:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000418:	60bb      	str	r3, [r7, #8]
 800041a:	68bb      	ldr	r3, [r7, #8]
}
 800041c:	bf00      	nop
 800041e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	40021000 	.word	0x40021000
 800042c:	48000400 	.word	0x48000400
 8000430:	48000800 	.word	0x48000800
 8000434:	48000c00 	.word	0x48000c00

08000438 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	460b      	mov	r3, r1
 8000442:	70fb      	strb	r3, [r7, #3]
 8000444:	4613      	mov	r3, r2
 8000446:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8000448:	2300      	movs	r3, #0
 800044a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800044c:	2300      	movs	r3, #0
 800044e:	737b      	strb	r3, [r7, #13]
 8000450:	2300      	movs	r3, #0
 8000452:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	2b2f      	cmp	r3, #47	; 0x2f
 800045a:	d04d      	beq.n	80004f8 <Convert+0xc0>
 800045c:	2b2f      	cmp	r3, #47	; 0x2f
 800045e:	dc11      	bgt.n	8000484 <Convert+0x4c>
 8000460:	2b29      	cmp	r3, #41	; 0x29
 8000462:	d02e      	beq.n	80004c2 <Convert+0x8a>
 8000464:	2b29      	cmp	r3, #41	; 0x29
 8000466:	dc06      	bgt.n	8000476 <Convert+0x3e>
 8000468:	2b25      	cmp	r3, #37	; 0x25
 800046a:	d04c      	beq.n	8000506 <Convert+0xce>
 800046c:	2b28      	cmp	r3, #40	; 0x28
 800046e:	d025      	beq.n	80004bc <Convert+0x84>
 8000470:	2b20      	cmp	r3, #32
 8000472:	d01c      	beq.n	80004ae <Convert+0x76>
 8000474:	e057      	b.n	8000526 <Convert+0xee>
 8000476:	2b2b      	cmp	r3, #43	; 0x2b
 8000478:	d03a      	beq.n	80004f0 <Convert+0xb8>
 800047a:	2b2b      	cmp	r3, #43	; 0x2b
 800047c:	db1a      	blt.n	80004b4 <Convert+0x7c>
 800047e:	2b2d      	cmp	r3, #45	; 0x2d
 8000480:	d032      	beq.n	80004e8 <Convert+0xb0>
 8000482:	e050      	b.n	8000526 <Convert+0xee>
 8000484:	2b6d      	cmp	r3, #109	; 0x6d
 8000486:	d023      	beq.n	80004d0 <Convert+0x98>
 8000488:	2b6d      	cmp	r3, #109	; 0x6d
 800048a:	dc04      	bgt.n	8000496 <Convert+0x5e>
 800048c:	2b39      	cmp	r3, #57	; 0x39
 800048e:	dd42      	ble.n	8000516 <Convert+0xde>
 8000490:	2b64      	cmp	r3, #100	; 0x64
 8000492:	d019      	beq.n	80004c8 <Convert+0x90>
 8000494:	e047      	b.n	8000526 <Convert+0xee>
 8000496:	2bb0      	cmp	r3, #176	; 0xb0
 8000498:	d031      	beq.n	80004fe <Convert+0xc6>
 800049a:	2bb0      	cmp	r3, #176	; 0xb0
 800049c:	dc02      	bgt.n	80004a4 <Convert+0x6c>
 800049e:	2b6e      	cmp	r3, #110	; 0x6e
 80004a0:	d01a      	beq.n	80004d8 <Convert+0xa0>
 80004a2:	e040      	b.n	8000526 <Convert+0xee>
 80004a4:	2bb5      	cmp	r3, #181	; 0xb5
 80004a6:	d01b      	beq.n	80004e0 <Convert+0xa8>
 80004a8:	2bff      	cmp	r3, #255	; 0xff
 80004aa:	d030      	beq.n	800050e <Convert+0xd6>
 80004ac:	e03b      	b.n	8000526 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80004ae:	2300      	movs	r3, #0
 80004b0:	81fb      	strh	r3, [r7, #14]
      break;
 80004b2:	e057      	b.n	8000564 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80004b4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80004b8:	81fb      	strh	r3, [r7, #14]
      break;
 80004ba:	e053      	b.n	8000564 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80004bc:	2328      	movs	r3, #40	; 0x28
 80004be:	81fb      	strh	r3, [r7, #14]
      break;
 80004c0:	e050      	b.n	8000564 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80004c2:	2311      	movs	r3, #17
 80004c4:	81fb      	strh	r3, [r7, #14]
      break;
 80004c6:	e04d      	b.n	8000564 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80004c8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80004cc:	81fb      	strh	r3, [r7, #14]
      break;
 80004ce:	e049      	b.n	8000564 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80004d0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80004d4:	81fb      	strh	r3, [r7, #14]
      break;
 80004d6:	e045      	b.n	8000564 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80004d8:	f242 2310 	movw	r3, #8720	; 0x2210
 80004dc:	81fb      	strh	r3, [r7, #14]
      break;
 80004de:	e041      	b.n	8000564 <Convert+0x12c>

    case 'µ' :
      ch = C_UMAP;
 80004e0:	f246 0384 	movw	r3, #24708	; 0x6084
 80004e4:	81fb      	strh	r3, [r7, #14]
      break;
 80004e6:	e03d      	b.n	8000564 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80004e8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80004ec:	81fb      	strh	r3, [r7, #14]
      break;
 80004ee:	e039      	b.n	8000564 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80004f0:	f24a 0314 	movw	r3, #40980	; 0xa014
 80004f4:	81fb      	strh	r3, [r7, #14]
      break;
 80004f6:	e035      	b.n	8000564 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80004f8:	23c0      	movs	r3, #192	; 0xc0
 80004fa:	81fb      	strh	r3, [r7, #14]
      break;
 80004fc:	e032      	b.n	8000564 <Convert+0x12c>

    case '°' :
      ch = C_PERCENT_1;
 80004fe:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8000502:	81fb      	strh	r3, [r7, #14]
      break;
 8000504:	e02e      	b.n	8000564 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8000506:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800050a:	81fb      	strh	r3, [r7, #14]
      break;
 800050c:	e02a      	b.n	8000564 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800050e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8000512:	81fb      	strh	r3, [r7, #14]
      break ;
 8000514:	e026      	b.n	8000564 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	3b30      	subs	r3, #48	; 0x30
 800051c:	4a27      	ldr	r2, [pc, #156]	; (80005bc <Convert+0x184>)
 800051e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000522:	81fb      	strh	r3, [r7, #14]
      break;
 8000524:	e01e      	b.n	8000564 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2b5a      	cmp	r3, #90	; 0x5a
 800052c:	d80a      	bhi.n	8000544 <Convert+0x10c>
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b40      	cmp	r3, #64	; 0x40
 8000534:	d906      	bls.n	8000544 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	781b      	ldrb	r3, [r3, #0]
 800053a:	3b41      	subs	r3, #65	; 0x41
 800053c:	4a20      	ldr	r2, [pc, #128]	; (80005c0 <Convert+0x188>)
 800053e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000542:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	2b7a      	cmp	r3, #122	; 0x7a
 800054a:	d80a      	bhi.n	8000562 <Convert+0x12a>
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b60      	cmp	r3, #96	; 0x60
 8000552:	d906      	bls.n	8000562 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	3b61      	subs	r3, #97	; 0x61
 800055a:	4a19      	ldr	r2, [pc, #100]	; (80005c0 <Convert+0x188>)
 800055c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000560:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8000562:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8000564:	78fb      	ldrb	r3, [r7, #3]
 8000566:	2b01      	cmp	r3, #1
 8000568:	d103      	bne.n	8000572 <Convert+0x13a>
  {
    ch |= 0x0002;
 800056a:	89fb      	ldrh	r3, [r7, #14]
 800056c:	f043 0302 	orr.w	r3, r3, #2
 8000570:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8000572:	78bb      	ldrb	r3, [r7, #2]
 8000574:	2b01      	cmp	r3, #1
 8000576:	d103      	bne.n	8000580 <Convert+0x148>
  {
    ch |= 0x0020;
 8000578:	89fb      	ldrh	r3, [r7, #14]
 800057a:	f043 0320 	orr.w	r3, r3, #32
 800057e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8000580:	230c      	movs	r3, #12
 8000582:	737b      	strb	r3, [r7, #13]
 8000584:	2300      	movs	r3, #0
 8000586:	733b      	strb	r3, [r7, #12]
 8000588:	e00f      	b.n	80005aa <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800058a:	7b3b      	ldrb	r3, [r7, #12]
 800058c:	89f9      	ldrh	r1, [r7, #14]
 800058e:	7b7a      	ldrb	r2, [r7, #13]
 8000590:	fa41 f202 	asr.w	r2, r1, r2
 8000594:	f002 020f 	and.w	r2, r2, #15
 8000598:	490a      	ldr	r1, [pc, #40]	; (80005c4 <Convert+0x18c>)
 800059a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	3b04      	subs	r3, #4
 80005a2:	737b      	strb	r3, [r7, #13]
 80005a4:	7b3b      	ldrb	r3, [r7, #12]
 80005a6:	3301      	adds	r3, #1
 80005a8:	733b      	strb	r3, [r7, #12]
 80005aa:	7b3b      	ldrb	r3, [r7, #12]
 80005ac:	2b03      	cmp	r3, #3
 80005ae:	d9ec      	bls.n	800058a <Convert+0x152>
  }
}
 80005b0:	bf00      	nop
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	0800574c 	.word	0x0800574c
 80005c0:	08005718 	.word	0x08005718
 80005c4:	2000004c 	.word	0x2000004c

080005c8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
 80005d0:	4608      	mov	r0, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	461a      	mov	r2, r3
 80005d6:	4603      	mov	r3, r0
 80005d8:	70fb      	strb	r3, [r7, #3]
 80005da:	460b      	mov	r3, r1
 80005dc:	70bb      	strb	r3, [r7, #2]
 80005de:	4613      	mov	r3, r2
 80005e0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80005e2:	2300      	movs	r3, #0
 80005e4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80005e6:	78ba      	ldrb	r2, [r7, #2]
 80005e8:	78fb      	ldrb	r3, [r7, #3]
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f7ff ff23 	bl	8000438 <Convert>

  switch (Position)
 80005f2:	787b      	ldrb	r3, [r7, #1]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	f200 835b 	bhi.w	8000cb0 <WriteChar+0x6e8>
 80005fa:	a201      	add	r2, pc, #4	; (adr r2, 8000600 <WriteChar+0x38>)
 80005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000600:	08000619 	.word	0x08000619
 8000604:	08000713 	.word	0x08000713
 8000608:	0800082d 	.word	0x0800082d
 800060c:	0800092f 	.word	0x0800092f
 8000610:	08000a5d 	.word	0x08000a5d
 8000614:	08000ba7 	.word	0x08000ba7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000618:	4b80      	ldr	r3, [pc, #512]	; (800081c <WriteChar+0x254>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	011b      	lsls	r3, r3, #4
 800061e:	f003 0210 	and.w	r2, r3, #16
 8000622:	4b7e      	ldr	r3, [pc, #504]	; (800081c <WriteChar+0x254>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	085b      	lsrs	r3, r3, #1
 8000628:	05db      	lsls	r3, r3, #23
 800062a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800062e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000630:	4b7a      	ldr	r3, [pc, #488]	; (800081c <WriteChar+0x254>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	059b      	lsls	r3, r3, #22
 8000638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800063c:	431a      	orrs	r2, r3
 800063e:	4b77      	ldr	r3, [pc, #476]	; (800081c <WriteChar+0x254>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000646:	4313      	orrs	r3, r2
 8000648:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	4a74      	ldr	r2, [pc, #464]	; (8000820 <WriteChar+0x258>)
 800064e:	2100      	movs	r1, #0
 8000650:	4874      	ldr	r0, [pc, #464]	; (8000824 <WriteChar+0x25c>)
 8000652:	f001 fc5d 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000656:	4b71      	ldr	r3, [pc, #452]	; (800081c <WriteChar+0x254>)
 8000658:	685b      	ldr	r3, [r3, #4]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	f003 0210 	and.w	r2, r3, #16
 8000660:	4b6e      	ldr	r3, [pc, #440]	; (800081c <WriteChar+0x254>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	085b      	lsrs	r3, r3, #1
 8000666:	05db      	lsls	r3, r3, #23
 8000668:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800066c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800066e:	4b6b      	ldr	r3, [pc, #428]	; (800081c <WriteChar+0x254>)
 8000670:	685b      	ldr	r3, [r3, #4]
 8000672:	089b      	lsrs	r3, r3, #2
 8000674:	059b      	lsls	r3, r3, #22
 8000676:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800067a:	431a      	orrs	r2, r3
 800067c:	4b67      	ldr	r3, [pc, #412]	; (800081c <WriteChar+0x254>)
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000684:	4313      	orrs	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4a65      	ldr	r2, [pc, #404]	; (8000820 <WriteChar+0x258>)
 800068c:	2102      	movs	r1, #2
 800068e:	4865      	ldr	r0, [pc, #404]	; (8000824 <WriteChar+0x25c>)
 8000690:	f001 fc3e 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000694:	4b61      	ldr	r3, [pc, #388]	; (800081c <WriteChar+0x254>)
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	011b      	lsls	r3, r3, #4
 800069a:	f003 0210 	and.w	r2, r3, #16
 800069e:	4b5f      	ldr	r3, [pc, #380]	; (800081c <WriteChar+0x254>)
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	085b      	lsrs	r3, r3, #1
 80006a4:	05db      	lsls	r3, r3, #23
 80006a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006aa:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80006ac:	4b5b      	ldr	r3, [pc, #364]	; (800081c <WriteChar+0x254>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	089b      	lsrs	r3, r3, #2
 80006b2:	059b      	lsls	r3, r3, #22
 80006b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006b8:	431a      	orrs	r2, r3
 80006ba:	4b58      	ldr	r3, [pc, #352]	; (800081c <WriteChar+0x254>)
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80006c2:	4313      	orrs	r3, r2
 80006c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4a55      	ldr	r2, [pc, #340]	; (8000820 <WriteChar+0x258>)
 80006ca:	2104      	movs	r1, #4
 80006cc:	4855      	ldr	r0, [pc, #340]	; (8000824 <WriteChar+0x25c>)
 80006ce:	f001 fc1f 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80006d2:	4b52      	ldr	r3, [pc, #328]	; (800081c <WriteChar+0x254>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	011b      	lsls	r3, r3, #4
 80006d8:	f003 0210 	and.w	r2, r3, #16
 80006dc:	4b4f      	ldr	r3, [pc, #316]	; (800081c <WriteChar+0x254>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	085b      	lsrs	r3, r3, #1
 80006e2:	05db      	lsls	r3, r3, #23
 80006e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006e8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80006ea:	4b4c      	ldr	r3, [pc, #304]	; (800081c <WriteChar+0x254>)
 80006ec:	68db      	ldr	r3, [r3, #12]
 80006ee:	089b      	lsrs	r3, r3, #2
 80006f0:	059b      	lsls	r3, r3, #22
 80006f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4b48      	ldr	r3, [pc, #288]	; (800081c <WriteChar+0x254>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000700:	4313      	orrs	r3, r2
 8000702:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	4a46      	ldr	r2, [pc, #280]	; (8000820 <WriteChar+0x258>)
 8000708:	2106      	movs	r1, #6
 800070a:	4846      	ldr	r0, [pc, #280]	; (8000824 <WriteChar+0x25c>)
 800070c:	f001 fc00 	bl	8001f10 <HAL_LCD_Write>
      break;
 8000710:	e2cf      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000712:	4b42      	ldr	r3, [pc, #264]	; (800081c <WriteChar+0x254>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	019b      	lsls	r3, r3, #6
 8000718:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800071c:	4b3f      	ldr	r3, [pc, #252]	; (800081c <WriteChar+0x254>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	085b      	lsrs	r3, r3, #1
 8000722:	035b      	lsls	r3, r3, #13
 8000724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000728:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800072a:	4b3c      	ldr	r3, [pc, #240]	; (800081c <WriteChar+0x254>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	089b      	lsrs	r3, r3, #2
 8000730:	031b      	lsls	r3, r3, #12
 8000732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000736:	431a      	orrs	r2, r3
 8000738:	4b38      	ldr	r3, [pc, #224]	; (800081c <WriteChar+0x254>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	08db      	lsrs	r3, r3, #3
 800073e:	015b      	lsls	r3, r3, #5
 8000740:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000744:	4313      	orrs	r3, r2
 8000746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	4a37      	ldr	r2, [pc, #220]	; (8000828 <WriteChar+0x260>)
 800074c:	2100      	movs	r1, #0
 800074e:	4835      	ldr	r0, [pc, #212]	; (8000824 <WriteChar+0x25c>)
 8000750:	f001 fbde 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000754:	4b31      	ldr	r3, [pc, #196]	; (800081c <WriteChar+0x254>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	019b      	lsls	r3, r3, #6
 800075a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800075e:	4b2f      	ldr	r3, [pc, #188]	; (800081c <WriteChar+0x254>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	085b      	lsrs	r3, r3, #1
 8000764:	035b      	lsls	r3, r3, #13
 8000766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800076a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800076c:	4b2b      	ldr	r3, [pc, #172]	; (800081c <WriteChar+0x254>)
 800076e:	685b      	ldr	r3, [r3, #4]
 8000770:	089b      	lsrs	r3, r3, #2
 8000772:	031b      	lsls	r3, r3, #12
 8000774:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000778:	431a      	orrs	r2, r3
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <WriteChar+0x254>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	08db      	lsrs	r3, r3, #3
 8000780:	015b      	lsls	r3, r3, #5
 8000782:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000786:	4313      	orrs	r3, r2
 8000788:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	4a26      	ldr	r2, [pc, #152]	; (8000828 <WriteChar+0x260>)
 800078e:	2102      	movs	r1, #2
 8000790:	4824      	ldr	r0, [pc, #144]	; (8000824 <WriteChar+0x25c>)
 8000792:	f001 fbbd 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000796:	4b21      	ldr	r3, [pc, #132]	; (800081c <WriteChar+0x254>)
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	019b      	lsls	r3, r3, #6
 800079c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80007a0:	4b1e      	ldr	r3, [pc, #120]	; (800081c <WriteChar+0x254>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	035b      	lsls	r3, r3, #13
 80007a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ac:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80007ae:	4b1b      	ldr	r3, [pc, #108]	; (800081c <WriteChar+0x254>)
 80007b0:	689b      	ldr	r3, [r3, #8]
 80007b2:	089b      	lsrs	r3, r3, #2
 80007b4:	031b      	lsls	r3, r3, #12
 80007b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007ba:	431a      	orrs	r2, r3
 80007bc:	4b17      	ldr	r3, [pc, #92]	; (800081c <WriteChar+0x254>)
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	08db      	lsrs	r3, r3, #3
 80007c2:	015b      	lsls	r3, r3, #5
 80007c4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80007c8:	4313      	orrs	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4a16      	ldr	r2, [pc, #88]	; (8000828 <WriteChar+0x260>)
 80007d0:	2104      	movs	r1, #4
 80007d2:	4814      	ldr	r0, [pc, #80]	; (8000824 <WriteChar+0x25c>)
 80007d4:	f001 fb9c 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80007d8:	4b10      	ldr	r3, [pc, #64]	; (800081c <WriteChar+0x254>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	019b      	lsls	r3, r3, #6
 80007de:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <WriteChar+0x254>)
 80007e4:	68db      	ldr	r3, [r3, #12]
 80007e6:	085b      	lsrs	r3, r3, #1
 80007e8:	035b      	lsls	r3, r3, #13
 80007ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007ee:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80007f0:	4b0a      	ldr	r3, [pc, #40]	; (800081c <WriteChar+0x254>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	089b      	lsrs	r3, r3, #2
 80007f6:	031b      	lsls	r3, r3, #12
 80007f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80007fc:	431a      	orrs	r2, r3
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <WriteChar+0x254>)
 8000800:	68db      	ldr	r3, [r3, #12]
 8000802:	08db      	lsrs	r3, r3, #3
 8000804:	015b      	lsls	r3, r3, #5
 8000806:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800080a:	4313      	orrs	r3, r2
 800080c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	4a05      	ldr	r2, [pc, #20]	; (8000828 <WriteChar+0x260>)
 8000812:	2106      	movs	r1, #6
 8000814:	4803      	ldr	r0, [pc, #12]	; (8000824 <WriteChar+0x25c>)
 8000816:	f001 fb7b 	bl	8001f10 <HAL_LCD_Write>
      break;
 800081a:	e24a      	b.n	8000cb2 <WriteChar+0x6ea>
 800081c:	2000004c 	.word	0x2000004c
 8000820:	ff3fffe7 	.word	0xff3fffe7
 8000824:	2000005c 	.word	0x2000005c
 8000828:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800082c:	4b88      	ldr	r3, [pc, #544]	; (8000a50 <WriteChar+0x488>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	03db      	lsls	r3, r3, #15
 8000832:	b29a      	uxth	r2, r3
 8000834:	4b86      	ldr	r3, [pc, #536]	; (8000a50 <WriteChar+0x488>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	075b      	lsls	r3, r3, #29
 800083c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000840:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000842:	4b83      	ldr	r3, [pc, #524]	; (8000a50 <WriteChar+0x488>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	089b      	lsrs	r3, r3, #2
 8000848:	071b      	lsls	r3, r3, #28
 800084a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800084e:	431a      	orrs	r2, r3
 8000850:	4b7f      	ldr	r3, [pc, #508]	; (8000a50 <WriteChar+0x488>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	08db      	lsrs	r3, r3, #3
 8000856:	039b      	lsls	r3, r3, #14
 8000858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800085c:	4313      	orrs	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4a7c      	ldr	r2, [pc, #496]	; (8000a54 <WriteChar+0x48c>)
 8000864:	2100      	movs	r1, #0
 8000866:	487c      	ldr	r0, [pc, #496]	; (8000a58 <WriteChar+0x490>)
 8000868:	f001 fb52 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800086c:	4b78      	ldr	r3, [pc, #480]	; (8000a50 <WriteChar+0x488>)
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	03db      	lsls	r3, r3, #15
 8000872:	b29a      	uxth	r2, r3
 8000874:	4b76      	ldr	r3, [pc, #472]	; (8000a50 <WriteChar+0x488>)
 8000876:	685b      	ldr	r3, [r3, #4]
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	075b      	lsls	r3, r3, #29
 800087c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000880:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000882:	4b73      	ldr	r3, [pc, #460]	; (8000a50 <WriteChar+0x488>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	071b      	lsls	r3, r3, #28
 800088a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800088e:	431a      	orrs	r2, r3
 8000890:	4b6f      	ldr	r3, [pc, #444]	; (8000a50 <WriteChar+0x488>)
 8000892:	685b      	ldr	r3, [r3, #4]
 8000894:	08db      	lsrs	r3, r3, #3
 8000896:	039b      	lsls	r3, r3, #14
 8000898:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800089c:	4313      	orrs	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	4a6c      	ldr	r2, [pc, #432]	; (8000a54 <WriteChar+0x48c>)
 80008a4:	2102      	movs	r1, #2
 80008a6:	486c      	ldr	r0, [pc, #432]	; (8000a58 <WriteChar+0x490>)
 80008a8:	f001 fb32 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008ac:	4b68      	ldr	r3, [pc, #416]	; (8000a50 <WriteChar+0x488>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	03db      	lsls	r3, r3, #15
 80008b2:	b29a      	uxth	r2, r3
 80008b4:	4b66      	ldr	r3, [pc, #408]	; (8000a50 <WriteChar+0x488>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	075b      	lsls	r3, r3, #29
 80008bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80008c0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80008c2:	4b63      	ldr	r3, [pc, #396]	; (8000a50 <WriteChar+0x488>)
 80008c4:	689b      	ldr	r3, [r3, #8]
 80008c6:	089b      	lsrs	r3, r3, #2
 80008c8:	071b      	lsls	r3, r3, #28
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ce:	431a      	orrs	r2, r3
 80008d0:	4b5f      	ldr	r3, [pc, #380]	; (8000a50 <WriteChar+0x488>)
 80008d2:	689b      	ldr	r3, [r3, #8]
 80008d4:	08db      	lsrs	r3, r3, #3
 80008d6:	039b      	lsls	r3, r3, #14
 80008d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008dc:	4313      	orrs	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	4a5c      	ldr	r2, [pc, #368]	; (8000a54 <WriteChar+0x48c>)
 80008e4:	2104      	movs	r1, #4
 80008e6:	485c      	ldr	r0, [pc, #368]	; (8000a58 <WriteChar+0x490>)
 80008e8:	f001 fb12 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80008ec:	4b58      	ldr	r3, [pc, #352]	; (8000a50 <WriteChar+0x488>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	03db      	lsls	r3, r3, #15
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	4b56      	ldr	r3, [pc, #344]	; (8000a50 <WriteChar+0x488>)
 80008f6:	68db      	ldr	r3, [r3, #12]
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	075b      	lsls	r3, r3, #29
 80008fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000900:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8000902:	4b53      	ldr	r3, [pc, #332]	; (8000a50 <WriteChar+0x488>)
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	089b      	lsrs	r3, r3, #2
 8000908:	071b      	lsls	r3, r3, #28
 800090a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090e:	431a      	orrs	r2, r3
 8000910:	4b4f      	ldr	r3, [pc, #316]	; (8000a50 <WriteChar+0x488>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	08db      	lsrs	r3, r3, #3
 8000916:	039b      	lsls	r3, r3, #14
 8000918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800091c:	4313      	orrs	r3, r2
 800091e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	4a4c      	ldr	r2, [pc, #304]	; (8000a54 <WriteChar+0x48c>)
 8000924:	2106      	movs	r1, #6
 8000926:	484c      	ldr	r0, [pc, #304]	; (8000a58 <WriteChar+0x490>)
 8000928:	f001 faf2 	bl	8001f10 <HAL_LCD_Write>
      break;
 800092c:	e1c1      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800092e:	4b48      	ldr	r3, [pc, #288]	; (8000a50 <WriteChar+0x488>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	07da      	lsls	r2, r3, #31
 8000934:	4b46      	ldr	r3, [pc, #280]	; (8000a50 <WriteChar+0x488>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	08db      	lsrs	r3, r3, #3
 800093a:	079b      	lsls	r3, r3, #30
 800093c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000940:	4313      	orrs	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800094a:	2100      	movs	r1, #0
 800094c:	4842      	ldr	r0, [pc, #264]	; (8000a58 <WriteChar+0x490>)
 800094e:	f001 fadf 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000952:	4b3f      	ldr	r3, [pc, #252]	; (8000a50 <WriteChar+0x488>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f003 0202 	and.w	r2, r3, #2
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <WriteChar+0x488>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	089b      	lsrs	r3, r3, #2
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	4313      	orrs	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	f06f 0203 	mvn.w	r2, #3
 800096e:	2101      	movs	r1, #1
 8000970:	4839      	ldr	r0, [pc, #228]	; (8000a58 <WriteChar+0x490>)
 8000972:	f001 facd 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000976:	4b36      	ldr	r3, [pc, #216]	; (8000a50 <WriteChar+0x488>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	07da      	lsls	r2, r3, #31
 800097c:	4b34      	ldr	r3, [pc, #208]	; (8000a50 <WriteChar+0x488>)
 800097e:	685b      	ldr	r3, [r3, #4]
 8000980:	08db      	lsrs	r3, r3, #3
 8000982:	079b      	lsls	r3, r3, #30
 8000984:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000988:	4313      	orrs	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8000992:	2102      	movs	r1, #2
 8000994:	4830      	ldr	r0, [pc, #192]	; (8000a58 <WriteChar+0x490>)
 8000996:	f001 fabb 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800099a:	4b2d      	ldr	r3, [pc, #180]	; (8000a50 <WriteChar+0x488>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f003 0202 	and.w	r2, r3, #2
 80009a2:	4b2b      	ldr	r3, [pc, #172]	; (8000a50 <WriteChar+0x488>)
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	089b      	lsrs	r3, r3, #2
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	4313      	orrs	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f06f 0203 	mvn.w	r2, #3
 80009b6:	2103      	movs	r1, #3
 80009b8:	4827      	ldr	r0, [pc, #156]	; (8000a58 <WriteChar+0x490>)
 80009ba:	f001 faa9 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80009be:	4b24      	ldr	r3, [pc, #144]	; (8000a50 <WriteChar+0x488>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	07da      	lsls	r2, r3, #31
 80009c4:	4b22      	ldr	r3, [pc, #136]	; (8000a50 <WriteChar+0x488>)
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	08db      	lsrs	r3, r3, #3
 80009ca:	079b      	lsls	r3, r3, #30
 80009cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80009d0:	4313      	orrs	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80009da:	2104      	movs	r1, #4
 80009dc:	481e      	ldr	r0, [pc, #120]	; (8000a58 <WriteChar+0x490>)
 80009de:	f001 fa97 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80009e2:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <WriteChar+0x488>)
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	f003 0202 	and.w	r2, r3, #2
 80009ea:	4b19      	ldr	r3, [pc, #100]	; (8000a50 <WriteChar+0x488>)
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	089b      	lsrs	r3, r3, #2
 80009f0:	f003 0301 	and.w	r3, r3, #1
 80009f4:	4313      	orrs	r3, r2
 80009f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f06f 0203 	mvn.w	r2, #3
 80009fe:	2105      	movs	r1, #5
 8000a00:	4815      	ldr	r0, [pc, #84]	; (8000a58 <WriteChar+0x490>)
 8000a02:	f001 fa85 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8000a06:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <WriteChar+0x488>)
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	07da      	lsls	r2, r3, #31
 8000a0c:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <WriteChar+0x488>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	08db      	lsrs	r3, r3, #3
 8000a12:	079b      	lsls	r3, r3, #30
 8000a14:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8000a22:	2106      	movs	r1, #6
 8000a24:	480c      	ldr	r0, [pc, #48]	; (8000a58 <WriteChar+0x490>)
 8000a26:	f001 fa73 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8000a2a:	4b09      	ldr	r3, [pc, #36]	; (8000a50 <WriteChar+0x488>)
 8000a2c:	68db      	ldr	r3, [r3, #12]
 8000a2e:	f003 0202 	and.w	r2, r3, #2
 8000a32:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <WriteChar+0x488>)
 8000a34:	68db      	ldr	r3, [r3, #12]
 8000a36:	089b      	lsrs	r3, r3, #2
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	f06f 0203 	mvn.w	r2, #3
 8000a46:	2107      	movs	r1, #7
 8000a48:	4803      	ldr	r0, [pc, #12]	; (8000a58 <WriteChar+0x490>)
 8000a4a:	f001 fa61 	bl	8001f10 <HAL_LCD_Write>
      break;
 8000a4e:	e130      	b.n	8000cb2 <WriteChar+0x6ea>
 8000a50:	2000004c 	.word	0x2000004c
 8000a54:	cfff3fff 	.word	0xcfff3fff
 8000a58:	2000005c 	.word	0x2000005c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000a5c:	4b97      	ldr	r3, [pc, #604]	; (8000cbc <WriteChar+0x6f4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	085b      	lsrs	r3, r3, #1
 8000a62:	065b      	lsls	r3, r3, #25
 8000a64:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000a68:	4b94      	ldr	r3, [pc, #592]	; (8000cbc <WriteChar+0x6f4>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	061b      	lsls	r3, r3, #24
 8000a70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000a74:	4313      	orrs	r3, r2
 8000a76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000a7e:	2100      	movs	r1, #0
 8000a80:	488f      	ldr	r0, [pc, #572]	; (8000cc0 <WriteChar+0x6f8>)
 8000a82:	f001 fa45 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000a86:	4b8d      	ldr	r3, [pc, #564]	; (8000cbc <WriteChar+0x6f4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	00db      	lsls	r3, r3, #3
 8000a8c:	f003 0208 	and.w	r2, r3, #8
 8000a90:	4b8a      	ldr	r3, [pc, #552]	; (8000cbc <WriteChar+0x6f4>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	08db      	lsrs	r3, r3, #3
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	f003 0304 	and.w	r3, r3, #4
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f06f 020c 	mvn.w	r2, #12
 8000aa6:	2101      	movs	r1, #1
 8000aa8:	4885      	ldr	r0, [pc, #532]	; (8000cc0 <WriteChar+0x6f8>)
 8000aaa:	f001 fa31 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000aae:	4b83      	ldr	r3, [pc, #524]	; (8000cbc <WriteChar+0x6f4>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	085b      	lsrs	r3, r3, #1
 8000ab4:	065b      	lsls	r3, r3, #25
 8000ab6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000aba:	4b80      	ldr	r3, [pc, #512]	; (8000cbc <WriteChar+0x6f4>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	089b      	lsrs	r3, r3, #2
 8000ac0:	061b      	lsls	r3, r3, #24
 8000ac2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000ad0:	2102      	movs	r1, #2
 8000ad2:	487b      	ldr	r0, [pc, #492]	; (8000cc0 <WriteChar+0x6f8>)
 8000ad4:	f001 fa1c 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000ad8:	4b78      	ldr	r3, [pc, #480]	; (8000cbc <WriteChar+0x6f4>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	f003 0208 	and.w	r2, r3, #8
 8000ae2:	4b76      	ldr	r3, [pc, #472]	; (8000cbc <WriteChar+0x6f4>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	08db      	lsrs	r3, r3, #3
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	f003 0304 	and.w	r3, r3, #4
 8000aee:	4313      	orrs	r3, r2
 8000af0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	f06f 020c 	mvn.w	r2, #12
 8000af8:	2103      	movs	r1, #3
 8000afa:	4871      	ldr	r0, [pc, #452]	; (8000cc0 <WriteChar+0x6f8>)
 8000afc:	f001 fa08 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000b00:	4b6e      	ldr	r3, [pc, #440]	; (8000cbc <WriteChar+0x6f4>)
 8000b02:	689b      	ldr	r3, [r3, #8]
 8000b04:	085b      	lsrs	r3, r3, #1
 8000b06:	065b      	lsls	r3, r3, #25
 8000b08:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000b0c:	4b6b      	ldr	r3, [pc, #428]	; (8000cbc <WriteChar+0x6f4>)
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	089b      	lsrs	r3, r3, #2
 8000b12:	061b      	lsls	r3, r3, #24
 8000b14:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000b22:	2104      	movs	r1, #4
 8000b24:	4866      	ldr	r0, [pc, #408]	; (8000cc0 <WriteChar+0x6f8>)
 8000b26:	f001 f9f3 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000b2a:	4b64      	ldr	r3, [pc, #400]	; (8000cbc <WriteChar+0x6f4>)
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	00db      	lsls	r3, r3, #3
 8000b30:	f003 0208 	and.w	r2, r3, #8
 8000b34:	4b61      	ldr	r3, [pc, #388]	; (8000cbc <WriteChar+0x6f4>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	08db      	lsrs	r3, r3, #3
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	f003 0304 	and.w	r3, r3, #4
 8000b40:	4313      	orrs	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f06f 020c 	mvn.w	r2, #12
 8000b4a:	2105      	movs	r1, #5
 8000b4c:	485c      	ldr	r0, [pc, #368]	; (8000cc0 <WriteChar+0x6f8>)
 8000b4e:	f001 f9df 	bl	8001f10 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8000b52:	4b5a      	ldr	r3, [pc, #360]	; (8000cbc <WriteChar+0x6f4>)
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	085b      	lsrs	r3, r3, #1
 8000b58:	065b      	lsls	r3, r3, #25
 8000b5a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8000b5e:	4b57      	ldr	r3, [pc, #348]	; (8000cbc <WriteChar+0x6f4>)
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	089b      	lsrs	r3, r3, #2
 8000b64:	061b      	lsls	r3, r3, #24
 8000b66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8000b74:	2106      	movs	r1, #6
 8000b76:	4852      	ldr	r0, [pc, #328]	; (8000cc0 <WriteChar+0x6f8>)
 8000b78:	f001 f9ca 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8000b7c:	4b4f      	ldr	r3, [pc, #316]	; (8000cbc <WriteChar+0x6f4>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	f003 0208 	and.w	r2, r3, #8
 8000b86:	4b4d      	ldr	r3, [pc, #308]	; (8000cbc <WriteChar+0x6f4>)
 8000b88:	68db      	ldr	r3, [r3, #12]
 8000b8a:	08db      	lsrs	r3, r3, #3
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	f003 0304 	and.w	r3, r3, #4
 8000b92:	4313      	orrs	r3, r2
 8000b94:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	f06f 020c 	mvn.w	r2, #12
 8000b9c:	2107      	movs	r1, #7
 8000b9e:	4848      	ldr	r0, [pc, #288]	; (8000cc0 <WriteChar+0x6f8>)
 8000ba0:	f001 f9b6 	bl	8001f10 <HAL_LCD_Write>
      break;
 8000ba4:	e085      	b.n	8000cb2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000ba6:	4b45      	ldr	r3, [pc, #276]	; (8000cbc <WriteChar+0x6f4>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	045b      	lsls	r3, r3, #17
 8000bac:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000bb0:	4b42      	ldr	r3, [pc, #264]	; (8000cbc <WriteChar+0x6f4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	085b      	lsrs	r3, r3, #1
 8000bb6:	021b      	lsls	r3, r3, #8
 8000bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bbc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000bbe:	4b3f      	ldr	r3, [pc, #252]	; (8000cbc <WriteChar+0x6f4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	089b      	lsrs	r3, r3, #2
 8000bc4:	025b      	lsls	r3, r3, #9
 8000bc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bca:	431a      	orrs	r2, r3
 8000bcc:	4b3b      	ldr	r3, [pc, #236]	; (8000cbc <WriteChar+0x6f4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	08db      	lsrs	r3, r3, #3
 8000bd2:	069b      	lsls	r3, r3, #26
 8000bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	4a39      	ldr	r2, [pc, #228]	; (8000cc4 <WriteChar+0x6fc>)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <WriteChar+0x6f8>)
 8000be4:	f001 f994 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000be8:	4b34      	ldr	r3, [pc, #208]	; (8000cbc <WriteChar+0x6f4>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	045b      	lsls	r3, r3, #17
 8000bee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000bf2:	4b32      	ldr	r3, [pc, #200]	; (8000cbc <WriteChar+0x6f4>)
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	085b      	lsrs	r3, r3, #1
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bfe:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c00:	4b2e      	ldr	r3, [pc, #184]	; (8000cbc <WriteChar+0x6f4>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	089b      	lsrs	r3, r3, #2
 8000c06:	025b      	lsls	r3, r3, #9
 8000c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	4b2b      	ldr	r3, [pc, #172]	; (8000cbc <WriteChar+0x6f4>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	08db      	lsrs	r3, r3, #3
 8000c14:	069b      	lsls	r3, r3, #26
 8000c16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	4a28      	ldr	r2, [pc, #160]	; (8000cc4 <WriteChar+0x6fc>)
 8000c22:	2102      	movs	r1, #2
 8000c24:	4826      	ldr	r0, [pc, #152]	; (8000cc0 <WriteChar+0x6f8>)
 8000c26:	f001 f973 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c2a:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <WriteChar+0x6f4>)
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	045b      	lsls	r3, r3, #17
 8000c30:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000c34:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <WriteChar+0x6f4>)
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	085b      	lsrs	r3, r3, #1
 8000c3a:	021b      	lsls	r3, r3, #8
 8000c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c40:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <WriteChar+0x6f4>)
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	089b      	lsrs	r3, r3, #2
 8000c48:	025b      	lsls	r3, r3, #9
 8000c4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c4e:	431a      	orrs	r2, r3
 8000c50:	4b1a      	ldr	r3, [pc, #104]	; (8000cbc <WriteChar+0x6f4>)
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	08db      	lsrs	r3, r3, #3
 8000c56:	069b      	lsls	r3, r3, #26
 8000c58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4a18      	ldr	r2, [pc, #96]	; (8000cc4 <WriteChar+0x6fc>)
 8000c64:	2104      	movs	r1, #4
 8000c66:	4816      	ldr	r0, [pc, #88]	; (8000cc0 <WriteChar+0x6f8>)
 8000c68:	f001 f952 	bl	8001f10 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <WriteChar+0x6f4>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	045b      	lsls	r3, r3, #17
 8000c72:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <WriteChar+0x6f4>)
 8000c78:	68db      	ldr	r3, [r3, #12]
 8000c7a:	085b      	lsrs	r3, r3, #1
 8000c7c:	021b      	lsls	r3, r3, #8
 8000c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c82:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <WriteChar+0x6f4>)
 8000c86:	68db      	ldr	r3, [r3, #12]
 8000c88:	089b      	lsrs	r3, r3, #2
 8000c8a:	025b      	lsls	r3, r3, #9
 8000c8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c90:	431a      	orrs	r2, r3
 8000c92:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <WriteChar+0x6f4>)
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	08db      	lsrs	r3, r3, #3
 8000c98:	069b      	lsls	r3, r3, #26
 8000c9a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	4a07      	ldr	r2, [pc, #28]	; (8000cc4 <WriteChar+0x6fc>)
 8000ca6:	2106      	movs	r1, #6
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <WriteChar+0x6f8>)
 8000caa:	f001 f931 	bl	8001f10 <HAL_LCD_Write>
      break;
 8000cae:	e000      	b.n	8000cb2 <WriteChar+0x6ea>

    default:
      break;
 8000cb0:	bf00      	nop
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3710      	adds	r7, #16
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2000004c 	.word	0x2000004c
 8000cc0:	2000005c 	.word	0x2000005c
 8000cc4:	fbfdfcff 	.word	0xfbfdfcff

08000cc8 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8000cce:	4b23      	ldr	r3, [pc, #140]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cd0:	4a23      	ldr	r2, [pc, #140]	; (8000d60 <BSP_QSPI_Init+0x98>)
 8000cd2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8000cd4:	4821      	ldr	r0, [pc, #132]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cd6:	f001 fb1b 	bl	8002310 <HAL_QSPI_DeInit>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e037      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* System level initialization */
  QSPI_MspInit();
 8000ce4:	f000 f972 	bl	8000fcc <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8000ce8:	4b1c      	ldr	r3, [pc, #112]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8000cee:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 8000cf4:	4b19      	ldr	r3, [pc, #100]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cfe:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	fa93 f3a3 	rbit	r3, r3
 8000d06:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000d08:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8000d0a:	fab3 f383 	clz	r3, r3
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	461a      	mov	r2, r3
 8000d12:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d14:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000d16:	4b11      	ldr	r3, [pc, #68]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8000d1c:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8000d22:	480e      	ldr	r0, [pc, #56]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d24:	f001 fa70 	bl	8002208 <HAL_QSPI_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <BSP_QSPI_Init+0x6a>
  {
    return QSPI_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e010      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8000d32:	480a      	ldr	r0, [pc, #40]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d34:	f000 f996 	bl	8001064 <QSPI_ResetMemory>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_NOT_SUPPORTED;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	e008      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8000d42:	4806      	ldr	r0, [pc, #24]	; (8000d5c <BSP_QSPI_Init+0x94>)
 8000d44:	f000 f9d2 	bl	80010ec <QSPI_DummyCyclesCfg>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 8000d4e:	2304      	movs	r3, #4
 8000d50:	e000      	b.n	8000d54 <BSP_QSPI_Init+0x8c>
  }

  return QSPI_OK;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000098 	.word	0x20000098
 8000d60:	a0001000 	.word	0xa0001000

08000d64 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b092      	sub	sp, #72	; 0x48
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d74:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8000d76:	23eb      	movs	r3, #235	; 0xeb
 8000d78:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8000d7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8000d80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d84:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000d8e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000d92:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8000d94:	230a      	movs	r3, #10
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000da0:	2300      	movs	r3, #0
 8000da2:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000da4:	2300      	movs	r3, #0
 8000da6:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000da8:	f107 0310 	add.w	r3, r7, #16
 8000dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8000db0:	4619      	mov	r1, r3
 8000db2:	480c      	ldr	r0, [pc, #48]	; (8000de4 <BSP_QSPI_Read+0x80>)
 8000db4:	f001 fadc 	bl	8002370 <HAL_QSPI_Command>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e00b      	b.n	8000dda <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000dc6:	68f9      	ldr	r1, [r7, #12]
 8000dc8:	4806      	ldr	r0, [pc, #24]	; (8000de4 <BSP_QSPI_Read+0x80>)
 8000dca:	f001 fbc6 	bl	800255a <HAL_QSPI_Receive>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e000      	b.n	8000dda <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3748      	adds	r7, #72	; 0x48
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000098 	.word	0x20000098

08000de8 <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b096      	sub	sp, #88	; 0x58
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8000dfc:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8000dfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	d901      	bls.n	8000e0a <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4413      	add	r3, r2
 8000e14:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8000e1c:	2312      	movs	r3, #18
 8000e1e:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8000e20:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e24:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8000e26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e2a:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000e30:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000e34:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000e42:	2300      	movs	r3, #0
 8000e44:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8000e46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000e48:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 8000e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000e4c:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8000e4e:	4824      	ldr	r0, [pc, #144]	; (8000ee0 <BSP_QSPI_Write+0xf8>)
 8000e50:	f000 f9c2 	bl	80011d8 <QSPI_WriteEnable>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e03b      	b.n	8000ed6 <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e66:	4619      	mov	r1, r3
 8000e68:	481d      	ldr	r0, [pc, #116]	; (8000ee0 <BSP_QSPI_Write+0xf8>)
 8000e6a:	f001 fa81 	bl	8002370 <HAL_QSPI_Command>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e02e      	b.n	8000ed6 <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e7c:	68f9      	ldr	r1, [r7, #12]
 8000e7e:	4818      	ldr	r0, [pc, #96]	; (8000ee0 <BSP_QSPI_Write+0xf8>)
 8000e80:	f001 fad6 	bl	8002430 <HAL_QSPI_Transmit>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e023      	b.n	8000ed6 <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000e8e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000e92:	4813      	ldr	r0, [pc, #76]	; (8000ee0 <BSP_QSPI_Write+0xf8>)
 8000e94:	f000 f9ec 	bl	8001270 <QSPI_AutoPollingMemReady>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e019      	b.n	8000ed6 <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8000ea2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ea4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ea6:	4413      	add	r3, r2
 8000ea8:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8000eaa:	68fa      	ldr	r2, [r7, #12]
 8000eac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000eae:	4413      	add	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 8000eb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000eb4:	f503 7280 	add.w	r2, r3, #256	; 0x100
 8000eb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000eba:	429a      	cmp	r2, r3
 8000ebc:	d903      	bls.n	8000ec6 <BSP_QSPI_Write+0xde>
 8000ebe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000ec0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	e001      	b.n	8000eca <BSP_QSPI_Write+0xe2>
 8000ec6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eca:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8000ecc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d3b8      	bcc.n	8000e46 <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3758      	adds	r7, #88	; 0x58
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000098 	.word	0x20000098

08000ee4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b090      	sub	sp, #64	; 0x40
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ef0:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 8000ef2:	2320      	movs	r3, #32
 8000ef4:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000ef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000efa:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8000efc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f00:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f06:	2300      	movs	r3, #0
 8000f08:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000f12:	2300      	movs	r3, #0
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f16:	2300      	movs	r3, #0
 8000f18:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8000f1e:	4812      	ldr	r0, [pc, #72]	; (8000f68 <BSP_QSPI_Erase_Block+0x84>)
 8000f20:	f000 f95a 	bl	80011d8 <QSPI_WriteEnable>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e017      	b.n	8000f5e <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f2e:	f107 0308 	add.w	r3, r7, #8
 8000f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f36:	4619      	mov	r1, r3
 8000f38:	480b      	ldr	r0, [pc, #44]	; (8000f68 <BSP_QSPI_Erase_Block+0x84>)
 8000f3a:	f001 fa19 	bl	8002370 <HAL_QSPI_Command>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	e00a      	b.n	8000f5e <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 8000f48:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000f4c:	4806      	ldr	r0, [pc, #24]	; (8000f68 <BSP_QSPI_Erase_Block+0x84>)
 8000f4e:	f000 f98f 	bl	8001270 <QSPI_AutoPollingMemReady>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e000      	b.n	8000f5e <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3740      	adds	r7, #64	; 0x40
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000098 	.word	0x20000098

08000f6c <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_EnableMemoryMappedMode(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b090      	sub	sp, #64	; 0x40
 8000f70:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef      sCommand;
  QSPI_MemoryMappedTypeDef sMemMappedCfg;

  /* Configure the command for the read instruction */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000f72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f76:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8000f78:	23eb      	movs	r3, #235	; 0xeb
 8000f7a:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8000f7c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8000f82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f86:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000f8c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8000f92:	230a      	movs	r3, #10
 8000f94:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the memory mapped mode */
  sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	607b      	str	r3, [r7, #4]

  if (HAL_QSPI_MemoryMapped(&QSPIHandle, &sCommand, &sMemMappedCfg) != HAL_OK)
 8000fa6:	463a      	mov	r2, r7
 8000fa8:	f107 0308 	add.w	r3, r7, #8
 8000fac:	4619      	mov	r1, r3
 8000fae:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <BSP_QSPI_EnableMemoryMappedMode+0x5c>)
 8000fb0:	f001 fbec 	bl	800278c <HAL_QSPI_MemoryMapped>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <BSP_QSPI_EnableMemoryMappedMode+0x52>
  {
    return QSPI_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <BSP_QSPI_EnableMemoryMappedMode+0x54>
  }

  return QSPI_OK;
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3740      	adds	r7, #64	; 0x40
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	20000098 	.word	0x20000098

08000fcc <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8000fd2:	4a22      	ldr	r2, [pc, #136]	; (800105c <QSPI_MspInit+0x90>)
 8000fd4:	4b21      	ldr	r3, [pc, #132]	; (800105c <QSPI_MspInit+0x90>)
 8000fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000fd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fdc:	6513      	str	r3, [r2, #80]	; 0x50
 8000fde:	4b1f      	ldr	r3, [pc, #124]	; (800105c <QSPI_MspInit+0x90>)
 8000fe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 8000fea:	4a1c      	ldr	r2, [pc, #112]	; (800105c <QSPI_MspInit+0x90>)
 8000fec:	4b1b      	ldr	r3, [pc, #108]	; (800105c <QSPI_MspInit+0x90>)
 8000fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8000ff6:	4a19      	ldr	r2, [pc, #100]	; (800105c <QSPI_MspInit+0x90>)
 8000ff8:	4b18      	ldr	r3, [pc, #96]	; (800105c <QSPI_MspInit+0x90>)
 8000ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001000:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001002:	4a16      	ldr	r2, [pc, #88]	; (800105c <QSPI_MspInit+0x90>)
 8001004:	4b15      	ldr	r3, [pc, #84]	; (800105c <QSPI_MspInit+0x90>)
 8001006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001008:	f043 0310 	orr.w	r3, r3, #16
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b13      	ldr	r3, [pc, #76]	; (800105c <QSPI_MspInit+0x90>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0310 	and.w	r3, r3, #16
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 800101a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800101e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001020:	2302      	movs	r3, #2
 8001022:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001024:	2301      	movs	r3, #1
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800102c:	230a      	movs	r3, #10
 800102e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	4619      	mov	r1, r3
 8001036:	480a      	ldr	r0, [pc, #40]	; (8001060 <QSPI_MspInit+0x94>)
 8001038:	f000 fc0a 	bl	8001850 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 800103c:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 8001040:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	4619      	mov	r1, r3
 800104c:	4804      	ldr	r0, [pc, #16]	; (8001060 <QSPI_MspInit+0x94>)
 800104e:	f000 fbff 	bl	8001850 <HAL_GPIO_Init>
}
 8001052:	bf00      	nop
 8001054:	3720      	adds	r7, #32
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40021000 	.word	0x40021000
 8001060:	48001000 	.word	0x48001000

08001064 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b090      	sub	sp, #64	; 0x40
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800106c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001070:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8001072:	2366      	movs	r3, #102	; 0x66
 8001074:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001076:	2300      	movs	r3, #0
 8001078:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800107a:	2300      	movs	r3, #0
 800107c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 800107e:	2300      	movs	r3, #0
 8001080:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8001082:	2300      	movs	r3, #0
 8001084:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001086:	2300      	movs	r3, #0
 8001088:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800108a:	2300      	movs	r3, #0
 800108c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800108e:	2300      	movs	r3, #0
 8001090:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001092:	f107 0308 	add.w	r3, r7, #8
 8001096:	f241 3288 	movw	r2, #5000	; 0x1388
 800109a:	4619      	mov	r1, r3
 800109c:	4812      	ldr	r0, [pc, #72]	; (80010e8 <QSPI_ResetMemory+0x84>)
 800109e:	f001 f967 	bl	8002370 <HAL_QSPI_Command>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e019      	b.n	80010e0 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80010ac:	2399      	movs	r3, #153	; 0x99
 80010ae:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010b0:	f107 0308 	add.w	r3, r7, #8
 80010b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b8:	4619      	mov	r1, r3
 80010ba:	480b      	ldr	r0, [pc, #44]	; (80010e8 <QSPI_ResetMemory+0x84>)
 80010bc:	f001 f958 	bl	8002370 <HAL_QSPI_Command>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e00a      	b.n	80010e0 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80010ca:	f241 3188 	movw	r1, #5000	; 0x1388
 80010ce:	4806      	ldr	r0, [pc, #24]	; (80010e8 <QSPI_ResetMemory+0x84>)
 80010d0:	f000 f8ce 	bl	8001270 <QSPI_AutoPollingMemReady>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e000      	b.n	80010e0 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 80010de:	2300      	movs	r3, #0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3740      	adds	r7, #64	; 0x40
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000098 	.word	0x20000098

080010ec <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b094      	sub	sp, #80	; 0x50
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80010f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010f8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 80010fa:	2385      	movs	r3, #133	; 0x85
 80010fc:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001102:	2300      	movs	r3, #0
 8001104:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001106:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800110a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001110:	2301      	movs	r3, #1
 8001112:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001114:	2300      	movs	r3, #0
 8001116:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001118:	2300      	movs	r3, #0
 800111a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800111c:	2300      	movs	r3, #0
 800111e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001120:	f107 0310 	add.w	r3, r7, #16
 8001124:	f241 3288 	movw	r2, #5000	; 0x1388
 8001128:	4619      	mov	r1, r3
 800112a:	482a      	ldr	r0, [pc, #168]	; (80011d4 <QSPI_DummyCyclesCfg+0xe8>)
 800112c:	f001 f920 	bl	8002370 <HAL_QSPI_Command>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e047      	b.n	80011ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800113a:	f107 030f 	add.w	r3, r7, #15
 800113e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001142:	4619      	mov	r1, r3
 8001144:	4823      	ldr	r0, [pc, #140]	; (80011d4 <QSPI_DummyCyclesCfg+0xe8>)
 8001146:	f001 fa08 	bl	800255a <HAL_QSPI_Receive>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8001150:	2301      	movs	r3, #1
 8001152:	e03a      	b.n	80011ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001154:	481f      	ldr	r0, [pc, #124]	; (80011d4 <QSPI_DummyCyclesCfg+0xe8>)
 8001156:	f000 f83f 	bl	80011d8 <QSPI_WriteEnable>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e032      	b.n	80011ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8001164:	2381      	movs	r3, #129	; 0x81
 8001166:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	b25b      	sxtb	r3, r3
 800116c:	f003 030f 	and.w	r3, r3, #15
 8001170:	b25a      	sxtb	r2, r3
 8001172:	23f0      	movs	r3, #240	; 0xf0
 8001174:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001178:	fa93 f3a3 	rbit	r3, r3
 800117c:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800117e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001180:	fab3 f383 	clz	r3, r3
 8001184:	210a      	movs	r1, #10
 8001186:	fa01 f303 	lsl.w	r3, r1, r3
 800118a:	b25b      	sxtb	r3, r3
 800118c:	4313      	orrs	r3, r2
 800118e:	b25b      	sxtb	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001194:	f107 0310 	add.w	r3, r7, #16
 8001198:	f241 3288 	movw	r2, #5000	; 0x1388
 800119c:	4619      	mov	r1, r3
 800119e:	480d      	ldr	r0, [pc, #52]	; (80011d4 <QSPI_DummyCyclesCfg+0xe8>)
 80011a0:	f001 f8e6 	bl	8002370 <HAL_QSPI_Command>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <QSPI_DummyCyclesCfg+0xc2>
  {
    return QSPI_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e00d      	b.n	80011ca <QSPI_DummyCyclesCfg+0xde>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80011ae:	f107 030f 	add.w	r3, r7, #15
 80011b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b6:	4619      	mov	r1, r3
 80011b8:	4806      	ldr	r0, [pc, #24]	; (80011d4 <QSPI_DummyCyclesCfg+0xe8>)
 80011ba:	f001 f939 	bl	8002430 <HAL_QSPI_Transmit>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <QSPI_DummyCyclesCfg+0xdc>
  {
    return QSPI_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e000      	b.n	80011ca <QSPI_DummyCyclesCfg+0xde>
  }

  return QSPI_OK;
 80011c8:	2300      	movs	r3, #0
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3750      	adds	r7, #80	; 0x50
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000098 	.word	0x20000098

080011d8 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b096      	sub	sp, #88	; 0x58
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80011e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011e4:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 80011e6:	2306      	movs	r3, #6
 80011e8:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80011fe:	2300      	movs	r3, #0
 8001200:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001202:	2300      	movs	r3, #0
 8001204:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001206:	f107 0320 	add.w	r3, r7, #32
 800120a:	f241 3288 	movw	r2, #5000	; 0x1388
 800120e:	4619      	mov	r1, r3
 8001210:	4816      	ldr	r0, [pc, #88]	; (800126c <QSPI_WriteEnable+0x94>)
 8001212:	f001 f8ad 	bl	8002370 <HAL_QSPI_Command>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e020      	b.n	8001262 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 8001220:	2302      	movs	r3, #2
 8001222:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8001224:	2302      	movs	r3, #2
 8001226:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001228:	2300      	movs	r3, #0
 800122a:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800122c:	2301      	movs	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001230:	2310      	movs	r3, #16
 8001232:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001234:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001238:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 800123a:	2305      	movs	r3, #5
 800123c:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 800123e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001242:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001244:	f107 0208 	add.w	r2, r7, #8
 8001248:	f107 0120 	add.w	r1, r7, #32
 800124c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001250:	4806      	ldr	r0, [pc, #24]	; (800126c <QSPI_WriteEnable+0x94>)
 8001252:	f001 fa22 	bl	800269a <HAL_QSPI_AutoPolling>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3758      	adds	r7, #88	; 0x58
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000098 	.word	0x20000098

08001270 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b096      	sub	sp, #88	; 0x58
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800127a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800127e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001280:	2305      	movs	r3, #5
 8001282:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001284:	2300      	movs	r3, #0
 8001286:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001288:	2300      	movs	r3, #0
 800128a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 800128c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001290:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001296:	2300      	movs	r3, #0
 8001298:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800129a:	2300      	movs	r3, #0
 800129c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800129e:	2300      	movs	r3, #0
 80012a0:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80012ae:	2301      	movs	r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80012b2:	2310      	movs	r3, #16
 80012b4:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80012b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012ba:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 80012bc:	f107 0208 	add.w	r2, r7, #8
 80012c0:	f107 0120 	add.w	r1, r7, #32
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	4806      	ldr	r0, [pc, #24]	; (80012e0 <QSPI_AutoPollingMemReady+0x70>)
 80012c8:	f001 f9e7 	bl	800269a <HAL_QSPI_AutoPolling>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3758      	adds	r7, #88	; 0x58
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000098 	.word	0x20000098

080012e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012e8:	2003      	movs	r0, #3
 80012ea:	f000 f90d 	bl	8001508 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ee:	2000      	movs	r0, #0
 80012f0:	f000 f806 	bl	8001300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012f4:	f004 f8d8 	bl	80054a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_InitTick+0x30>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a09      	ldr	r2, [pc, #36]	; (8001334 <HAL_InitTick+0x34>)
 800130e:	fba2 2303 	umull	r2, r3, r2, r3
 8001312:	099b      	lsrs	r3, r3, #6
 8001314:	4618      	mov	r0, r3
 8001316:	f000 f91e 	bl	8001556 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800131a:	2200      	movs	r2, #0
 800131c:	6879      	ldr	r1, [r7, #4]
 800131e:	f04f 30ff 	mov.w	r0, #4294967295
 8001322:	f000 f8fc 	bl	800151e <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8001326:	2300      	movs	r3, #0
}
 8001328:	4618      	mov	r0, r3
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	20000000 	.word	0x20000000
 8001334:	10624dd3 	.word	0x10624dd3

08001338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  uwTick++;
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <HAL_IncTick+0x18>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	3301      	adds	r3, #1
 8001342:	4a03      	ldr	r2, [pc, #12]	; (8001350 <HAL_IncTick+0x18>)
 8001344:	6013      	str	r3, [r2, #0]
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	200000dc 	.word	0x200000dc

08001354 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return uwTick;
 8001358:	4b03      	ldr	r3, [pc, #12]	; (8001368 <HAL_GetTick+0x14>)
 800135a:	681b      	ldr	r3, [r3, #0]
}
 800135c:	4618      	mov	r0, r3
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	200000dc 	.word	0x200000dc

0800136c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001374:	f7ff ffee 	bl	8001354 <HAL_GetTick>
 8001378:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001384:	d002      	beq.n	800138c <HAL_Delay+0x20>
  {
    wait++;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3301      	adds	r3, #1
 800138a:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 800138c:	bf00      	nop
 800138e:	f7ff ffe1 	bl	8001354 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	1ad2      	subs	r2, r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	429a      	cmp	r2, r3
 800139c:	d3f7      	bcc.n	800138e <HAL_Delay+0x22>
  {
  }
}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <NVIC_SetPriorityGrouping+0x44>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c4:	4013      	ands	r3, r2
 80013c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013da:	4a04      	ldr	r2, [pc, #16]	; (80013ec <NVIC_SetPriorityGrouping+0x44>)
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	60d3      	str	r3, [r2, #12]
}
 80013e0:	bf00      	nop
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <NVIC_GetPriorityGrouping+0x18>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	f003 0307 	and.w	r3, r3, #7
}
 80013fe:	4618      	mov	r0, r3
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	2b00      	cmp	r3, #0
 800141e:	da0b      	bge.n	8001438 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001420:	490d      	ldr	r1, [pc, #52]	; (8001458 <NVIC_SetPriority+0x4c>)
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	3b04      	subs	r3, #4
 800142a:	683a      	ldr	r2, [r7, #0]
 800142c:	b2d2      	uxtb	r2, r2
 800142e:	0112      	lsls	r2, r2, #4
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	440b      	add	r3, r1
 8001434:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001436:	e009      	b.n	800144c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001438:	4908      	ldr	r1, [pc, #32]	; (800145c <NVIC_SetPriority+0x50>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	0112      	lsls	r2, r2, #4
 8001444:	b2d2      	uxtb	r2, r2
 8001446:	440b      	add	r3, r1
 8001448:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	e000ed00 	.word	0xe000ed00
 800145c:	e000e100 	.word	0xe000e100

08001460 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001460:	b480      	push	{r7}
 8001462:	b089      	sub	sp, #36	; 0x24
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	f1c3 0307 	rsb	r3, r3, #7
 800147a:	2b04      	cmp	r3, #4
 800147c:	bf28      	it	cs
 800147e:	2304      	movcs	r3, #4
 8001480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	3304      	adds	r3, #4
 8001486:	2b06      	cmp	r3, #6
 8001488:	d902      	bls.n	8001490 <NVIC_EncodePriority+0x30>
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3b03      	subs	r3, #3
 800148e:	e000      	b.n	8001492 <NVIC_EncodePriority+0x32>
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	2201      	movs	r2, #1
 8001496:	69bb      	ldr	r3, [r7, #24]
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	1e5a      	subs	r2, r3, #1
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	401a      	ands	r2, r3
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014a6:	2101      	movs	r1, #1
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	fa01 f303 	lsl.w	r3, r1, r3
 80014ae:	1e59      	subs	r1, r3, #1
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014b4:	4313      	orrs	r3, r2
         );
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3724      	adds	r7, #36	; 0x24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014d4:	d301      	bcc.n	80014da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014d6:	2301      	movs	r3, #1
 80014d8:	e00f      	b.n	80014fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014da:	4a0a      	ldr	r2, [pc, #40]	; (8001504 <SysTick_Config+0x40>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3b01      	subs	r3, #1
 80014e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014e2:	210f      	movs	r1, #15
 80014e4:	f04f 30ff 	mov.w	r0, #4294967295
 80014e8:	f7ff ff90 	bl	800140c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <SysTick_Config+0x40>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014f2:	4b04      	ldr	r3, [pc, #16]	; (8001504 <SysTick_Config+0x40>)
 80014f4:	2207      	movs	r2, #7
 80014f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	e000e010 	.word	0xe000e010

08001508 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f7ff ff49 	bl	80013a8 <NVIC_SetPriorityGrouping>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af00      	add	r7, sp, #0
 8001524:	4603      	mov	r3, r0
 8001526:	60b9      	str	r1, [r7, #8]
 8001528:	607a      	str	r2, [r7, #4]
 800152a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001530:	f7ff ff5e 	bl	80013f0 <NVIC_GetPriorityGrouping>
 8001534:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001536:	687a      	ldr	r2, [r7, #4]
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	6978      	ldr	r0, [r7, #20]
 800153c:	f7ff ff90 	bl	8001460 <NVIC_EncodePriority>
 8001540:	4602      	mov	r2, r0
 8001542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff5f 	bl	800140c <NVIC_SetPriority>
}
 800154e:	bf00      	nop
 8001550:	3718      	adds	r7, #24
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff ffb0 	bl	80014c4 <SysTick_Config>
 8001564:	4603      	mov	r3, r0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2b04      	cmp	r3, #4
 800157c:	d106      	bne.n	800158c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800157e:	4a09      	ldr	r2, [pc, #36]	; (80015a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f043 0304 	orr.w	r3, r3, #4
 8001588:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800158a:	e005      	b.n	8001598 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800158c:	4a05      	ldr	r2, [pc, #20]	; (80015a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 0304 	bic.w	r3, r3, #4
 8001596:	6013      	str	r3, [r2, #0]
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000e010 	.word	0xe000e010

080015a8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80015ac:	f000 f802 	bl	80015b4 <HAL_SYSTICK_Callback>
}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e0ac      	b.n	8001730 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 f8b2 	bl	8001744 <DFSDM_GetChannelFromInstance>
 80015e0:	4602      	mov	r2, r0
 80015e2:	4b55      	ldr	r3, [pc, #340]	; (8001738 <HAL_DFSDM_ChannelInit+0x174>)
 80015e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e09f      	b.n	8001730 <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f003 fc97 	bl	8004f24 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80015f6:	4b51      	ldr	r3, [pc, #324]	; (800173c <HAL_DFSDM_ChannelInit+0x178>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a4f      	ldr	r2, [pc, #316]	; (800173c <HAL_DFSDM_ChannelInit+0x178>)
 80015fe:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8001600:	4b4e      	ldr	r3, [pc, #312]	; (800173c <HAL_DFSDM_ChannelInit+0x178>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d125      	bne.n	8001654 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001608:	4a4d      	ldr	r2, [pc, #308]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 800160a:	4b4d      	ldr	r3, [pc, #308]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001612:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001614:	494a      	ldr	r1, [pc, #296]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 8001616:	4b4a      	ldr	r3, [pc, #296]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	4313      	orrs	r3, r2
 8001620:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001622:	4a47      	ldr	r2, [pc, #284]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 8001624:	4b46      	ldr	r3, [pc, #280]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800162c:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	791b      	ldrb	r3, [r3, #4]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d108      	bne.n	8001648 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8001636:	4942      	ldr	r1, [pc, #264]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 8001638:	4b41      	ldr	r3, [pc, #260]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
 8001640:	3b01      	subs	r3, #1
 8001642:	041b      	lsls	r3, r3, #16
 8001644:	4313      	orrs	r3, r2
 8001646:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001648:	4a3d      	ldr	r2, [pc, #244]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 800164a:	4b3d      	ldr	r3, [pc, #244]	; (8001740 <HAL_DFSDM_ChannelInit+0x17c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001652:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	6812      	ldr	r2, [r2, #0]
 800165e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001662:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6812      	ldr	r2, [r2, #0]
 800166c:	6811      	ldr	r1, [r2, #0]
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001676:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 800167c:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 800167e:	430a      	orrs	r2, r1
 8001680:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6812      	ldr	r2, [r2, #0]
 800168a:	6812      	ldr	r2, [r2, #0]
 800168c:	f022 020f 	bic.w	r2, r2, #15
 8001690:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6811      	ldr	r1, [r2, #0]
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80016a4:	4302      	orrs	r2, r0
 80016a6:	430a      	orrs	r2, r1
 80016a8:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	6892      	ldr	r2, [r2, #8]
 80016b4:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80016b8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	6891      	ldr	r1, [r2, #8]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80016cc:	3a01      	subs	r2, #1
 80016ce:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 80016d0:	4302      	orrs	r2, r0
 80016d2:	430a      	orrs	r2, r1
 80016d4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	6852      	ldr	r2, [r2, #4]
 80016e0:	f002 0207 	and.w	r2, r2, #7
 80016e4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	6812      	ldr	r2, [r2, #0]
 80016ee:	6851      	ldr	r1, [r2, #4]
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016f4:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016fa:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 80016fc:	4302      	orrs	r2, r0
 80016fe:	430a      	orrs	r2, r1
 8001700:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001710:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2201      	movs	r2, #1
 8001716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f000 f810 	bl	8001744 <DFSDM_GetChannelFromInstance>
 8001724:	4601      	mov	r1, r0
 8001726:	4a04      	ldr	r2, [pc, #16]	; (8001738 <HAL_DFSDM_ChannelInit+0x174>)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000024 	.word	0x20000024
 800173c:	20000020 	.word	0x20000020
 8001740:	40016000 	.word	0x40016000

08001744 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8001744:	b480      	push	{r7}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 800174c:	23ff      	movs	r3, #255	; 0xff
 800174e:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a1e      	ldr	r2, [pc, #120]	; (80017cc <DFSDM_GetChannelFromInstance+0x88>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d102      	bne.n	800175e <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	e02f      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a1b      	ldr	r2, [pc, #108]	; (80017d0 <DFSDM_GetChannelFromInstance+0x8c>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d102      	bne.n	800176c <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 8001766:	2301      	movs	r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	e028      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a19      	ldr	r2, [pc, #100]	; (80017d4 <DFSDM_GetChannelFromInstance+0x90>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d102      	bne.n	800177a <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 8001774:	2302      	movs	r3, #2
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	e021      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a16      	ldr	r2, [pc, #88]	; (80017d8 <DFSDM_GetChannelFromInstance+0x94>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d102      	bne.n	8001788 <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 8001782:	2303      	movs	r3, #3
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	e01a      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a14      	ldr	r2, [pc, #80]	; (80017dc <DFSDM_GetChannelFromInstance+0x98>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d102      	bne.n	8001796 <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 8001790:	2304      	movs	r3, #4
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	e013      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a11      	ldr	r2, [pc, #68]	; (80017e0 <DFSDM_GetChannelFromInstance+0x9c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d102      	bne.n	80017a4 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 800179e:	2305      	movs	r3, #5
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	e00c      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <DFSDM_GetChannelFromInstance+0xa0>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d102      	bne.n	80017b2 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 80017ac:	2306      	movs	r3, #6
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	e005      	b.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a0c      	ldr	r2, [pc, #48]	; (80017e8 <DFSDM_GetChannelFromInstance+0xa4>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d101      	bne.n	80017be <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 80017ba:	2307      	movs	r3, #7
 80017bc:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 80017be:	68fb      	ldr	r3, [r7, #12]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	40016000 	.word	0x40016000
 80017d0:	40016020 	.word	0x40016020
 80017d4:	40016040 	.word	0x40016040
 80017d8:	40016060 	.word	0x40016060
 80017dc:	40016080 	.word	0x40016080
 80017e0:	400160a0 	.word	0x400160a0
 80017e4:	400160c0 	.word	0x400160c0
 80017e8:	400160e0 	.word	0x400160e0

080017ec <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017f4:	2300      	movs	r3, #0
 80017f6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e020      	b.n	8001844 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	6812      	ldr	r2, [r2, #0]
 800180a:	6812      	ldr	r2, [r2, #0]
 800180c:	f022 020e 	bic.w	r2, r2, #14
 8001810:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	f022 0201 	bic.w	r2, r2, #1
 8001820:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800182a:	2101      	movs	r1, #1
 800182c:	fa01 f202 	lsl.w	r2, r1, r2
 8001830:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001842:	7bfb      	ldrb	r3, [r7, #15]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b480      	push	{r7}
 8001852:	b087      	sub	sp, #28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001866:	e17f      	b.n	8001b68 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	2101      	movs	r1, #1
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	4013      	ands	r3, r2
 8001876:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 8171 	beq.w	8001b62 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b02      	cmp	r3, #2
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x40>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b12      	cmp	r3, #18
 800188e:	d123      	bne.n	80018d8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001890:	697b      	ldr	r3, [r7, #20]
 8001892:	08da      	lsrs	r2, r3, #3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3208      	adds	r2, #8
 8001898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800189c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	220f      	movs	r2, #15
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	08da      	lsrs	r2, r3, #3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3208      	adds	r2, #8
 80018d2:	6939      	ldr	r1, [r7, #16]
 80018d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	2203      	movs	r2, #3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0203 	and.w	r2, r3, #3
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d00b      	beq.n	800192c <HAL_GPIO_Init+0xdc>
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b02      	cmp	r3, #2
 800191a:	d007      	beq.n	800192c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001920:	2b11      	cmp	r3, #17
 8001922:	d003      	beq.n	800192c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b12      	cmp	r3, #18
 800192a:	d130      	bne.n	800198e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	4013      	ands	r3, r2
 8001942:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	693a      	ldr	r2, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001962:	2201      	movs	r2, #1
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4013      	ands	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	091b      	lsrs	r3, r3, #4
 8001978:	f003 0201 	and.w	r2, r3, #1
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0303 	and.w	r3, r3, #3
 8001996:	2b03      	cmp	r3, #3
 8001998:	d118      	bne.n	80019cc <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800199e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019a0:	2201      	movs	r2, #1
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	43db      	mvns	r3, r3
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	4013      	ands	r3, r2
 80019ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	08db      	lsrs	r3, r3, #3
 80019b6:	f003 0201 	and.w	r2, r3, #1
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	2203      	movs	r2, #3
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	689a      	ldr	r2, [r3, #8]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80ac 	beq.w	8001b62 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	4a5e      	ldr	r2, [pc, #376]	; (8001b84 <HAL_GPIO_Init+0x334>)
 8001a0c:	4b5d      	ldr	r3, [pc, #372]	; (8001b84 <HAL_GPIO_Init+0x334>)
 8001a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6613      	str	r3, [r2, #96]	; 0x60
 8001a16:	4b5b      	ldr	r3, [pc, #364]	; (8001b84 <HAL_GPIO_Init+0x334>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a22:	4a59      	ldr	r2, [pc, #356]	; (8001b88 <HAL_GPIO_Init+0x338>)
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	089b      	lsrs	r3, r3, #2
 8001a28:	3302      	adds	r3, #2
 8001a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	220f      	movs	r2, #15
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a4c:	d025      	beq.n	8001a9a <HAL_GPIO_Init+0x24a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a4e      	ldr	r2, [pc, #312]	; (8001b8c <HAL_GPIO_Init+0x33c>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d01f      	beq.n	8001a96 <HAL_GPIO_Init+0x246>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a4d      	ldr	r2, [pc, #308]	; (8001b90 <HAL_GPIO_Init+0x340>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d019      	beq.n	8001a92 <HAL_GPIO_Init+0x242>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a4c      	ldr	r2, [pc, #304]	; (8001b94 <HAL_GPIO_Init+0x344>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d013      	beq.n	8001a8e <HAL_GPIO_Init+0x23e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4b      	ldr	r2, [pc, #300]	; (8001b98 <HAL_GPIO_Init+0x348>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d00d      	beq.n	8001a8a <HAL_GPIO_Init+0x23a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4a      	ldr	r2, [pc, #296]	; (8001b9c <HAL_GPIO_Init+0x34c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d007      	beq.n	8001a86 <HAL_GPIO_Init+0x236>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a49      	ldr	r2, [pc, #292]	; (8001ba0 <HAL_GPIO_Init+0x350>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d101      	bne.n	8001a82 <HAL_GPIO_Init+0x232>
 8001a7e:	2306      	movs	r3, #6
 8001a80:	e00c      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a82:	2307      	movs	r3, #7
 8001a84:	e00a      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a86:	2305      	movs	r3, #5
 8001a88:	e008      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e004      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e002      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <HAL_GPIO_Init+0x24c>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	f002 0203 	and.w	r2, r2, #3
 8001aa2:	0092      	lsls	r2, r2, #2
 8001aa4:	4093      	lsls	r3, r2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001aac:	4936      	ldr	r1, [pc, #216]	; (8001b88 <HAL_GPIO_Init+0x338>)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001aba:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ade:	4a31      	ldr	r2, [pc, #196]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001ae4:	4b2f      	ldr	r3, [pc, #188]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b08:	4a26      	ldr	r2, [pc, #152]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b0e:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b32:	4a1c      	ldr	r2, [pc, #112]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b38:	4b1a      	ldr	r3, [pc, #104]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b5c:	4a11      	ldr	r2, [pc, #68]	; (8001ba4 <HAL_GPIO_Init+0x354>)
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f47f ae78 	bne.w	8001868 <HAL_GPIO_Init+0x18>
  }
}
 8001b78:	bf00      	nop
 8001b7a:	371c      	adds	r7, #28
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	40021000 	.word	0x40021000
 8001b88:	40010000 	.word	0x40010000
 8001b8c:	48000400 	.word	0x48000400
 8001b90:	48000800 	.word	0x48000800
 8001b94:	48000c00 	.word	0x48000c00
 8001b98:	48001000 	.word	0x48001000
 8001b9c:	48001400 	.word	0x48001400
 8001ba0:	48001800 	.word	0x48001800
 8001ba4:	40010400 	.word	0x40010400

08001ba8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b087      	sub	sp, #28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8001bbe:	e0cd      	b.n	8001d5c <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	409a      	lsls	r2, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 80c1 	beq.w	8001d56 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	2103      	movs	r1, #3
 8001bde:	fa01 f303 	lsl.w	r3, r1, r3
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	08da      	lsrs	r2, r3, #3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	08d9      	lsrs	r1, r3, #3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3108      	adds	r1, #8
 8001bf4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	200f      	movs	r0, #15
 8001c02:	fa00 f303 	lsl.w	r3, r0, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	4019      	ands	r1, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3208      	adds	r2, #8
 8001c0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	689a      	ldr	r2, [r3, #8]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2103      	movs	r1, #3
 8001c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	401a      	ands	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685a      	ldr	r2, [r3, #4]
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	fa01 f303 	lsl.w	r3, r1, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	401a      	ands	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	2103      	movs	r1, #3
 8001c46:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	401a      	ands	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c56:	2101      	movs	r1, #1
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	401a      	ands	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8001c66:	4a44      	ldr	r2, [pc, #272]	; (8001d78 <HAL_GPIO_DeInit+0x1d0>)
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	089b      	lsrs	r3, r3, #2
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c72:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	220f      	movs	r2, #15
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	4013      	ands	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c8e:	d025      	beq.n	8001cdc <HAL_GPIO_DeInit+0x134>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a3a      	ldr	r2, [pc, #232]	; (8001d7c <HAL_GPIO_DeInit+0x1d4>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d01f      	beq.n	8001cd8 <HAL_GPIO_DeInit+0x130>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a39      	ldr	r2, [pc, #228]	; (8001d80 <HAL_GPIO_DeInit+0x1d8>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d019      	beq.n	8001cd4 <HAL_GPIO_DeInit+0x12c>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a38      	ldr	r2, [pc, #224]	; (8001d84 <HAL_GPIO_DeInit+0x1dc>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d013      	beq.n	8001cd0 <HAL_GPIO_DeInit+0x128>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4a37      	ldr	r2, [pc, #220]	; (8001d88 <HAL_GPIO_DeInit+0x1e0>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d00d      	beq.n	8001ccc <HAL_GPIO_DeInit+0x124>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a36      	ldr	r2, [pc, #216]	; (8001d8c <HAL_GPIO_DeInit+0x1e4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d007      	beq.n	8001cc8 <HAL_GPIO_DeInit+0x120>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a35      	ldr	r2, [pc, #212]	; (8001d90 <HAL_GPIO_DeInit+0x1e8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d101      	bne.n	8001cc4 <HAL_GPIO_DeInit+0x11c>
 8001cc0:	2306      	movs	r3, #6
 8001cc2:	e00c      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cc4:	2307      	movs	r3, #7
 8001cc6:	e00a      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cc8:	2305      	movs	r3, #5
 8001cca:	e008      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001ccc:	2304      	movs	r3, #4
 8001cce:	e006      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e004      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e002      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e000      	b.n	8001cde <HAL_GPIO_DeInit+0x136>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	f002 0203 	and.w	r2, r2, #3
 8001ce4:	0092      	lsls	r2, r2, #2
 8001ce6:	fa03 f202 	lsl.w	r2, r3, r2
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d132      	bne.n	8001d56 <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	220f      	movs	r2, #15
 8001cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfe:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8001d00:	481d      	ldr	r0, [pc, #116]	; (8001d78 <HAL_GPIO_DeInit+0x1d0>)
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	089b      	lsrs	r3, r3, #2
 8001d06:	491c      	ldr	r1, [pc, #112]	; (8001d78 <HAL_GPIO_DeInit+0x1d0>)
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	0892      	lsrs	r2, r2, #2
 8001d0c:	3202      	adds	r2, #2
 8001d0e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	43d2      	mvns	r2, r2
 8001d16:	400a      	ands	r2, r1
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8001d1e:	491d      	ldr	r1, [pc, #116]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d20:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	4013      	ands	r3, r2
 8001d2a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8001d2c:	4919      	ldr	r1, [pc, #100]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d2e:	4b19      	ldr	r3, [pc, #100]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	4013      	ands	r3, r2
 8001d38:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8001d3a:	4916      	ldr	r1, [pc, #88]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d3c:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	4013      	ands	r3, r2
 8001d46:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8001d48:	4912      	ldr	r1, [pc, #72]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d4a:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <HAL_GPIO_DeInit+0x1ec>)
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	43db      	mvns	r3, r3
 8001d52:	4013      	ands	r3, r2
 8001d54:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8001d5c:	683a      	ldr	r2, [r7, #0]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	fa22 f303 	lsr.w	r3, r2, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f47f af2b 	bne.w	8001bc0 <HAL_GPIO_DeInit+0x18>
  }
}
 8001d6a:	bf00      	nop
 8001d6c:	371c      	adds	r7, #28
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40010000 	.word	0x40010000
 8001d7c:	48000400 	.word	0x48000400
 8001d80:	48000800 	.word	0x48000800
 8001d84:	48000c00 	.word	0x48000c00
 8001d88:	48001000 	.word	0x48001000
 8001d8c:	48001400 	.word	0x48001400
 8001d90:	48001800 	.word	0x48001800
 8001d94:	40010400 	.word	0x40010400

08001d98 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e0a8      	b.n	8001f04 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d106      	bne.n	8001dcc <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f003 f900 	bl	8004fcc <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2202      	movs	r2, #2
 8001dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	6812      	ldr	r2, [r2, #0]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	f022 0201 	bic.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	e00a      	b.n	8001e00 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3304      	adds	r3, #4
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	2200      	movs	r2, #0
 8001df8:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2b0f      	cmp	r3, #15
 8001e04:	d9f1      	bls.n	8001dea <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	6892      	ldr	r2, [r2, #8]
 8001e10:	f042 0204 	orr.w	r2, r2, #4
 8001e14:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6859      	ldr	r1, [r3, #4]
 8001e20:	4b3a      	ldr	r3, [pc, #232]	; (8001f0c <HAL_LCD_Init+0x174>)
 8001e22:	400b      	ands	r3, r1
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	6848      	ldr	r0, [r1, #4]
 8001e28:	6879      	ldr	r1, [r7, #4]
 8001e2a:	6889      	ldr	r1, [r1, #8]
 8001e2c:	4308      	orrs	r0, r1
 8001e2e:	6879      	ldr	r1, [r7, #4]
 8001e30:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8001e32:	4308      	orrs	r0, r1
 8001e34:	6879      	ldr	r1, [r7, #4]
 8001e36:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8001e38:	4308      	orrs	r0, r1
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	69c9      	ldr	r1, [r1, #28]
 8001e3e:	4308      	orrs	r0, r1
 8001e40:	6879      	ldr	r1, [r7, #4]
 8001e42:	6a09      	ldr	r1, [r1, #32]
 8001e44:	4308      	orrs	r0, r1
 8001e46:	6879      	ldr	r1, [r7, #4]
 8001e48:	6989      	ldr	r1, [r1, #24]
 8001e4a:	4308      	orrs	r0, r1
 8001e4c:	6879      	ldr	r1, [r7, #4]
 8001e4e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8001e50:	4301      	orrs	r1, r0
 8001e52:	430b      	orrs	r3, r1
 8001e54:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f94e 	bl	80020f8 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	6812      	ldr	r2, [r2, #0]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68d0      	ldr	r0, [r2, #12]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6912      	ldr	r2, [r2, #16]
 8001e72:	4310      	orrs	r0, r2
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	6952      	ldr	r2, [r2, #20]
 8001e78:	4310      	orrs	r0, r2
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e7e:	4302      	orrs	r2, r0
 8001e80:	430a      	orrs	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	f042 0201 	orr.w	r2, r2, #1
 8001e92:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001e94:	f7ff fa5e 	bl	8001354 <HAL_GetTick>
 8001e98:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001e9a:	e00c      	b.n	8001eb6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001e9c:	f7ff fa5a 	bl	8001354 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	68bb      	ldr	r3, [r7, #8]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001eaa:	d904      	bls.n	8001eb6 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2208      	movs	r2, #8
 8001eb0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e026      	b.n	8001f04 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d1eb      	bne.n	8001e9c <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001ec4:	f7ff fa46 	bl	8001354 <HAL_GetTick>
 8001ec8:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001eca:	e00c      	b.n	8001ee6 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001ecc:	f7ff fa42 	bl	8001354 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001eda:	d904      	bls.n	8001ee6 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2210      	movs	r2, #16
 8001ee0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e00e      	b.n	8001f04 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	f003 0310 	and.w	r3, r3, #16
 8001ef0:	2b10      	cmp	r3, #16
 8001ef2:	d1eb      	bne.n	8001ecc <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3710      	adds	r7, #16
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	fc00000e 	.word	0xfc00000e

08001f10 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
 8001f1c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d005      	beq.n	8001f3a <HAL_LCD_Write+0x2a>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d144      	bne.n	8001fc4 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d12a      	bne.n	8001f9c <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d101      	bne.n	8001f54 <HAL_LCD_Write+0x44>
 8001f50:	2302      	movs	r3, #2
 8001f52:	e038      	b.n	8001fc6 <HAL_LCD_Write+0xb6>
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2202      	movs	r2, #2
 8001f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001f64:	f7ff f9f6 	bl	8001354 <HAL_GetTick>
 8001f68:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001f6a:	e010      	b.n	8001f8e <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8001f6c:	f7ff f9f2 	bl	8001354 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001f7a:	d908      	bls.n	8001f8e <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e01b      	b.n	8001fc6 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b04      	cmp	r3, #4
 8001f9a:	d0e7      	beq.n	8001f6c <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	3304      	adds	r3, #4
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	401a      	ands	r2, r3
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	e000      	b.n	8001fc6 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
  }
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b084      	sub	sp, #16
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d005      	beq.n	8001ff6 <HAL_LCD_Clear+0x28>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d140      	bne.n	8002078 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d101      	bne.n	8002004 <HAL_LCD_Clear+0x36>
 8002000:	2302      	movs	r3, #2
 8002002:	e03a      	b.n	800207a <HAL_LCD_Clear+0xac>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2202      	movs	r2, #2
 8002010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8002014:	f7ff f99e 	bl	8001354 <HAL_GetTick>
 8002018:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800201a:	e010      	b.n	800203e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800201c:	f7ff f99a 	bl	8001354 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800202a:	d908      	bls.n	800203e <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2202      	movs	r2, #2
 8002030:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e01d      	b.n	800207a <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b04      	cmp	r3, #4
 800204a:	d0e7      	beq.n	800201c <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	e00a      	b.n	8002068 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	3304      	adds	r3, #4
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	2200      	movs	r2, #0
 8002060:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	3301      	adds	r3, #1
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2b0f      	cmp	r3, #15
 800206c:	d9f1      	bls.n	8002052 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 f807 	bl	8002082 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8002074:	2300      	movs	r3, #0
 8002076:	e000      	b.n	800207a <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
  }
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2208      	movs	r2, #8
 8002094:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	687a      	ldr	r2, [r7, #4]
 800209c:	6812      	ldr	r2, [r2, #0]
 800209e:	6892      	ldr	r2, [r2, #8]
 80020a0:	f042 0204 	orr.w	r2, r2, #4
 80020a4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80020a6:	f7ff f955 	bl	8001354 <HAL_GetTick>
 80020aa:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80020ac:	e010      	b.n	80020d0 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80020ae:	f7ff f951 	bl	8001354 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020bc:	d908      	bls.n	80020d0 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2204      	movs	r2, #4
 80020c2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80020cc:	2303      	movs	r3, #3
 80020ce:	e00f      	b.n	80020f0 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	2b08      	cmp	r3, #8
 80020dc:	d1e7      	bne.n	80020ae <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2201      	movs	r2, #1
 80020e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002104:	f7ff f926 	bl	8001354 <HAL_GetTick>
 8002108:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800210a:	e00c      	b.n	8002126 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800210c:	f7ff f922 	bl	8001354 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800211a:	d904      	bls.n	8002126 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e007      	b.n	8002136 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	f003 0320 	and.w	r3, r3, #32
 8002130:	2b20      	cmp	r3, #32
 8002132:	d1eb      	bne.n	800210c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002144:	4b04      	ldr	r3, [pc, #16]	; (8002158 <HAL_PWREx_GetVoltageRange+0x18>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40007000 	.word	0x40007000

0800215c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8002164:	2300      	movs	r3, #0
 8002166:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800216e:	d12f      	bne.n	80021d0 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800217c:	d037      	beq.n	80021ee <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800217e:	4a1f      	ldr	r2, [pc, #124]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002180:	4b1e      	ldr	r3, [pc, #120]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002188:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800218c:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 800218e:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a1c      	ldr	r2, [pc, #112]	; (8002204 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002194:	fba2 2303 	umull	r2, r3, r2, r3
 8002198:	0c9b      	lsrs	r3, r3, #18
 800219a:	2232      	movs	r2, #50	; 0x32
 800219c:	fb02 f303 	mul.w	r3, r2, r3
 80021a0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80021a2:	e002      	b.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <HAL_PWREx_ControlVoltageScaling+0x62>
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021b2:	695b      	ldr	r3, [r3, #20]
 80021b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021bc:	d0f2      	beq.n	80021a4 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80021be:	4b0f      	ldr	r3, [pc, #60]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021ca:	d110      	bne.n	80021ee <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e00f      	b.n	80021f0 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80021d0:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021dc:	d007      	beq.n	80021ee <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021de:	4a07      	ldr	r2, [pc, #28]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021ec:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}  
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	40007000 	.word	0x40007000
 8002200:	20000000 	.word	0x20000000
 8002204:	431bde83 	.word	0x431bde83

08002208 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af02      	add	r7, sp, #8
 800220e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8002214:	f7ff f89e 	bl	8001354 <HAL_GetTick>
 8002218:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e06f      	b.n	8002304 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b01      	cmp	r3, #1
 800222e:	d101      	bne.n	8002234 <HAL_QSPI_Init+0x2c>
 8002230:	2302      	movs	r3, #2
 8002232:	e067      	b.n	8002304 <HAL_QSPI_Init+0xfc>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b00      	cmp	r3, #0
 8002246:	d10b      	bne.n	8002260 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f003 f843 	bl	80052dc <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8002256:	f241 3188 	movw	r1, #5000	; 0x1388
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 fb5f 	bl	800291e <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	6812      	ldr	r2, [r2, #0]
 8002268:	6812      	ldr	r2, [r2, #0]
 800226a:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	6892      	ldr	r2, [r2, #8]
 8002272:	3a01      	subs	r2, #1
 8002274:	0212      	lsls	r2, r2, #8
 8002276:	430a      	orrs	r2, r1
 8002278:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	2200      	movs	r2, #0
 8002284:	2120      	movs	r1, #32
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 fb57 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 800228c:	4603      	mov	r3, r0
 800228e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d131      	bne.n	80022fa <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80022a4:	f023 0310 	bic.w	r3, r3, #16
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	6849      	ldr	r1, [r1, #4]
 80022ac:	0608      	lsls	r0, r1, #24
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	68c9      	ldr	r1, [r1, #12]
 80022b2:	4301      	orrs	r1, r0
 80022b4:	430b      	orrs	r3, r1
 80022b6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	4b12      	ldr	r3, [pc, #72]	; (800230c <HAL_QSPI_Init+0x104>)
 80022c4:	400b      	ands	r3, r1
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	6909      	ldr	r1, [r1, #16]
 80022ca:	0408      	lsls	r0, r1, #16
 80022cc:	6879      	ldr	r1, [r7, #4]
 80022ce:	6949      	ldr	r1, [r1, #20]
 80022d0:	4308      	orrs	r0, r1
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	6989      	ldr	r1, [r1, #24]
 80022d6:	4301      	orrs	r1, r0
 80022d8:	430b      	orrs	r3, r1
 80022da:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	f042 0201 	orr.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8002302:	7bfb      	ldrb	r3, [r7, #15]
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	ffe0f8fe 	.word	0xffe0f8fe

08002310 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral. 
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e022      	b.n	8002368 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <HAL_QSPI_DeInit+0x22>
 800232e:	2302      	movs	r3, #2
 8002330:	e01a      	b.n	8002368 <HAL_QSPI_DeInit+0x58>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	f022 0201 	bic.w	r2, r2, #1
 8002348:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f002 fff6 	bl	800533c <HAL_QSPI_MspDeInit>

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af02      	add	r7, sp, #8
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 8002380:	f7fe ffe8 	bl	8001354 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_QSPI_Command+0x26>
 8002392:	2302      	movs	r3, #2
 8002394:	e048      	b.n	8002428 <HAL_QSPI_Command+0xb8>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d137      	bne.n	800241a <HAL_QSPI_Command+0xaa>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;   
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2202      	movs	r2, #2
 80023b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	2200      	movs	r2, #0
 80023c0:	2120      	movs	r1, #32
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f000 fab9 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80023c8:	4603      	mov	r3, r0
 80023ca:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 80023cc:	7dfb      	ldrb	r3, [r7, #23]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d125      	bne.n	800241e <HAL_QSPI_Command+0xae>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80023d2:	2200      	movs	r2, #0
 80023d4:	68b9      	ldr	r1, [r7, #8]
 80023d6:	68f8      	ldr	r0, [r7, #12]
 80023d8:	f000 fae6 	bl	80029a8 <QSPI_Config>
      
      if (cmd->DataMode == QSPI_DATA_NONE)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d115      	bne.n	8002410 <HAL_QSPI_Command+0xa0>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done 
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	2201      	movs	r2, #1
 80023ec:	2102      	movs	r1, #2
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 faa3 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10f      	bne.n	800241e <HAL_QSPI_Command+0xae>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2202      	movs	r2, #2
 8002404:	60da      	str	r2, [r3, #12]
          
          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;   
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800240e:	e006      	b.n	800241e <HAL_QSPI_Command+0xae>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;   
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8002418:	e001      	b.n	800241e <HAL_QSPI_Command+0xae>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 800241a:	2302      	movs	r3, #2
 800241c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8002426:	7dfb      	ldrb	r3, [r7, #23]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08a      	sub	sp, #40	; 0x28
 8002434:	af02      	add	r7, sp, #8
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800243c:	2300      	movs	r3, #0
 800243e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002440:	f7fe ff88 	bl	8001354 <HAL_GetTick>
 8002444:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	3320      	adds	r3, #32
 800244c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d101      	bne.n	800245e <HAL_QSPI_Transmit+0x2e>
 800245a:	2302      	movs	r3, #2
 800245c:	e079      	b.n	8002552 <HAL_QSPI_Transmit+0x122>
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b01      	cmp	r3, #1
 8002470:	d168      	bne.n	8002544 <HAL_QSPI_Transmit+0x114>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d059      	beq.n	8002532 <HAL_QSPI_Transmit+0x102>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2212      	movs	r2, #18
 8002482:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
      
      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	1c5a      	adds	r2, r3, #1
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	61da      	str	r2, [r3, #28]
    
      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	6952      	ldr	r2, [r2, #20]
 80024ae:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80024b2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0)
 80024b4:	e019      	b.n	80024ea <HAL_QSPI_Transmit+0xba>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	2201      	movs	r2, #1
 80024be:	2104      	movs	r1, #4
 80024c0:	68f8      	ldr	r0, [r7, #12]
 80024c2:	f000 fa3a 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80024c6:	4603      	mov	r3, r0
 80024c8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80024ca:	7ffb      	ldrb	r3, [r7, #31]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d111      	bne.n	80024f4 <HAL_QSPI_Transmit+0xc4>
        { 
          break;
        }

        *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	1c59      	adds	r1, r3, #1
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	61d1      	str	r1, [r2, #28]
 80024da:	781a      	ldrb	r2, [r3, #0]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	701a      	strb	r2, [r3, #0]
        hqspi->TxXferCount--;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	1e5a      	subs	r2, r3, #1
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1e1      	bne.n	80024b6 <HAL_QSPI_Transmit+0x86>
 80024f2:	e000      	b.n	80024f6 <HAL_QSPI_Transmit+0xc6>
          break;
 80024f4:	bf00      	nop
      }
    
      if (status == HAL_OK)
 80024f6:	7ffb      	ldrb	r3, [r7, #31]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d115      	bne.n	8002528 <HAL_QSPI_Transmit+0xf8>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2201      	movs	r2, #1
 8002504:	2102      	movs	r1, #2
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 fa17 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 800250c:	4603      	mov	r3, r0
 800250e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002510:	7ffb      	ldrb	r3, [r7, #31]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d108      	bne.n	8002528 <HAL_QSPI_Transmit+0xf8>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2202      	movs	r2, #2
 800251c:	60da      	str	r2, [r3, #12]
          
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f000 f998 	bl	8002854 <HAL_QSPI_Abort>
 8002524:	4603      	mov	r3, r0
 8002526:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }
    
      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8002530:	e00a      	b.n	8002548 <HAL_QSPI_Transmit+0x118>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002536:	f043 0208 	orr.w	r2, r3, #8
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	77fb      	strb	r3, [r7, #31]
 8002542:	e001      	b.n	8002548 <HAL_QSPI_Transmit+0x118>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002544:	2302      	movs	r3, #2
 8002546:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8002550:	7ffb      	ldrb	r3, [r7, #31]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b08a      	sub	sp, #40	; 0x28
 800255e:	af02      	add	r7, sp, #8
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800256a:	f7fe fef3 	bl	8001354 <HAL_GetTick>
 800256e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3320      	adds	r3, #32
 800257e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_QSPI_Receive+0x36>
 800258c:	2302      	movs	r3, #2
 800258e:	e080      	b.n	8002692 <HAL_QSPI_Receive+0x138>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d16f      	bne.n	8002684 <HAL_QSPI_Receive+0x12a>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2200      	movs	r2, #0
 80025a8:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if(pData != NULL )
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d060      	beq.n	8002672 <HAL_QSPI_Receive+0x118>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2222      	movs	r2, #34	; 0x22
 80025b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	1c5a      	adds	r2, r3, #1
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	1c5a      	adds	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	6952      	ldr	r2, [r2, #20]
 80025e0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80025e4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80025e8:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	619a      	str	r2, [r3, #24]
      
      while(hqspi->RxXferCount > 0)
 80025f2:	e01a      	b.n	800262a <HAL_QSPI_Receive+0xd0>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	2201      	movs	r2, #1
 80025fc:	2106      	movs	r1, #6
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f99b 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 8002604:	4603      	mov	r3, r0
 8002606:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8002608:	7ffb      	ldrb	r3, [r7, #31]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d112      	bne.n	8002634 <HAL_QSPI_Receive+0xda>
        { 
          break;
        }

        *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002612:	1c59      	adds	r1, r3, #1
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	6291      	str	r1, [r2, #40]	; 0x28
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	7812      	ldrb	r2, [r2, #0]
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	701a      	strb	r2, [r3, #0]
        hqspi->RxXferCount--;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	1e5a      	subs	r2, r3, #1
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1e0      	bne.n	80025f4 <HAL_QSPI_Receive+0x9a>
 8002632:	e000      	b.n	8002636 <HAL_QSPI_Receive+0xdc>
          break;
 8002634:	bf00      	nop
      }
    
      if (status == HAL_OK)
 8002636:	7ffb      	ldrb	r3, [r7, #31]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d115      	bne.n	8002668 <HAL_QSPI_Receive+0x10e>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	2201      	movs	r2, #1
 8002644:	2102      	movs	r1, #2
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 f977 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 800264c:	4603      	mov	r3, r0
 800264e:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8002650:	7ffb      	ldrb	r3, [r7, #31]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d108      	bne.n	8002668 <HAL_QSPI_Receive+0x10e>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2202      	movs	r2, #2
 800265c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 f8f8 	bl	8002854 <HAL_QSPI_Abort>
 8002664:	4603      	mov	r3, r0
 8002666:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;    
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8002670:	e00a      	b.n	8002688 <HAL_QSPI_Receive+0x12e>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002676:	f043 0208 	orr.w	r2, r3, #8
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	77fb      	strb	r3, [r7, #31]
 8002682:	e001      	b.n	8002688 <HAL_QSPI_Receive+0x12e>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002684:	2302      	movs	r3, #2
 8002686:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8002690:	7ffb      	ldrb	r3, [r7, #31]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3720      	adds	r7, #32
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b088      	sub	sp, #32
 800269e:	af02      	add	r7, sp, #8
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 80026ac:	f7fe fe52 	bl	8001354 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d101      	bne.n	80026c2 <HAL_QSPI_AutoPolling+0x28>
 80026be:	2302      	movs	r3, #2
 80026c0:	e060      	b.n	8002784 <HAL_QSPI_AutoPolling+0xea>
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d14f      	bne.n	8002776 <HAL_QSPI_AutoPolling+0xdc>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2242      	movs	r2, #66	; 0x42
 80026e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	2200      	movs	r2, #0
 80026ec:	2120      	movs	r1, #32
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f000 f923 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80026f4:	4603      	mov	r3, r0
 80026f6:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 80026f8:	7dfb      	ldrb	r3, [r7, #23]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d13d      	bne.n	800277a <HAL_QSPI_AutoPolling+0xe0>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6852      	ldr	r2, [r2, #4]
 8002710:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6892      	ldr	r2, [r2, #8]
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Configure QSPI: CR register with Match mode and Automatic stop enabled 
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), 
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	f422 0140 	bic.w	r1, r2, #12582912	; 0xc00000
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6912      	ldr	r2, [r2, #16]
 800272e:	430a      	orrs	r2, r1
 8002730:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002734:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));
      
      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800273e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f92f 	bl	80029a8 <QSPI_Config>
      
      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2201      	movs	r2, #1
 8002752:	2108      	movs	r1, #8
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 f8f0 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 800275a:	4603      	mov	r3, r0
 800275c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800275e:	7dfb      	ldrb	r3, [r7, #23]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10a      	bne.n	800277a <HAL_QSPI_AutoPolling+0xe0>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2208      	movs	r2, #8
 800276a:	60da      	str	r2, [r3, #12]
        
        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8002774:	e001      	b.n	800277a <HAL_QSPI_AutoPolling+0xe0>
      }
    }
  }
  else
  {
    status = HAL_BUSY;   
 8002776:	2302      	movs	r3, #2
 8002778:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 8002782:	7dfb      	ldrb	r3, [r7, #23]
}
 8002784:	4618      	mov	r0, r3
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af02      	add	r7, sp, #8
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart = HAL_GetTick();
 800279c:	f7fe fdda 	bl	8001354 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d101      	bne.n	80027b2 <HAL_QSPI_MemoryMapped+0x26>
 80027ae:	2302      	movs	r3, #2
 80027b0:	e04c      	b.n	800284c <HAL_QSPI_MemoryMapped+0xc0>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_READY)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d13b      	bne.n	800283e <HAL_QSPI_MemoryMapped+0xb2>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2200      	movs	r2, #0
 80027ca:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2282      	movs	r2, #130	; 0x82
 80027d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	2200      	movs	r2, #0
 80027de:	2120      	movs	r1, #32
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f8aa 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	75fb      	strb	r3, [r7, #23]
    
    if (status == HAL_OK)
 80027ea:	7dfb      	ldrb	r3, [r7, #23]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d128      	bne.n	8002842 <HAL_QSPI_MemoryMapped+0xb6>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	6812      	ldr	r2, [r2, #0]
 80027f8:	6812      	ldr	r2, [r2, #0]
 80027fa:	f022 0108 	bic.w	r1, r2, #8
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6852      	ldr	r2, [r2, #4]
 8002802:	430a      	orrs	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
      
    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b08      	cmp	r3, #8
 800280c:	d110      	bne.n	8002830 <HAL_QSPI_MemoryMapped+0xa4>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));
        
        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	6812      	ldr	r2, [r2, #0]
 8002816:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2210      	movs	r2, #16
 800281e:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	6812      	ldr	r2, [r2, #0]
 800282a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800282e:	601a      	str	r2, [r3, #0]
      }
      
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8002830:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002834:	68b9      	ldr	r1, [r7, #8]
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 f8b6 	bl	80029a8 <QSPI_Config>
 800283c:	e001      	b.n	8002842 <HAL_QSPI_MemoryMapped+0xb6>
    }
  }
  else
  {
    status = HAL_BUSY;   
 800283e:	2302      	movs	r3, #2
 8002840:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  /* Return function status */
  return status;  
 800284a:	7dfb      	ldrb	r3, [r7, #23]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3718      	adds	r7, #24
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af02      	add	r7, sp, #8
 800285a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8002860:	f7fe fd78 	bl	8001354 <HAL_GetTick>
 8002864:	60b8      	str	r0, [r7, #8]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800286c:	b2db      	uxtb	r3, r3
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d04e      	beq.n	8002914 <HAL_QSPI_Abort+0xc0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	d017      	beq.n	80028bc <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	f022 0204 	bic.w	r2, r2, #4
 800289a:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fe ffa3 	bl	80017ec <HAL_DMA_Abort>
 80028a6:	4603      	mov	r3, r0
 80028a8:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b4:	f043 0204 	orr.w	r2, r3, #4
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }  
  
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	f042 0202 	orr.w	r2, r2, #2
 80028ca:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2201      	movs	r2, #1
 80028d6:	2102      	movs	r1, #2
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 f82e 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 80028de:	4603      	mov	r3, r0
 80028e0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d10e      	bne.n	8002906 <HAL_QSPI_Abort+0xb2>
      { 
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2202      	movs	r2, #2
 80028ee:	60da      	str	r2, [r3, #12]
    
      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2120      	movs	r1, #32
 80028fc:	6878      	ldr	r0, [r7, #4]
 80028fe:	f000 f81c 	bl	800293a <QSPI_WaitFlagStateUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002906:	7bfb      	ldrb	r3, [r7, #15]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d103      	bne.n	8002914 <HAL_QSPI_Abort+0xc0>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8002914:	7bfb      	ldrb	r3, [r7, #15]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
 8002926:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	683a      	ldr	r2, [r7, #0]
 800292c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800292e:	bf00      	nop
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr

0800293a <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800293a:	b580      	push	{r7, lr}
 800293c:	b084      	sub	sp, #16
 800293e:	af00      	add	r7, sp, #0
 8002940:	60f8      	str	r0, [r7, #12]
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	603b      	str	r3, [r7, #0]
 8002946:	4613      	mov	r3, r2
 8002948:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800294a:	e01a      	b.n	8002982 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002952:	d016      	beq.n	8002982 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d007      	beq.n	800296a <QSPI_WaitFlagStateUntilTimeout+0x30>
 800295a:	f7fe fcfb 	bl	8001354 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	1ad2      	subs	r2, r2, r3
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	429a      	cmp	r2, r3
 8002968:	d90b      	bls.n	8002982 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2204      	movs	r2, #4
 800296e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002976:	f043 0201 	orr.w	r2, r3, #1
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e00e      	b.n	80029a0 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	bf14      	ite	ne
 8002990:	2301      	movne	r3, #1
 8002992:	2300      	moveq	r3, #0
 8002994:	b2db      	uxtb	r3, r3
 8002996:	461a      	mov	r2, r3
 8002998:	79fb      	ldrb	r3, [r7, #7]
 800299a:	429a      	cmp	r2, r3
 800299c:	d1d6      	bne.n	800294c <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3710      	adds	r7, #16
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d009      	beq.n	80029d0 <QSPI_Config+0x28>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80029c2:	d005      	beq.n	80029d0 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1));
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68ba      	ldr	r2, [r7, #8]
 80029ca:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80029cc:	3a01      	subs	r2, #1
 80029ce:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80b5 	beq.w	8002b44 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d05d      	beq.n	8002a9e <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	6892      	ldr	r2, [r2, #8]
 80029ea:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d030      	beq.n	8002a56 <QSPI_Config+0xae>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a00:	4311      	orrs	r1, r2
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a06:	4311      	orrs	r1, r2
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a0c:	4311      	orrs	r1, r2
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	6952      	ldr	r2, [r2, #20]
 8002a12:	0492      	lsls	r2, r2, #18
 8002a14:	4311      	orrs	r1, r2
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	6912      	ldr	r2, [r2, #16]
 8002a1a:	4311      	orrs	r1, r2
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	6a12      	ldr	r2, [r2, #32]
 8002a20:	4311      	orrs	r1, r2
 8002a22:	68ba      	ldr	r2, [r7, #8]
 8002a24:	68d2      	ldr	r2, [r2, #12]
 8002a26:	4311      	orrs	r1, r2
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	69d2      	ldr	r2, [r2, #28]
 8002a2c:	4311      	orrs	r1, r2
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	6992      	ldr	r2, [r2, #24]
 8002a32:	4311      	orrs	r1, r2
 8002a34:	68ba      	ldr	r2, [r7, #8]
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	4311      	orrs	r1, r2
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | 
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode | 
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | 
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002a46:	f000 8127 	beq.w	8002c98 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	6852      	ldr	r2, [r2, #4]
 8002a52:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8002a54:	e120      	b.n	8002c98 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002a62:	4311      	orrs	r1, r2
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a68:	4311      	orrs	r1, r2
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a6e:	4311      	orrs	r1, r2
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	6952      	ldr	r2, [r2, #20]
 8002a74:	0492      	lsls	r2, r2, #18
 8002a76:	4311      	orrs	r1, r2
 8002a78:	68ba      	ldr	r2, [r7, #8]
 8002a7a:	6912      	ldr	r2, [r2, #16]
 8002a7c:	4311      	orrs	r1, r2
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	6a12      	ldr	r2, [r2, #32]
 8002a82:	4311      	orrs	r1, r2
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	69d2      	ldr	r2, [r2, #28]
 8002a88:	4311      	orrs	r1, r2
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	6992      	ldr	r2, [r2, #24]
 8002a8e:	4311      	orrs	r1, r2
 8002a90:	68ba      	ldr	r2, [r7, #8]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	4311      	orrs	r1, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	615a      	str	r2, [r3, #20]
}
 8002a9c:	e0fc      	b.n	8002c98 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d02d      	beq.n	8002b02 <QSPI_Config+0x15a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	68ba      	ldr	r2, [r7, #8]
 8002aac:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ab2:	4311      	orrs	r1, r2
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ab8:	4311      	orrs	r1, r2
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002abe:	4311      	orrs	r1, r2
 8002ac0:	68ba      	ldr	r2, [r7, #8]
 8002ac2:	6952      	ldr	r2, [r2, #20]
 8002ac4:	0492      	lsls	r2, r2, #18
 8002ac6:	4311      	orrs	r1, r2
 8002ac8:	68ba      	ldr	r2, [r7, #8]
 8002aca:	6a12      	ldr	r2, [r2, #32]
 8002acc:	4311      	orrs	r1, r2
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	68d2      	ldr	r2, [r2, #12]
 8002ad2:	4311      	orrs	r1, r2
 8002ad4:	68ba      	ldr	r2, [r7, #8]
 8002ad6:	69d2      	ldr	r2, [r2, #28]
 8002ad8:	4311      	orrs	r1, r2
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	6992      	ldr	r2, [r2, #24]
 8002ade:	4311      	orrs	r1, r2
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	4311      	orrs	r1, r2
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002af2:	f000 80d1 	beq.w	8002c98 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	6852      	ldr	r2, [r2, #4]
 8002afe:	619a      	str	r2, [r3, #24]
}
 8002b00:	e0ca      	b.n	8002c98 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b0e:	4311      	orrs	r1, r2
 8002b10:	68ba      	ldr	r2, [r7, #8]
 8002b12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b14:	4311      	orrs	r1, r2
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b1a:	4311      	orrs	r1, r2
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	6952      	ldr	r2, [r2, #20]
 8002b20:	0492      	lsls	r2, r2, #18
 8002b22:	4311      	orrs	r1, r2
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	6a12      	ldr	r2, [r2, #32]
 8002b28:	4311      	orrs	r1, r2
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	69d2      	ldr	r2, [r2, #28]
 8002b2e:	4311      	orrs	r1, r2
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	6992      	ldr	r2, [r2, #24]
 8002b34:	4311      	orrs	r1, r2
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	4311      	orrs	r1, r2
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	615a      	str	r2, [r3, #20]
}
 8002b42:	e0a9      	b.n	8002c98 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d056      	beq.n	8002bfa <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68ba      	ldr	r2, [r7, #8]
 8002b52:	6892      	ldr	r2, [r2, #8]
 8002b54:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d02c      	beq.n	8002bb8 <QSPI_Config+0x210>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002b6a:	4311      	orrs	r1, r2
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b70:	4311      	orrs	r1, r2
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b76:	4311      	orrs	r1, r2
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	6952      	ldr	r2, [r2, #20]
 8002b7c:	0492      	lsls	r2, r2, #18
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	6912      	ldr	r2, [r2, #16]
 8002b84:	4311      	orrs	r1, r2
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	6a12      	ldr	r2, [r2, #32]
 8002b8a:	4311      	orrs	r1, r2
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	68d2      	ldr	r2, [r2, #12]
 8002b90:	4311      	orrs	r1, r2
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	69d2      	ldr	r2, [r2, #28]
 8002b96:	4311      	orrs	r1, r2
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	6992      	ldr	r2, [r2, #24]
 8002b9c:	4311      	orrs	r1, r2
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002baa:	d075      	beq.n	8002c98 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	6852      	ldr	r2, [r2, #4]
 8002bb4:	619a      	str	r2, [r3, #24]
}
 8002bb6:	e06f      	b.n	8002c98 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002bc4:	4311      	orrs	r1, r2
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bca:	4311      	orrs	r1, r2
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bd0:	4311      	orrs	r1, r2
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	6952      	ldr	r2, [r2, #20]
 8002bd6:	0492      	lsls	r2, r2, #18
 8002bd8:	4311      	orrs	r1, r2
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	6912      	ldr	r2, [r2, #16]
 8002bde:	4311      	orrs	r1, r2
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	6a12      	ldr	r2, [r2, #32]
 8002be4:	4311      	orrs	r1, r2
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	69d2      	ldr	r2, [r2, #28]
 8002bea:	4311      	orrs	r1, r2
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	6992      	ldr	r2, [r2, #24]
 8002bf0:	4311      	orrs	r1, r2
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	430a      	orrs	r2, r1
 8002bf6:	615a      	str	r2, [r3, #20]
}
 8002bf8:	e04e      	b.n	8002c98 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d029      	beq.n	8002c56 <QSPI_Config+0x2ae>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68ba      	ldr	r2, [r7, #8]
 8002c08:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c0e:	4311      	orrs	r1, r2
 8002c10:	68ba      	ldr	r2, [r7, #8]
 8002c12:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c14:	4311      	orrs	r1, r2
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c1a:	4311      	orrs	r1, r2
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	6952      	ldr	r2, [r2, #20]
 8002c20:	0492      	lsls	r2, r2, #18
 8002c22:	4311      	orrs	r1, r2
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	6a12      	ldr	r2, [r2, #32]
 8002c28:	4311      	orrs	r1, r2
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	68d2      	ldr	r2, [r2, #12]
 8002c2e:	4311      	orrs	r1, r2
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	69d2      	ldr	r2, [r2, #28]
 8002c34:	4311      	orrs	r1, r2
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	6992      	ldr	r2, [r2, #24]
 8002c3a:	4311      	orrs	r1, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002c48:	d026      	beq.n	8002c98 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	6852      	ldr	r2, [r2, #4]
 8002c52:	619a      	str	r2, [r3, #24]
}
 8002c54:	e020      	b.n	8002c98 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d01c      	beq.n	8002c98 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | 
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c66:	68ba      	ldr	r2, [r7, #8]
 8002c68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c6a:	4311      	orrs	r1, r2
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c70:	4311      	orrs	r1, r2
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c76:	4311      	orrs	r1, r2
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	6952      	ldr	r2, [r2, #20]
 8002c7c:	0492      	lsls	r2, r2, #18
 8002c7e:	4311      	orrs	r1, r2
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	6a12      	ldr	r2, [r2, #32]
 8002c84:	4311      	orrs	r1, r2
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	69d2      	ldr	r2, [r2, #28]
 8002c8a:	4311      	orrs	r1, r2
 8002c8c:	68ba      	ldr	r2, [r7, #8]
 8002c8e:	6992      	ldr	r2, [r2, #24]
 8002c90:	4311      	orrs	r1, r2
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	615a      	str	r2, [r3, #20]
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002cac:	2300      	movs	r3, #0
 8002cae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0310 	and.w	r3, r3, #16
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	f000 80d0 	beq.w	8002e5e <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8002cbe:	4ba1      	ldr	r3, [pc, #644]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 030c 	and.w	r3, r3, #12
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d179      	bne.n	8002dbe <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cca:	4b9e      	ldr	r3, [pc, #632]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x3e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e33c      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1a      	ldr	r2, [r3, #32]
 8002ce6:	4b97      	ldr	r3, [pc, #604]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <HAL_RCC_OscConfig+0x58>
 8002cf2:	4b94      	ldr	r3, [pc, #592]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cfa:	e005      	b.n	8002d08 <HAL_RCC_OscConfig+0x64>
 8002cfc:	4b91      	ldr	r3, [pc, #580]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d923      	bls.n	8002d54 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 fd25 	bl	8003760 <RCC_SetFlashLatencyFromMSIRange>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e31d      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d20:	4a88      	ldr	r2, [pc, #544]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d22:	4b88      	ldr	r3, [pc, #544]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f043 0308 	orr.w	r3, r3, #8
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	4985      	ldr	r1, [pc, #532]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d2e:	4b85      	ldr	r3, [pc, #532]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d3e:	4981      	ldr	r1, [pc, #516]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d40:	4b80      	ldr	r3, [pc, #512]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	604b      	str	r3, [r1, #4]
 8002d52:	e022      	b.n	8002d9a <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d54:	4a7b      	ldr	r2, [pc, #492]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d56:	4b7b      	ldr	r3, [pc, #492]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f043 0308 	orr.w	r3, r3, #8
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	4978      	ldr	r1, [pc, #480]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d62:	4b78      	ldr	r3, [pc, #480]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d72:	4974      	ldr	r1, [pc, #464]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d74:	4b73      	ldr	r3, [pc, #460]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	021b      	lsls	r3, r3, #8
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fce8 	bl	8003760 <RCC_SetFlashLatencyFromMSIRange>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e2e0      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d9a:	f000 fbfd 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8002d9e:	4601      	mov	r1, r0
 8002da0:	4b68      	ldr	r3, [pc, #416]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	091b      	lsrs	r3, r3, #4
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	4a67      	ldr	r2, [pc, #412]	; (8002f48 <HAL_RCC_OscConfig+0x2a4>)
 8002dac:	5cd3      	ldrb	r3, [r2, r3]
 8002dae:	fa21 f303 	lsr.w	r3, r1, r3
 8002db2:	4a66      	ldr	r2, [pc, #408]	; (8002f4c <HAL_RCC_OscConfig+0x2a8>)
 8002db4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8002db6:	2000      	movs	r0, #0
 8002db8:	f7fe faa2 	bl	8001300 <HAL_InitTick>
 8002dbc:	e04f      	b.n	8002e5e <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d032      	beq.n	8002e2c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dc6:	4a5f      	ldr	r2, [pc, #380]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002dc8:	4b5e      	ldr	r3, [pc, #376]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dd2:	f7fe fabf 	bl	8001354 <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002dd8:	e008      	b.n	8002dec <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dda:	f7fe fabb 	bl	8001354 <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e2b7      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002dec:	4b55      	ldr	r3, [pc, #340]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0f0      	beq.n	8002dda <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002df8:	4a52      	ldr	r2, [pc, #328]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002dfa:	4b52      	ldr	r3, [pc, #328]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f043 0308 	orr.w	r3, r3, #8
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	494f      	ldr	r1, [pc, #316]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e06:	4b4f      	ldr	r3, [pc, #316]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e16:	494b      	ldr	r1, [pc, #300]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e18:	4b4a      	ldr	r3, [pc, #296]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	69db      	ldr	r3, [r3, #28]
 8002e24:	021b      	lsls	r3, r3, #8
 8002e26:	4313      	orrs	r3, r2
 8002e28:	604b      	str	r3, [r1, #4]
 8002e2a:	e018      	b.n	8002e5e <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e2c:	4a45      	ldr	r2, [pc, #276]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e2e:	4b45      	ldr	r3, [pc, #276]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e38:	f7fe fa8c 	bl	8001354 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e40:	f7fe fa88 	bl	8001354 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e284      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002e52:	4b3c      	ldr	r3, [pc, #240]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d07a      	beq.n	8002f60 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8002e6a:	4b36      	ldr	r3, [pc, #216]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d00b      	beq.n	8002e8e <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e76:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 8002e7e:	2b0c      	cmp	r3, #12
 8002e80:	d111      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e82:	4b30      	ldr	r3, [pc, #192]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e84:	68db      	ldr	r3, [r3, #12]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	2b03      	cmp	r3, #3
 8002e8c:	d10b      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e8e:	4b2d      	ldr	r3, [pc, #180]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d061      	beq.n	8002f5e <HAL_RCC_OscConfig+0x2ba>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d15d      	bne.n	8002f5e <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e25a      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eae:	d106      	bne.n	8002ebe <HAL_RCC_OscConfig+0x21a>
 8002eb0:	4a24      	ldr	r2, [pc, #144]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002eb2:	4b24      	ldr	r3, [pc, #144]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eba:	6013      	str	r3, [r2, #0]
 8002ebc:	e01d      	b.n	8002efa <HAL_RCC_OscConfig+0x256>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ec6:	d10c      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x23e>
 8002ec8:	4a1e      	ldr	r2, [pc, #120]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002eca:	4b1e      	ldr	r3, [pc, #120]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	4a1b      	ldr	r2, [pc, #108]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ed6:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ede:	6013      	str	r3, [r2, #0]
 8002ee0:	e00b      	b.n	8002efa <HAL_RCC_OscConfig+0x256>
 8002ee2:	4a18      	ldr	r2, [pc, #96]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ee4:	4b17      	ldr	r3, [pc, #92]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eec:	6013      	str	r3, [r2, #0]
 8002eee:	4a15      	ldr	r2, [pc, #84]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ef0:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ef8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d013      	beq.n	8002f2a <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f02:	f7fe fa27 	bl	8001354 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f0a:	f7fe fa23 	bl	8001354 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b64      	cmp	r3, #100	; 0x64
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e21f      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002f1c:	4b09      	ldr	r3, [pc, #36]	; (8002f44 <HAL_RCC_OscConfig+0x2a0>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x266>
 8002f28:	e01a      	b.n	8002f60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2a:	f7fe fa13 	bl	8001354 <HAL_GetTick>
 8002f2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002f30:	e00e      	b.n	8002f50 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f32:	f7fe fa0f 	bl	8001354 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b64      	cmp	r3, #100	; 0x64
 8002f3e:	d907      	bls.n	8002f50 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e20b      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
 8002f44:	40021000 	.word	0x40021000
 8002f48:	08005760 	.word	0x08005760
 8002f4c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002f50:	4ba9      	ldr	r3, [pc, #676]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1ea      	bne.n	8002f32 <HAL_RCC_OscConfig+0x28e>
 8002f5c:	e000      	b.n	8002f60 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f5e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d069      	beq.n	8003040 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002f6c:	4ba2      	ldr	r3, [pc, #648]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 030c 	and.w	r3, r3, #12
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d00b      	beq.n	8002f90 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f78:	4b9f      	ldr	r3, [pc, #636]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002f80:	2b0c      	cmp	r3, #12
 8002f82:	d11c      	bne.n	8002fbe <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f84:	4b9c      	ldr	r3, [pc, #624]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d116      	bne.n	8002fbe <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f90:	4b99      	ldr	r3, [pc, #612]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d005      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x304>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e1d9      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa8:	4993      	ldr	r1, [pc, #588]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002faa:	4b93      	ldr	r3, [pc, #588]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	061b      	lsls	r3, r3, #24
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fbc:	e040      	b.n	8003040 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d023      	beq.n	800300e <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fc6:	4a8c      	ldr	r2, [pc, #560]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002fc8:	4b8b      	ldr	r3, [pc, #556]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd2:	f7fe f9bf 	bl	8001354 <HAL_GetTick>
 8002fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002fd8:	e008      	b.n	8002fec <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fda:	f7fe f9bb 	bl	8001354 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e1b7      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002fec:	4b82      	ldr	r3, [pc, #520]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0f0      	beq.n	8002fda <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff8:	497f      	ldr	r1, [pc, #508]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002ffa:	4b7f      	ldr	r3, [pc, #508]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	061b      	lsls	r3, r3, #24
 8003008:	4313      	orrs	r3, r2
 800300a:	604b      	str	r3, [r1, #4]
 800300c:	e018      	b.n	8003040 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800300e:	4a7a      	ldr	r2, [pc, #488]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003010:	4b79      	ldr	r3, [pc, #484]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301a:	f7fe f99b 	bl	8001354 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003022:	f7fe f997 	bl	8001354 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e193      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8003034:	4b70      	ldr	r3, [pc, #448]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1f0      	bne.n	8003022 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b00      	cmp	r3, #0
 800304a:	d03c      	beq.n	80030c6 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d01c      	beq.n	800308e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003054:	4a68      	ldr	r2, [pc, #416]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003056:	4b68      	ldr	r3, [pc, #416]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003058:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800305c:	f043 0301 	orr.w	r3, r3, #1
 8003060:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003064:	f7fe f976 	bl	8001354 <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800306a:	e008      	b.n	800307e <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800306c:	f7fe f972 	bl	8001354 <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d901      	bls.n	800307e <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e16e      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800307e:	4b5e      	ldr	r3, [pc, #376]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003080:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0ef      	beq.n	800306c <HAL_RCC_OscConfig+0x3c8>
 800308c:	e01b      	b.n	80030c6 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800308e:	4a5a      	ldr	r2, [pc, #360]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003090:	4b59      	ldr	r3, [pc, #356]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003096:	f023 0301 	bic.w	r3, r3, #1
 800309a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309e:	f7fe f959 	bl	8001354 <HAL_GetTick>
 80030a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80030a4:	e008      	b.n	80030b8 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a6:	f7fe f955 	bl	8001354 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d901      	bls.n	80030b8 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e151      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80030b8:	4b4f      	ldr	r3, [pc, #316]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80030ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1ef      	bne.n	80030a6 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0304 	and.w	r3, r3, #4
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 80a6 	beq.w	8003220 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d4:	2300      	movs	r3, #0
 80030d6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030d8:	4b47      	ldr	r3, [pc, #284]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10d      	bne.n	8003100 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e4:	4a44      	ldr	r2, [pc, #272]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80030e6:	4b44      	ldr	r3, [pc, #272]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80030e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ee:	6593      	str	r3, [r2, #88]	; 0x58
 80030f0:	4b41      	ldr	r3, [pc, #260]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030fc:	2301      	movs	r3, #1
 80030fe:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003100:	4b3e      	ldr	r3, [pc, #248]	; (80031fc <HAL_RCC_OscConfig+0x558>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d118      	bne.n	800313e <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800310c:	4a3b      	ldr	r2, [pc, #236]	; (80031fc <HAL_RCC_OscConfig+0x558>)
 800310e:	4b3b      	ldr	r3, [pc, #236]	; (80031fc <HAL_RCC_OscConfig+0x558>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003116:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003118:	f7fe f91c 	bl	8001354 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003120:	f7fe f918 	bl	8001354 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e114      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003132:	4b32      	ldr	r3, [pc, #200]	; (80031fc <HAL_RCC_OscConfig+0x558>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0f0      	beq.n	8003120 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <HAL_RCC_OscConfig+0x4b4>
 8003146:	4a2c      	ldr	r2, [pc, #176]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003148:	4b2b      	ldr	r3, [pc, #172]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 800314a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003156:	e024      	b.n	80031a2 <HAL_RCC_OscConfig+0x4fe>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b05      	cmp	r3, #5
 800315e:	d110      	bne.n	8003182 <HAL_RCC_OscConfig+0x4de>
 8003160:	4a25      	ldr	r2, [pc, #148]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003162:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003168:	f043 0304 	orr.w	r3, r3, #4
 800316c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003170:	4a21      	ldr	r2, [pc, #132]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003172:	4b21      	ldr	r3, [pc, #132]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003180:	e00f      	b.n	80031a2 <HAL_RCC_OscConfig+0x4fe>
 8003182:	4a1d      	ldr	r2, [pc, #116]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003184:	4b1c      	ldr	r3, [pc, #112]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f023 0301 	bic.w	r3, r3, #1
 800318e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003192:	4a19      	ldr	r2, [pc, #100]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003194:	4b18      	ldr	r3, [pc, #96]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319a:	f023 0304 	bic.w	r3, r3, #4
 800319e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d016      	beq.n	80031d8 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031aa:	f7fe f8d3 	bl	8001354 <HAL_GetTick>
 80031ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80031b0:	e00a      	b.n	80031c8 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b2:	f7fe f8cf 	bl	8001354 <HAL_GetTick>
 80031b6:	4602      	mov	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e0c9      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80031c8:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <HAL_RCC_OscConfig+0x554>)
 80031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0ed      	beq.n	80031b2 <HAL_RCC_OscConfig+0x50e>
 80031d6:	e01a      	b.n	800320e <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d8:	f7fe f8bc 	bl	8001354 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 80031de:	e00f      	b.n	8003200 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031e0:	f7fe f8b8 	bl	8001354 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d906      	bls.n	8003200 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e0b2      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
 80031f6:	bf00      	nop
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8003200:	4b58      	ldr	r3, [pc, #352]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1e8      	bne.n	80031e0 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800320e:	7dfb      	ldrb	r3, [r7, #23]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d105      	bne.n	8003220 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003214:	4a53      	ldr	r2, [pc, #332]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003216:	4b53      	ldr	r3, [pc, #332]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800321e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 8098 	beq.w	800335a <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800322a:	4b4e      	ldr	r3, [pc, #312]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b0c      	cmp	r3, #12
 8003234:	f000 808f 	beq.w	8003356 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	2b02      	cmp	r3, #2
 800323e:	d156      	bne.n	80032ee <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003240:	4a48      	ldr	r2, [pc, #288]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003242:	4b48      	ldr	r3, [pc, #288]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800324a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324c:	f7fe f882 	bl	8001354 <HAL_GetTick>
 8003250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003252:	e008      	b.n	8003266 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003254:	f7fe f87e 	bl	8001354 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d901      	bls.n	8003266 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e07a      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003266:	4b3f      	ldr	r3, [pc, #252]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1f0      	bne.n	8003254 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003272:	493c      	ldr	r1, [pc, #240]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003278:	3b01      	subs	r3, #1
 800327a:	011a      	lsls	r2, r3, #4
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003280:	021b      	lsls	r3, r3, #8
 8003282:	431a      	orrs	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003288:	091b      	lsrs	r3, r3, #4
 800328a:	045b      	lsls	r3, r3, #17
 800328c:	431a      	orrs	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003292:	431a      	orrs	r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003298:	085b      	lsrs	r3, r3, #1
 800329a:	3b01      	subs	r3, #1
 800329c:	055b      	lsls	r3, r3, #21
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	085b      	lsrs	r3, r3, #1
 80032a6:	3b01      	subs	r3, #1
 80032a8:	065b      	lsls	r3, r3, #25
 80032aa:	4313      	orrs	r3, r2
 80032ac:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ae:	4a2d      	ldr	r2, [pc, #180]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032b0:	4b2c      	ldr	r3, [pc, #176]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032b8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032ba:	4a2a      	ldr	r2, [pc, #168]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032bc:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032c4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c6:	f7fe f845 	bl	8001354 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ce:	f7fe f841 	bl	8001354 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e03d      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80032e0:	4b20      	ldr	r3, [pc, #128]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0f0      	beq.n	80032ce <HAL_RCC_OscConfig+0x62a>
 80032ec:	e035      	b.n	800335a <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ee:	4a1d      	ldr	r2, [pc, #116]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032f0:	4b1c      	ldr	r3, [pc, #112]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032f8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80032fa:	4b1a      	ldr	r3, [pc, #104]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10b      	bne.n	800331e <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8003306:	4b17      	ldr	r3, [pc, #92]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 800330e:	2b00      	cmp	r3, #0
 8003310:	d105      	bne.n	800331e <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003312:	4a14      	ldr	r2, [pc, #80]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003314:	4b13      	ldr	r3, [pc, #76]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f023 0303 	bic.w	r3, r3, #3
 800331c:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800331e:	4a11      	ldr	r2, [pc, #68]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003320:	4b10      	ldr	r3, [pc, #64]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800332c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332e:	f7fe f811 	bl	8001354 <HAL_GetTick>
 8003332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003334:	e008      	b.n	8003348 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003336:	f7fe f80d 	bl	8001354 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e009      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003348:	4b06      	ldr	r3, [pc, #24]	; (8003364 <HAL_RCC_OscConfig+0x6c0>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1f0      	bne.n	8003336 <HAL_RCC_OscConfig+0x692>
 8003354:	e001      	b.n	800335a <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e000      	b.n	800335c <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 800335a:	2300      	movs	r3, #0
}
 800335c:	4618      	mov	r0, r3
 800335e:	3718      	adds	r7, #24
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40021000 	.word	0x40021000

08003368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003372:	2300      	movs	r3, #0
 8003374:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8003376:	4b84      	ldr	r3, [pc, #528]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0207 	and.w	r2, r3, #7
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d210      	bcs.n	80033a6 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003384:	4980      	ldr	r1, [pc, #512]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 8003386:	4b80      	ldr	r3, [pc, #512]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f023 0207 	bic.w	r2, r3, #7
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	4313      	orrs	r3, r2
 8003392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8003394:	4b7c      	ldr	r3, [pc, #496]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0207 	and.w	r2, r3, #7
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0ec      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 808e 	beq.w	80034d0 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b03      	cmp	r3, #3
 80033ba:	d107      	bne.n	80033cc <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80033bc:	4b73      	ldr	r3, [pc, #460]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d121      	bne.n	800340c <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0d9      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d107      	bne.n	80033e4 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80033d4:	4b6d      	ldr	r3, [pc, #436]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d115      	bne.n	800340c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e0cd      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d107      	bne.n	80033fc <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80033ec:	4b67      	ldr	r3, [pc, #412]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d109      	bne.n	800340c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e0c1      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80033fc:	4b63      	ldr	r3, [pc, #396]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0b9      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800340c:	495f      	ldr	r1, [pc, #380]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 800340e:	4b5f      	ldr	r3, [pc, #380]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f023 0203 	bic.w	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4313      	orrs	r3, r2
 800341c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800341e:	f7fd ff99 	bl	8001354 <HAL_GetTick>
 8003422:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b03      	cmp	r3, #3
 800342a:	d112      	bne.n	8003452 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800342c:	e00a      	b.n	8003444 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800342e:	f7fd ff91 	bl	8001354 <HAL_GetTick>
 8003432:	4602      	mov	r2, r0
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	1ad3      	subs	r3, r2, r3
 8003438:	f241 3288 	movw	r2, #5000	; 0x1388
 800343c:	4293      	cmp	r3, r2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e09d      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003444:	4b51      	ldr	r3, [pc, #324]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f003 030c 	and.w	r3, r3, #12
 800344c:	2b0c      	cmp	r3, #12
 800344e:	d1ee      	bne.n	800342e <HAL_RCC_ClockConfig+0xc6>
 8003450:	e03e      	b.n	80034d0 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d112      	bne.n	8003480 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800345a:	e00a      	b.n	8003472 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345c:	f7fd ff7a 	bl	8001354 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f241 3288 	movw	r2, #5000	; 0x1388
 800346a:	4293      	cmp	r3, r2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e086      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003472:	4b46      	ldr	r3, [pc, #280]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 030c 	and.w	r3, r3, #12
 800347a:	2b08      	cmp	r3, #8
 800347c:	d1ee      	bne.n	800345c <HAL_RCC_ClockConfig+0xf4>
 800347e:	e027      	b.n	80034d0 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d11d      	bne.n	80034c4 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003488:	e00a      	b.n	80034a0 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800348a:	f7fd ff63 	bl	8001354 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	f241 3288 	movw	r2, #5000	; 0x1388
 8003498:	4293      	cmp	r3, r2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e06f      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 80034a0:	4b3a      	ldr	r3, [pc, #232]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 030c 	and.w	r3, r3, #12
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1ee      	bne.n	800348a <HAL_RCC_ClockConfig+0x122>
 80034ac:	e010      	b.n	80034d0 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ae:	f7fd ff51 	bl	8001354 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034bc:	4293      	cmp	r3, r2
 80034be:	d901      	bls.n	80034c4 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	e05d      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80034c4:	4b31      	ldr	r3, [pc, #196]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f003 030c 	and.w	r3, r3, #12
 80034cc:	2b04      	cmp	r3, #4
 80034ce:	d1ee      	bne.n	80034ae <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0302 	and.w	r3, r3, #2
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d008      	beq.n	80034ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034dc:	492b      	ldr	r1, [pc, #172]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80034de:	4b2b      	ldr	r3, [pc, #172]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 80034ee:	4b26      	ldr	r3, [pc, #152]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0207 	and.w	r2, r3, #7
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d910      	bls.n	800351e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034fc:	4922      	ldr	r1, [pc, #136]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 80034fe:	4b22      	ldr	r3, [pc, #136]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f023 0207 	bic.w	r2, r3, #7
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	4313      	orrs	r3, r2
 800350a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 800350c:	4b1e      	ldr	r3, [pc, #120]	; (8003588 <HAL_RCC_ClockConfig+0x220>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0207 	and.w	r2, r3, #7
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d001      	beq.n	800351e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e030      	b.n	8003580 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b00      	cmp	r3, #0
 8003528:	d008      	beq.n	800353c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800352a:	4918      	ldr	r1, [pc, #96]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 800352c:	4b17      	ldr	r3, [pc, #92]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4313      	orrs	r3, r2
 800353a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b00      	cmp	r3, #0
 8003546:	d009      	beq.n	800355c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003548:	4910      	ldr	r1, [pc, #64]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 800354a:	4b10      	ldr	r3, [pc, #64]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	691b      	ldr	r3, [r3, #16]
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	4313      	orrs	r3, r2
 800355a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800355c:	f000 f81c 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8003560:	4601      	mov	r1, r0
 8003562:	4b0a      	ldr	r3, [pc, #40]	; (800358c <HAL_RCC_ClockConfig+0x224>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	4a08      	ldr	r2, [pc, #32]	; (8003590 <HAL_RCC_ClockConfig+0x228>)
 800356e:	5cd3      	ldrb	r3, [r2, r3]
 8003570:	fa21 f303 	lsr.w	r3, r1, r3
 8003574:	4a07      	ldr	r2, [pc, #28]	; (8003594 <HAL_RCC_ClockConfig+0x22c>)
 8003576:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003578:	2000      	movs	r0, #0
 800357a:	f7fd fec1 	bl	8001300 <HAL_InitTick>

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3710      	adds	r7, #16
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40022000 	.word	0x40022000
 800358c:	40021000 	.word	0x40021000
 8003590:	08005760 	.word	0x08005760
 8003594:	20000000 	.word	0x20000000

08003598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	2300      	movs	r3, #0
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	2302      	movs	r3, #2
 80035ac:	607b      	str	r3, [r7, #4]
 80035ae:	2302      	movs	r3, #2
 80035b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80035b6:	4b4c      	ldr	r3, [pc, #304]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 030c 	and.w	r3, r3, #12
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80035c2:	4b49      	ldr	r3, [pc, #292]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80035ca:	2b0c      	cmp	r3, #12
 80035cc:	d127      	bne.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80035ce:	4b46      	ldr	r3, [pc, #280]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f003 0303 	and.w	r3, r3, #3
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d121      	bne.n	800361e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80035da:	4b43      	ldr	r3, [pc, #268]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0308 	and.w	r3, r3, #8
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d107      	bne.n	80035f6 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035e6:	4b40      	ldr	r3, [pc, #256]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ec:	0a1b      	lsrs	r3, r3, #8
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	617b      	str	r3, [r7, #20]
 80035f4:	e005      	b.n	8003602 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035f6:	4b3c      	ldr	r3, [pc, #240]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	091b      	lsrs	r3, r3, #4
 80035fc:	f003 030f 	and.w	r3, r3, #15
 8003600:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003602:	4a3a      	ldr	r2, [pc, #232]	; (80036ec <HAL_RCC_GetSysClockFreq+0x154>)
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800360a:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 800360c:	4b36      	ldr	r3, [pc, #216]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f003 030c 	and.w	r3, r3, #12
 8003614:	2b00      	cmp	r3, #0
 8003616:	d113      	bne.n	8003640 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 800361c:	e010      	b.n	8003640 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800361e:	4b32      	ldr	r3, [pc, #200]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 030c 	and.w	r3, r3, #12
 8003626:	2b04      	cmp	r3, #4
 8003628:	d102      	bne.n	8003630 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800362a:	4b31      	ldr	r3, [pc, #196]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x158>)
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	e007      	b.n	8003640 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003630:	4b2d      	ldr	r3, [pc, #180]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 030c 	and.w	r3, r3, #12
 8003638:	2b08      	cmp	r3, #8
 800363a:	d101      	bne.n	8003640 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800363c:	4b2d      	ldr	r3, [pc, #180]	; (80036f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 800363e:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003640:	4b29      	ldr	r3, [pc, #164]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 030c 	and.w	r3, r3, #12
 8003648:	2b0c      	cmp	r3, #12
 800364a:	d145      	bne.n	80036d8 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800364c:	4b26      	ldr	r3, [pc, #152]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	f003 0303 	and.w	r3, r3, #3
 8003654:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003656:	4b24      	ldr	r3, [pc, #144]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	091b      	lsrs	r3, r3, #4
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	3301      	adds	r3, #1
 8003662:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b02      	cmp	r3, #2
 8003668:	d002      	beq.n	8003670 <HAL_RCC_GetSysClockFreq+0xd8>
 800366a:	2b03      	cmp	r3, #3
 800366c:	d00d      	beq.n	800368a <HAL_RCC_GetSysClockFreq+0xf2>
 800366e:	e019      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003670:	4a1f      	ldr	r2, [pc, #124]	; (80036f0 <HAL_RCC_GetSysClockFreq+0x158>)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	fbb2 f3f3 	udiv	r3, r2, r3
 8003678:	4a1b      	ldr	r2, [pc, #108]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 800367a:	68d2      	ldr	r2, [r2, #12]
 800367c:	0a12      	lsrs	r2, r2, #8
 800367e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003682:	fb02 f303 	mul.w	r3, r2, r3
 8003686:	613b      	str	r3, [r7, #16]
      break;
 8003688:	e019      	b.n	80036be <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800368a:	4a1a      	ldr	r2, [pc, #104]	; (80036f4 <HAL_RCC_GetSysClockFreq+0x15c>)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003692:	4a15      	ldr	r2, [pc, #84]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 8003694:	68d2      	ldr	r2, [r2, #12]
 8003696:	0a12      	lsrs	r2, r2, #8
 8003698:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800369c:	fb02 f303 	mul.w	r3, r2, r3
 80036a0:	613b      	str	r3, [r7, #16]
      break;
 80036a2:	e00c      	b.n	80036be <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ac:	4a0e      	ldr	r2, [pc, #56]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80036ae:	68d2      	ldr	r2, [r2, #12]
 80036b0:	0a12      	lsrs	r2, r2, #8
 80036b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80036b6:	fb02 f303 	mul.w	r3, r2, r3
 80036ba:	613b      	str	r3, [r7, #16]
      break;
 80036bc:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036be:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <HAL_RCC_GetSysClockFreq+0x150>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	0e5b      	lsrs	r3, r3, #25
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	3301      	adds	r3, #1
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d6:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 80036d8:	68fb      	ldr	r3, [r7, #12]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	371c      	adds	r7, #28
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40021000 	.word	0x40021000
 80036ec:	08005778 	.word	0x08005778
 80036f0:	00f42400 	.word	0x00f42400
 80036f4:	007a1200 	.word	0x007a1200

080036f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036fc:	4b03      	ldr	r3, [pc, #12]	; (800370c <HAL_RCC_GetHCLKFreq+0x14>)
 80036fe:	681b      	ldr	r3, [r3, #0]
}
 8003700:	4618      	mov	r0, r3
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000000 	.word	0x20000000

08003710 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003714:	f7ff fff0 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8003718:	4601      	mov	r1, r0
 800371a:	4b05      	ldr	r3, [pc, #20]	; (8003730 <HAL_RCC_GetPCLK1Freq+0x20>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	0a1b      	lsrs	r3, r3, #8
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	4a03      	ldr	r2, [pc, #12]	; (8003734 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003726:	5cd3      	ldrb	r3, [r2, r3]
 8003728:	fa21 f303 	lsr.w	r3, r1, r3
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40021000 	.word	0x40021000
 8003734:	08005770 	.word	0x08005770

08003738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800373c:	f7ff ffdc 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 8003740:	4601      	mov	r1, r0
 8003742:	4b05      	ldr	r3, [pc, #20]	; (8003758 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	0adb      	lsrs	r3, r3, #11
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	4a03      	ldr	r2, [pc, #12]	; (800375c <HAL_RCC_GetPCLK2Freq+0x24>)
 800374e:	5cd3      	ldrb	r3, [r2, r3]
 8003750:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003754:	4618      	mov	r0, r3
 8003756:	bd80      	pop	{r7, pc}
 8003758:	40021000 	.word	0x40021000
 800375c:	08005770 	.word	0x08005770

08003760 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800376c:	2300      	movs	r3, #0
 800376e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003770:	4b2a      	ldr	r3, [pc, #168]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003772:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800377c:	f7fe fce0 	bl	8002140 <HAL_PWREx_GetVoltageRange>
 8003780:	6178      	str	r0, [r7, #20]
 8003782:	e014      	b.n	80037ae <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003784:	4a25      	ldr	r2, [pc, #148]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003786:	4b25      	ldr	r3, [pc, #148]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800378e:	6593      	str	r3, [r2, #88]	; 0x58
 8003790:	4b22      	ldr	r3, [pc, #136]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003794:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800379c:	f7fe fcd0 	bl	8002140 <HAL_PWREx_GetVoltageRange>
 80037a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037a2:	4a1e      	ldr	r2, [pc, #120]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037a4:	4b1d      	ldr	r3, [pc, #116]	; (800381c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80037a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037b4:	d10b      	bne.n	80037ce <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b80      	cmp	r3, #128	; 0x80
 80037ba:	d919      	bls.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2ba0      	cmp	r3, #160	; 0xa0
 80037c0:	d902      	bls.n	80037c8 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037c2:	2302      	movs	r3, #2
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	e013      	b.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037c8:	2301      	movs	r3, #1
 80037ca:	613b      	str	r3, [r7, #16]
 80037cc:	e010      	b.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b80      	cmp	r3, #128	; 0x80
 80037d2:	d902      	bls.n	80037da <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80037d4:	2303      	movs	r3, #3
 80037d6:	613b      	str	r3, [r7, #16]
 80037d8:	e00a      	b.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b80      	cmp	r3, #128	; 0x80
 80037de:	d102      	bne.n	80037e6 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037e0:	2302      	movs	r3, #2
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	e004      	b.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b70      	cmp	r3, #112	; 0x70
 80037ea:	d101      	bne.n	80037f0 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037ec:	2301      	movs	r3, #1
 80037ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80037f0:	490b      	ldr	r1, [pc, #44]	; (8003820 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80037f2:	4b0b      	ldr	r3, [pc, #44]	; (8003820 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 0207 	bic.w	r2, r3, #7
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8003800:	4b07      	ldr	r3, [pc, #28]	; (8003820 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0207 	and.w	r2, r3, #7
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	429a      	cmp	r2, r3
 800380c:	d001      	beq.n	8003812 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e000      	b.n	8003814 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40021000 	.word	0x40021000
 8003820:	40022000 	.word	0x40022000

08003824 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003834:	2300      	movs	r3, #0
 8003836:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003838:	2300      	movs	r3, #0
 800383a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003844:	2b00      	cmp	r3, #0
 8003846:	d03f      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800384c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003850:	d01c      	beq.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003852:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003856:	d802      	bhi.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00e      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800385c:	e01f      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800385e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003862:	d003      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003864:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003868:	d01c      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
 800386a:	e018      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800386c:	4a82      	ldr	r2, [pc, #520]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800386e:	4b82      	ldr	r3, [pc, #520]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003870:	68db      	ldr	r3, [r3, #12]
 8003872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003876:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003878:	e015      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	2100      	movs	r1, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f000 ffa5 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800388a:	e00c      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	3320      	adds	r3, #32
 8003890:	2100      	movs	r1, #0
 8003892:	4618      	mov	r0, r3
 8003894:	f001 f88e 	bl	80049b4 <RCCEx_PLLSAI2_Config>
 8003898:	4603      	mov	r3, r0
 800389a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800389c:	e003      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	74fb      	strb	r3, [r7, #19]
      break;
 80038a2:	e000      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 80038a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038a6:	7cfb      	ldrb	r3, [r7, #19]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10b      	bne.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ac:	4972      	ldr	r1, [pc, #456]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038ae:	4b72      	ldr	r3, [pc, #456]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80038bc:	4313      	orrs	r3, r2
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038c2:	e001      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c4:	7cfb      	ldrb	r3, [r7, #19]
 80038c6:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d03f      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038dc:	d01c      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80038de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038e2:	d802      	bhi.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00e      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80038e8:	e01f      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80038ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038ee:	d003      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80038f0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80038f4:	d01c      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80038f6:	e018      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80038f8:	4a5f      	ldr	r2, [pc, #380]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038fa:	4b5f      	ldr	r3, [pc, #380]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003902:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003904:	e015      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3304      	adds	r3, #4
 800390a:	2100      	movs	r1, #0
 800390c:	4618      	mov	r0, r3
 800390e:	f000 ff5f 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003912:	4603      	mov	r3, r0
 8003914:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003916:	e00c      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	3320      	adds	r3, #32
 800391c:	2100      	movs	r1, #0
 800391e:	4618      	mov	r0, r3
 8003920:	f001 f848 	bl	80049b4 <RCCEx_PLLSAI2_Config>
 8003924:	4603      	mov	r3, r0
 8003926:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003928:	e003      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	74fb      	strb	r3, [r7, #19]
      break;
 800392e:	e000      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003930:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003932:	7cfb      	ldrb	r3, [r7, #19]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10b      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003938:	494f      	ldr	r1, [pc, #316]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800393a:	4b4f      	ldr	r3, [pc, #316]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800393c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003940:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003948:	4313      	orrs	r3, r2
 800394a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800394e:	e001      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 809a 	beq.w	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003962:	2300      	movs	r3, #0
 8003964:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003966:	4b44      	ldr	r3, [pc, #272]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d10d      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003972:	4a41      	ldr	r2, [pc, #260]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003974:	4b40      	ldr	r3, [pc, #256]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800397c:	6593      	str	r3, [r2, #88]	; 0x58
 800397e:	4b3e      	ldr	r3, [pc, #248]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003980:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003986:	60bb      	str	r3, [r7, #8]
 8003988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398a:	2301      	movs	r3, #1
 800398c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800398e:	4a3b      	ldr	r2, [pc, #236]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003990:	4b3a      	ldr	r3, [pc, #232]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003998:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800399a:	f7fd fcdb 	bl	8001354 <HAL_GetTick>
 800399e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80039a0:	e009      	b.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039a2:	f7fd fcd7 	bl	8001354 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d902      	bls.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	74fb      	strb	r3, [r7, #19]
        break;
 80039b4:	e005      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80039b6:	4b31      	ldr	r3, [pc, #196]	; (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0ef      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 80039c2:	7cfb      	ldrb	r3, [r7, #19]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d15b      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039c8:	4b2b      	ldr	r3, [pc, #172]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d01f      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d019      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039e6:	4b24      	ldr	r3, [pc, #144]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039f2:	4a21      	ldr	r2, [pc, #132]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039f4:	4b20      	ldr	r3, [pc, #128]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80039f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a02:	4a1d      	ldr	r2, [pc, #116]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a04:	4b1c      	ldr	r3, [pc, #112]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a12:	4a19      	ldr	r2, [pc, #100]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d016      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a24:	f7fd fc96 	bl	8001354 <HAL_GetTick>
 8003a28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003a2a:	e00b      	b.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a2c:	f7fd fc92 	bl	8001354 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d902      	bls.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	74fb      	strb	r3, [r7, #19]
            break;
 8003a42:	e006      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003a44:	4b0c      	ldr	r3, [pc, #48]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0ec      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8003a52:	7cfb      	ldrb	r3, [r7, #19]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10c      	bne.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a58:	4907      	ldr	r1, [pc, #28]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a5a:	4b07      	ldr	r3, [pc, #28]	; (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a70:	e008      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	74bb      	strb	r3, [r7, #18]
 8003a76:	e005      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a80:	7cfb      	ldrb	r3, [r7, #19]
 8003a82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a84:	7c7b      	ldrb	r3, [r7, #17]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d105      	bne.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a8a:	4a9e      	ldr	r2, [pc, #632]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a8c:	4b9d      	ldr	r3, [pc, #628]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003aa2:	4998      	ldr	r1, [pc, #608]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003aa4:	4b97      	ldr	r3, [pc, #604]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aaa:	f023 0203 	bic.w	r2, r3, #3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ac4:	498f      	ldr	r1, [pc, #572]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003ac6:	4b8f      	ldr	r3, [pc, #572]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003acc:	f023 020c 	bic.w	r2, r3, #12
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ae6:	4987      	ldr	r1, [pc, #540]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003ae8:	4b86      	ldr	r3, [pc, #536]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0308 	and.w	r3, r3, #8
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b08:	497e      	ldr	r1, [pc, #504]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b0a:	4b7e      	ldr	r3, [pc, #504]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b10:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0310 	and.w	r3, r3, #16
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b2a:	4976      	ldr	r1, [pc, #472]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b2c:	4b75      	ldr	r3, [pc, #468]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b32:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0320 	and.w	r3, r3, #32
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d00a      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b4c:	496d      	ldr	r1, [pc, #436]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b4e:	4b6d      	ldr	r3, [pc, #436]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b54:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00a      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b6e:	4965      	ldr	r1, [pc, #404]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b70:	4b64      	ldr	r3, [pc, #400]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00a      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b90:	495c      	ldr	r1, [pc, #368]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b92:	4b5c      	ldr	r3, [pc, #368]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b98:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bb2:	4954      	ldr	r1, [pc, #336]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bb4:	4b53      	ldr	r3, [pc, #332]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bd4:	494b      	ldr	r1, [pc, #300]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bf6:	4943      	ldr	r1, [pc, #268]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bf8:	4b42      	ldr	r3, [pc, #264]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d028      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c18:	493a      	ldr	r1, [pc, #232]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c1a:	4b3a      	ldr	r3, [pc, #232]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c36:	d106      	bne.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c38:	4a32      	ldr	r2, [pc, #200]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c3a:	4b32      	ldr	r3, [pc, #200]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c42:	60d3      	str	r3, [r2, #12]
 8003c44:	e011      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c4e:	d10c      	bne.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3304      	adds	r3, #4
 8003c54:	2101      	movs	r1, #1
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 fdba 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c60:	7cfb      	ldrb	r3, [r7, #19]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8003c66:	7cfb      	ldrb	r3, [r7, #19]
 8003c68:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d028      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c76:	4923      	ldr	r1, [pc, #140]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c78:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c94:	d106      	bne.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c96:	4a1b      	ldr	r2, [pc, #108]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c98:	4b1a      	ldr	r3, [pc, #104]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ca0:	60d3      	str	r3, [r2, #12]
 8003ca2:	e011      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	2101      	movs	r1, #1
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f000 fd8b 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 8003cc4:	7cfb      	ldrb	r3, [r7, #19]
 8003cc6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d02b      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003cd4:	490b      	ldr	r1, [pc, #44]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003cd6:	4b0b      	ldr	r3, [pc, #44]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cdc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cf2:	d109      	bne.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cf4:	4a03      	ldr	r2, [pc, #12]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003cf6:	4b03      	ldr	r3, [pc, #12]	; (8003d04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cfe:	60d3      	str	r3, [r2, #12]
 8003d00:	e014      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d0c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2101      	movs	r1, #1
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f000 fd59 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d22:	7cfb      	ldrb	r3, [r7, #19]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8003d28:	7cfb      	ldrb	r3, [r7, #19]
 8003d2a:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d02f      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d38:	492b      	ldr	r1, [pc, #172]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003d3a:	4b2b      	ldr	r3, [pc, #172]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d40:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d56:	d10d      	bne.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3304      	adds	r3, #4
 8003d5c:	2102      	movs	r1, #2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 fd36 	bl	80047d0 <RCCEx_PLLSAI1_Config>
 8003d64:	4603      	mov	r3, r0
 8003d66:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d68:	7cfb      	ldrb	r3, [r7, #19]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d014      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003d6e:	7cfb      	ldrb	r3, [r7, #19]
 8003d70:	74bb      	strb	r3, [r7, #18]
 8003d72:	e011      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d7c:	d10c      	bne.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	3320      	adds	r3, #32
 8003d82:	2102      	movs	r1, #2
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fe15 	bl	80049b4 <RCCEx_PLLSAI2_Config>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d8e:	7cfb      	ldrb	r3, [r7, #19]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 8003d94:	7cfb      	ldrb	r3, [r7, #19]
 8003d96:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003da4:	4910      	ldr	r1, [pc, #64]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003da6:	4b10      	ldr	r3, [pc, #64]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dac:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00b      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003dc6:	4908      	ldr	r1, [pc, #32]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003dc8:	4b07      	ldr	r3, [pc, #28]	; (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003dde:	7cbb      	ldrb	r3, [r7, #18]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40021000 	.word	0x40021000

08003dec <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	617b      	str	r3, [r7, #20]
 8003e00:	2300      	movs	r3, #0
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	2300      	movs	r3, #0
 8003e06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e0e:	d138      	bne.n	8003e82 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003e10:	4bb2      	ldr	r3, [pc, #712]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e1a:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e22:	d10b      	bne.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8003e24:	4bad      	ldr	r3, [pc, #692]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d104      	bne.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8003e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	f000 bcc0 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e42:	d10b      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8003e44:	4ba5      	ldr	r3, [pc, #660]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d104      	bne.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8003e52:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	f000 bcb0 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e62:	d10a      	bne.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8003e64:	4b9d      	ldr	r3, [pc, #628]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e70:	d103      	bne.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 8003e72:	4b9b      	ldr	r3, [pc, #620]	; (80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e74:	61fb      	str	r3, [r7, #28]
 8003e76:	f000 bca1 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61fb      	str	r3, [r7, #28]
 8003e7e:	f000 bc9d 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 8003e82:	4b96      	ldr	r3, [pc, #600]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	f003 0303 	and.w	r3, r3, #3
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d11f      	bne.n	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003e8e:	4b93      	ldr	r3, [pc, #588]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d116      	bne.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003e9a:	4b90      	ldr	r3, [pc, #576]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d005      	beq.n	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8003ea6:	4b8d      	ldr	r3, [pc, #564]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	091b      	lsrs	r3, r3, #4
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	e005      	b.n	8003ebe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8003eb2:	4b8a      	ldr	r3, [pc, #552]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eb8:	0a1b      	lsrs	r3, r3, #8
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	4a89      	ldr	r2, [pc, #548]	; (80040e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	e02a      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	e027      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8003ece:	4b83      	ldr	r3, [pc, #524]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ed0:	68db      	ldr	r3, [r3, #12]
 8003ed2:	f003 0303 	and.w	r3, r3, #3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d10c      	bne.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003eda:	4b80      	ldr	r3, [pc, #512]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ee6:	d102      	bne.n	8003eee <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8003ee8:	4b7f      	ldr	r3, [pc, #508]	; (80040e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	e017      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	e014      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8003ef4:	4b79      	ldr	r3, [pc, #484]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0303 	and.w	r3, r3, #3
 8003efc:	2b03      	cmp	r3, #3
 8003efe:	d10c      	bne.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003f00:	4b76      	ldr	r3, [pc, #472]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f08:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f0c:	d102      	bne.n	8003f14 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 8003f0e:	4b77      	ldr	r3, [pc, #476]	; (80040ec <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	e004      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	e001      	b.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003f1e:	4b6f      	ldr	r3, [pc, #444]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	091b      	lsrs	r3, r3, #4
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	3301      	adds	r3, #1
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f30:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f38:	f000 83a5 	beq.w	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8003f3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f40:	d829      	bhi.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8003f42:	2b10      	cmp	r3, #16
 8003f44:	f000 825a 	beq.w	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d811      	bhi.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	f000 81b5 	beq.w	80042bc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d804      	bhi.n	8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	f000 817d 	beq.w	8004256 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003f5c:	f000 bc2e 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	f000 81de 	beq.w	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	f000 820e 	beq.w	8004388 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 8003f6c:	f000 bc26 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003f70:	2b40      	cmp	r3, #64	; 0x40
 8003f72:	f000 8311 	beq.w	8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d804      	bhi.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 8003f7a:	2b20      	cmp	r3, #32
 8003f7c:	f000 8274 	beq.w	8004468 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 8003f80:	f000 bc1c 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003f84:	2b80      	cmp	r3, #128	; 0x80
 8003f86:	f000 832d 	beq.w	80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8003f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f8e:	f000 834f 	beq.w	8004630 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 8003f92:	f000 bc13 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003f96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f9a:	f000 829b 	beq.w	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 8003f9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fa2:	d813      	bhi.n	8003fcc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8003fa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa8:	d025      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8003faa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fae:	d805      	bhi.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8003fb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb4:	f000 83a4 	beq.w	8004700 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 8003fb8:	f000 bc00 	b.w	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003fbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc0:	d019      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8003fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fc6:	f000 80c4 	beq.w	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8003fca:	e3f7      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd0:	f000 82d1 	beq.w	8004576 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8003fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd8:	d804      	bhi.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8003fda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fde:	f000 83cc 	beq.w	800477a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8003fe2:	e3eb      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8003fe4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003fe8:	f000 80b3 	beq.w	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8003fec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003ff0:	f000 80af 	beq.w	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8003ff4:	e3e2      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ffc:	d10c      	bne.n	8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003ffe:	4b37      	ldr	r3, [pc, #220]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004000:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004004:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004008:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004010:	d10e      	bne.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004012:	4b37      	ldr	r3, [pc, #220]	; (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8004014:	61fb      	str	r3, [r7, #28]
 8004016:	e00b      	b.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004018:	4b30      	ldr	r3, [pc, #192]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8004022:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800402a:	d101      	bne.n	8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800402c:	4b30      	ldr	r3, [pc, #192]	; (80040f0 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800402e:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	2b00      	cmp	r3, #0
 8004034:	f040 83bf 	bne.w	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800403e:	d003      	beq.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004046:	d122      	bne.n	800408e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8004048:	4b24      	ldr	r3, [pc, #144]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d07d      	beq.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004054:	4b21      	ldr	r3, [pc, #132]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800405e:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10a      	bne.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8004066:	4b1d      	ldr	r3, [pc, #116]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d002      	beq.n	8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 8004072:	2311      	movs	r3, #17
 8004074:	613b      	str	r3, [r7, #16]
 8004076:	e001      	b.n	800407c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 8004078:	2307      	movs	r3, #7
 800407a:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	fb02 f203 	mul.w	r2, r2, r3
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	fbb2 f3f3 	udiv	r3, r2, r3
 800408a:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 800408c:	e060      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d12f      	bne.n	80040f4 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 8004094:	4b11      	ldr	r3, [pc, #68]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 838a 	beq.w	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80040a2:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	0a1b      	lsrs	r3, r3, #8
 80040a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040ac:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d10a      	bne.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 80040b4:	4b09      	ldr	r3, [pc, #36]	; (80040dc <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 80040c0:	2311      	movs	r3, #17
 80040c2:	613b      	str	r3, [r7, #16]
 80040c4:	e001      	b.n	80040ca <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 80040c6:	2307      	movs	r3, #7
 80040c8:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	fb02 f203 	mul.w	r2, r2, r3
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d8:	61fb      	str	r3, [r7, #28]
      break;
 80040da:	e36c      	b.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 80040dc:	40021000 	.word	0x40021000
 80040e0:	0003d090 	.word	0x0003d090
 80040e4:	08005778 	.word	0x08005778
 80040e8:	00f42400 	.word	0x00f42400
 80040ec:	007a1200 	.word	0x007a1200
 80040f0:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040fa:	d003      	beq.n	8004104 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 80040fc:	69bb      	ldr	r3, [r7, #24]
 80040fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004102:	d122      	bne.n	800414a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8004104:	4ba7      	ldr	r3, [pc, #668]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01f      	beq.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004110:	4ba4      	ldr	r3, [pc, #656]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800411a:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10a      	bne.n	8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8004122:	4ba0      	ldr	r3, [pc, #640]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 800412e:	2311      	movs	r3, #17
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	e001      	b.n	8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8004134:	2307      	movs	r3, #7
 8004136:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	68fa      	ldr	r2, [r7, #12]
 800413c:	fb02 f203 	mul.w	r2, r2, r3
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	fbb2 f3f3 	udiv	r3, r2, r3
 8004146:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8004148:	e002      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 800414a:	2300      	movs	r3, #0
 800414c:	61fb      	str	r3, [r7, #28]
      break;
 800414e:	e332      	b.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8004150:	e331      	b.n	80047b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004152:	4b94      	ldr	r3, [pc, #592]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004158:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800415c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004164:	d11f      	bne.n	80041a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004166:	4b8f      	ldr	r3, [pc, #572]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b02      	cmp	r3, #2
 8004170:	d116      	bne.n	80041a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004172:	4b8c      	ldr	r3, [pc, #560]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 800417e:	4b89      	ldr	r3, [pc, #548]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	091b      	lsrs	r3, r3, #4
 8004184:	f003 030f 	and.w	r3, r3, #15
 8004188:	e005      	b.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800418a:	4b86      	ldr	r3, [pc, #536]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800418c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004190:	0a1b      	lsrs	r3, r3, #8
 8004192:	f003 030f 	and.w	r3, r3, #15
 8004196:	4a84      	ldr	r2, [pc, #528]	; (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 8004198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800419c:	61fb      	str	r3, [r7, #28]
      break;
 800419e:	e30d      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61fb      	str	r3, [r7, #28]
      break;
 80041a4:	e30a      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041ac:	d125      	bne.n	80041fa <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80041ae:	4b7d      	ldr	r3, [pc, #500]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80041ba:	d11b      	bne.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 80041bc:	4b79      	ldr	r3, [pc, #484]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041c8:	d114      	bne.n	80041f4 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80041ca:	4b76      	ldr	r3, [pc, #472]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	0a1b      	lsrs	r3, r3, #8
 80041d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041d4:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	68fa      	ldr	r2, [r7, #12]
 80041da:	fb02 f203 	mul.w	r2, r2, r3
 80041de:	4b71      	ldr	r3, [pc, #452]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	0d5b      	lsrs	r3, r3, #21
 80041e4:	f003 0303 	and.w	r3, r3, #3
 80041e8:	3301      	adds	r3, #1
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f0:	61fb      	str	r3, [r7, #28]
 80041f2:	e02f      	b.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	61fb      	str	r3, [r7, #28]
      break;
 80041f8:	e2e0      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004200:	d125      	bne.n	800424e <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004202:	4b68      	ldr	r3, [pc, #416]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800420a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800420e:	d11b      	bne.n	8004248 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8004210:	4b64      	ldr	r3, [pc, #400]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004218:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800421c:	d114      	bne.n	8004248 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800421e:	4b61      	ldr	r3, [pc, #388]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004228:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	fb02 f203 	mul.w	r2, r2, r3
 8004232:	4b5c      	ldr	r3, [pc, #368]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004234:	691b      	ldr	r3, [r3, #16]
 8004236:	0d5b      	lsrs	r3, r3, #21
 8004238:	f003 0303 	and.w	r3, r3, #3
 800423c:	3301      	adds	r3, #1
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	61fb      	str	r3, [r7, #28]
 8004246:	e005      	b.n	8004254 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	61fb      	str	r3, [r7, #28]
      break;
 800424c:	e2b6      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800424e:	2300      	movs	r3, #0
 8004250:	61fb      	str	r3, [r7, #28]
      break;
 8004252:	e2b3      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004254:	e2b2      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004256:	4b53      	ldr	r3, [pc, #332]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d103      	bne.n	8004270 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8004268:	f7ff fa66 	bl	8003738 <HAL_RCC_GetPCLK2Freq>
 800426c:	61f8      	str	r0, [r7, #28]
      break;
 800426e:	e2a5      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d103      	bne.n	800427e <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 8004276:	f7ff f98f 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 800427a:	61f8      	str	r0, [r7, #28]
      break;
 800427c:	e29e      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d109      	bne.n	8004298 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 8004284:	4b47      	ldr	r3, [pc, #284]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800428c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004290:	d102      	bne.n	8004298 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 8004292:	4b46      	ldr	r3, [pc, #280]	; (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8004294:	61fb      	str	r3, [r7, #28]
 8004296:	e010      	b.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	2b03      	cmp	r3, #3
 800429c:	d10a      	bne.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 800429e:	4b41      	ldr	r3, [pc, #260]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80042a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d103      	bne.n	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 80042ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042b0:	61fb      	str	r3, [r7, #28]
 80042b2:	e002      	b.n	80042ba <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 80042b4:	2300      	movs	r3, #0
 80042b6:	61fb      	str	r3, [r7, #28]
      break;
 80042b8:	e280      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80042ba:	e27f      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80042bc:	4b39      	ldr	r3, [pc, #228]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80042be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042c2:	f003 030c 	and.w	r3, r3, #12
 80042c6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d103      	bne.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 80042ce:	f7ff fa1f 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 80042d2:	61f8      	str	r0, [r7, #28]
      break;
 80042d4:	e272      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d103      	bne.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 80042dc:	f7ff f95c 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80042e0:	61f8      	str	r0, [r7, #28]
      break;
 80042e2:	e26b      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	2b08      	cmp	r3, #8
 80042e8:	d109      	bne.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 80042ea:	4b2e      	ldr	r3, [pc, #184]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f6:	d102      	bne.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 80042f8:	4b2c      	ldr	r3, [pc, #176]	; (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	e010      	b.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	2b0c      	cmp	r3, #12
 8004302:	d10a      	bne.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8004304:	4b27      	ldr	r3, [pc, #156]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b02      	cmp	r3, #2
 8004310:	d103      	bne.n	800431a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8004312:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004316:	61fb      	str	r3, [r7, #28]
 8004318:	e002      	b.n	8004320 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 800431a:	2300      	movs	r3, #0
 800431c:	61fb      	str	r3, [r7, #28]
      break;
 800431e:	e24d      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004320:	e24c      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004322:	4b20      	ldr	r3, [pc, #128]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004328:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800432c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d103      	bne.n	800433c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004334:	f7ff f9ec 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004338:	61f8      	str	r0, [r7, #28]
      break;
 800433a:	e23f      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	2b10      	cmp	r3, #16
 8004340:	d103      	bne.n	800434a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8004342:	f7ff f929 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8004346:	61f8      	str	r0, [r7, #28]
      break;
 8004348:	e238      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	2b20      	cmp	r3, #32
 800434e:	d109      	bne.n	8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004350:	4b14      	ldr	r3, [pc, #80]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800435c:	d102      	bne.n	8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 800435e:	4b13      	ldr	r3, [pc, #76]	; (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8004360:	61fb      	str	r3, [r7, #28]
 8004362:	e010      	b.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b30      	cmp	r3, #48	; 0x30
 8004368:	d10a      	bne.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 800436a:	4b0e      	ldr	r3, [pc, #56]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800436c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b02      	cmp	r3, #2
 8004376:	d103      	bne.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 8004378:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	e002      	b.n	8004386 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 8004380:	2300      	movs	r3, #0
 8004382:	61fb      	str	r3, [r7, #28]
      break;
 8004384:	e21a      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004386:	e219      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004392:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10a      	bne.n	80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 800439a:	f7ff f9b9 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 800439e:	61f8      	str	r0, [r7, #28]
      break;
 80043a0:	e20c      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80043a2:	bf00      	nop
 80043a4:	40021000 	.word	0x40021000
 80043a8:	08005778 	.word	0x08005778
 80043ac:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	2b40      	cmp	r3, #64	; 0x40
 80043b4:	d103      	bne.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 80043b6:	f7ff f8ef 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80043ba:	61f8      	str	r0, [r7, #28]
      break;
 80043bc:	e1fe      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	2b80      	cmp	r3, #128	; 0x80
 80043c2:	d109      	bne.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 80043c4:	4ba5      	ldr	r3, [pc, #660]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043d0:	d102      	bne.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 80043d2:	4ba3      	ldr	r3, [pc, #652]	; (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80043d4:	61fb      	str	r3, [r7, #28]
 80043d6:	e010      	b.n	80043fa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	2bc0      	cmp	r3, #192	; 0xc0
 80043dc:	d10a      	bne.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 80043de:	4b9f      	ldr	r3, [pc, #636]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80043e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d103      	bne.n	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 80043ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043f0:	61fb      	str	r3, [r7, #28]
 80043f2:	e002      	b.n	80043fa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	61fb      	str	r3, [r7, #28]
      break;
 80043f8:	e1e0      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80043fa:	e1df      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80043fc:	4b97      	ldr	r3, [pc, #604]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004406:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d103      	bne.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 800440e:	f7ff f97f 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004412:	61f8      	str	r0, [r7, #28]
      break;
 8004414:	e1d2      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800441c:	d103      	bne.n	8004426 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 800441e:	f7ff f8bb 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8004422:	61f8      	str	r0, [r7, #28]
      break;
 8004424:	e1ca      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800442c:	d109      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 800442e:	4b8b      	ldr	r3, [pc, #556]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800443a:	d102      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 800443c:	4b88      	ldr	r3, [pc, #544]	; (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 800443e:	61fb      	str	r3, [r7, #28]
 8004440:	e011      	b.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004448:	d10a      	bne.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 800444a:	4b84      	ldr	r3, [pc, #528]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800444c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b02      	cmp	r3, #2
 8004456:	d103      	bne.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 8004458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800445c:	61fb      	str	r3, [r7, #28]
 800445e:	e002      	b.n	8004466 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	61fb      	str	r3, [r7, #28]
      break;
 8004464:	e1aa      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004466:	e1a9      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004468:	4b7c      	ldr	r3, [pc, #496]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800446a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800446e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004472:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d103      	bne.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 800447a:	f7ff f949 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 800447e:	61f8      	str	r0, [r7, #28]
      break;
 8004480:	e19c      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004488:	d103      	bne.n	8004492 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 800448a:	f7ff f885 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 800448e:	61f8      	str	r0, [r7, #28]
      break;
 8004490:	e194      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004498:	d109      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 800449a:	4b70      	ldr	r3, [pc, #448]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a6:	d102      	bne.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 80044a8:	4b6d      	ldr	r3, [pc, #436]	; (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80044aa:	61fb      	str	r3, [r7, #28]
 80044ac:	e011      	b.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044b4:	d10a      	bne.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 80044b6:	4b69      	ldr	r3, [pc, #420]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80044b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d103      	bne.n	80044cc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 80044c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044c8:	61fb      	str	r3, [r7, #28]
 80044ca:	e002      	b.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 80044cc:	2300      	movs	r3, #0
 80044ce:	61fb      	str	r3, [r7, #28]
      break;
 80044d0:	e174      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80044d2:	e173      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80044d4:	4b61      	ldr	r3, [pc, #388]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80044d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044de:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80044e6:	d103      	bne.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 80044e8:	f7ff f856 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80044ec:	61f8      	str	r0, [r7, #28]
      break;
 80044ee:	e164      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 80044f0:	69bb      	ldr	r3, [r7, #24]
 80044f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80044f6:	d11b      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 80044f8:	4b58      	ldr	r3, [pc, #352]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 815a 	beq.w	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004506:	4b55      	ldr	r3, [pc, #340]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	0a1b      	lsrs	r3, r3, #8
 800450c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004510:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	fb02 f203 	mul.w	r2, r2, r3
 800451a:	4b50      	ldr	r3, [pc, #320]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	0e5b      	lsrs	r3, r3, #25
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	3301      	adds	r3, #1
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	fbb2 f3f3 	udiv	r3, r2, r3
 800452c:	61fb      	str	r3, [r7, #28]
      break;
 800452e:	e144      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004536:	d11b      	bne.n	8004570 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 8004538:	4b48      	ldr	r3, [pc, #288]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800453a:	695b      	ldr	r3, [r3, #20]
 800453c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 813a 	beq.w	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004546:	4b45      	ldr	r3, [pc, #276]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	0a1b      	lsrs	r3, r3, #8
 800454c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004550:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	68fa      	ldr	r2, [r7, #12]
 8004556:	fb02 f203 	mul.w	r2, r2, r3
 800455a:	4b40      	ldr	r3, [pc, #256]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800455c:	695b      	ldr	r3, [r3, #20]
 800455e:	0e5b      	lsrs	r3, r3, #25
 8004560:	f003 0303 	and.w	r3, r3, #3
 8004564:	3301      	adds	r3, #1
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	fbb2 f3f3 	udiv	r3, r2, r3
 800456c:	61fb      	str	r3, [r7, #28]
      break;
 800456e:	e124      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	61fb      	str	r3, [r7, #28]
      break;
 8004574:	e121      	b.n	80047ba <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8004576:	4b39      	ldr	r3, [pc, #228]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004580:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d103      	bne.n	8004590 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 8004588:	f7ff f8d6 	bl	8003738 <HAL_RCC_GetPCLK2Freq>
 800458c:	61f8      	str	r0, [r7, #28]
      break;
 800458e:	e115      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 8004590:	f7ff f802 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8004594:	61f8      	str	r0, [r7, #28]
      break;
 8004596:	e111      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004598:	4b30      	ldr	r3, [pc, #192]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80045a2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80045a4:	69bb      	ldr	r3, [r7, #24]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d103      	bne.n	80045b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 80045aa:	f7ff f8b1 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 80045ae:	61f8      	str	r0, [r7, #28]
      break;
 80045b0:	e104      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b8:	d103      	bne.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 80045ba:	f7fe ffed 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 80045be:	61f8      	str	r0, [r7, #28]
      break;
 80045c0:	e0fc      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c8:	d109      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80045ca:	4b24      	ldr	r3, [pc, #144]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d6:	d102      	bne.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 80045d8:	4b21      	ldr	r3, [pc, #132]	; (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 80045da:	61fb      	str	r3, [r7, #28]
      break;
 80045dc:	e0ee      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80045de:	2300      	movs	r3, #0
 80045e0:	61fb      	str	r3, [r7, #28]
      break;
 80045e2:	e0eb      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80045e4:	4b1d      	ldr	r3, [pc, #116]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80045ee:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 80045f6:	f7ff f88b 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 80045fa:	61f8      	str	r0, [r7, #28]
      break;
 80045fc:	e0de      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004604:	d103      	bne.n	800460e <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 8004606:	f7fe ffc7 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 800460a:	61f8      	str	r0, [r7, #28]
      break;
 800460c:	e0d6      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004614:	d109      	bne.n	800462a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8004616:	4b11      	ldr	r3, [pc, #68]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800461e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004622:	d102      	bne.n	800462a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 8004624:	4b0e      	ldr	r3, [pc, #56]	; (8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8004626:	61fb      	str	r3, [r7, #28]
      break;
 8004628:	e0c8      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	61fb      	str	r3, [r7, #28]
      break;
 800462e:	e0c5      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004630:	4b0a      	ldr	r3, [pc, #40]	; (800465c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8004632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004636:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800463a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d103      	bne.n	800464a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004642:	f7ff f865 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004646:	61f8      	str	r0, [r7, #28]
      break;
 8004648:	e0b8      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004650:	d108      	bne.n	8004664 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 8004652:	f7fe ffa1 	bl	8003598 <HAL_RCC_GetSysClockFreq>
 8004656:	61f8      	str	r0, [r7, #28]
      break;
 8004658:	e0b0      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000
 8004660:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800466a:	d109      	bne.n	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 800466c:	4b56      	ldr	r3, [pc, #344]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004678:	d102      	bne.n	8004680 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 800467a:	4b54      	ldr	r3, [pc, #336]	; (80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 800467c:	61fb      	str	r3, [r7, #28]
      break;
 800467e:	e09d      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8004680:	2300      	movs	r3, #0
 8004682:	61fb      	str	r3, [r7, #28]
      break;
 8004684:	e09a      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004686:	4b50      	ldr	r3, [pc, #320]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004690:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d103      	bne.n	80046a0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004698:	f7ff f83a 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 800469c:	61f8      	str	r0, [r7, #28]
      break;
 800469e:	e08d      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80046a6:	d10a      	bne.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 80046a8:	4b47      	ldr	r3, [pc, #284]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80046aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d103      	bne.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 80046b6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80046ba:	61fb      	str	r3, [r7, #28]
 80046bc:	e01f      	b.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80046c4:	d109      	bne.n	80046da <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 80046c6:	4b40      	ldr	r3, [pc, #256]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046d2:	d102      	bne.n	80046da <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 80046d4:	4b3d      	ldr	r3, [pc, #244]	; (80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80046d6:	61fb      	str	r3, [r7, #28]
 80046d8:	e011      	b.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80046e0:	d10a      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 80046e2:	4b39      	ldr	r3, [pc, #228]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 80046e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d103      	bne.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 80046f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046f4:	61fb      	str	r3, [r7, #28]
 80046f6:	e002      	b.n	80046fe <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61fb      	str	r3, [r7, #28]
      break;
 80046fc:	e05e      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80046fe:	e05d      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004700:	4b31      	ldr	r3, [pc, #196]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004706:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800470a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d103      	bne.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004712:	f7fe fffd 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004716:	61f8      	str	r0, [r7, #28]
      break;
 8004718:	e050      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004720:	d10a      	bne.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8004722:	4b29      	ldr	r3, [pc, #164]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004724:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b02      	cmp	r3, #2
 800472e:	d103      	bne.n	8004738 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 8004730:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004734:	61fb      	str	r3, [r7, #28]
 8004736:	e01f      	b.n	8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800473e:	d109      	bne.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474c:	d102      	bne.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 800474e:	4b1f      	ldr	r3, [pc, #124]	; (80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8004750:	61fb      	str	r3, [r7, #28]
 8004752:	e011      	b.n	8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800475a:	d10a      	bne.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800475c:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800475e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b02      	cmp	r3, #2
 8004768:	d103      	bne.n	8004772 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 800476a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800476e:	61fb      	str	r3, [r7, #28]
 8004770:	e002      	b.n	8004778 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 8004772:	2300      	movs	r3, #0
 8004774:	61fb      	str	r3, [r7, #28]
      break;
 8004776:	e021      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8004778:	e020      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800477a:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004780:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004784:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 8004786:	69bb      	ldr	r3, [r7, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d103      	bne.n	8004794 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 800478c:	f7fe ffc0 	bl	8003710 <HAL_RCC_GetPCLK1Freq>
 8004790:	61f8      	str	r0, [r7, #28]
      break;
 8004792:	e013      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800479a:	d109      	bne.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047a8:	d102      	bne.n	80047b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 80047aa:	4b08      	ldr	r3, [pc, #32]	; (80047cc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 80047ac:	61fb      	str	r3, [r7, #28]
      break;
 80047ae:	e005      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	61fb      	str	r3, [r7, #28]
      break;
 80047b4:	e002      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 80047b6:	bf00      	nop
 80047b8:	e000      	b.n	80047bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 80047ba:	bf00      	nop
    }
  }

  return(frequency);
 80047bc:	69fb      	ldr	r3, [r7, #28]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3720      	adds	r7, #32
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40021000 	.word	0x40021000
 80047cc:	00f42400 	.word	0x00f42400

080047d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e2:	4b73      	ldr	r3, [pc, #460]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d018      	beq.n	8004820 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ee:	4b70      	ldr	r3, [pc, #448]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 0203 	and.w	r2, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d10d      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
       ||
 8004802:	2b00      	cmp	r3, #0
 8004804:	d009      	beq.n	800481a <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004806:	4b6a      	ldr	r3, [pc, #424]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	091b      	lsrs	r3, r3, #4
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
       ||
 8004816:	429a      	cmp	r2, r3
 8004818:	d044      	beq.n	80048a4 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
 800481e:	e041      	b.n	80048a4 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d00c      	beq.n	8004842 <RCCEx_PLLSAI1_Config+0x72>
 8004828:	2b03      	cmp	r3, #3
 800482a:	d013      	beq.n	8004854 <RCCEx_PLLSAI1_Config+0x84>
 800482c:	2b01      	cmp	r3, #1
 800482e:	d120      	bne.n	8004872 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004830:	4b5f      	ldr	r3, [pc, #380]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0302 	and.w	r3, r3, #2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d11d      	bne.n	8004878 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004840:	e01a      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004842:	4b5b      	ldr	r3, [pc, #364]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800484a:	2b00      	cmp	r3, #0
 800484c:	d116      	bne.n	800487c <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004852:	e013      	b.n	800487c <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004854:	4b56      	ldr	r3, [pc, #344]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d10f      	bne.n	8004880 <RCCEx_PLLSAI1_Config+0xb0>
 8004860:	4b53      	ldr	r3, [pc, #332]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004868:	2b00      	cmp	r3, #0
 800486a:	d109      	bne.n	8004880 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004870:	e006      	b.n	8004880 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
      break;
 8004876:	e004      	b.n	8004882 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004878:	bf00      	nop
 800487a:	e002      	b.n	8004882 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 800487c:	bf00      	nop
 800487e:	e000      	b.n	8004882 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8004880:	bf00      	nop
    }

    if(status == HAL_OK)
 8004882:	7bfb      	ldrb	r3, [r7, #15]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10d      	bne.n	80048a4 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004888:	4849      	ldr	r0, [pc, #292]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800488a:	4b49      	ldr	r3, [pc, #292]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6819      	ldr	r1, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	3b01      	subs	r3, #1
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	430b      	orrs	r3, r1
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d17d      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048aa:	4a41      	ldr	r2, [pc, #260]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048ac:	4b40      	ldr	r3, [pc, #256]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b6:	f7fc fd4d 	bl	8001354 <HAL_GetTick>
 80048ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80048bc:	e009      	b.n	80048d2 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048be:	f7fc fd49 	bl	8001354 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d902      	bls.n	80048d2 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	73fb      	strb	r3, [r7, #15]
        break;
 80048d0:	e005      	b.n	80048de <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 80048d2:	4b37      	ldr	r3, [pc, #220]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1ef      	bne.n	80048be <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d160      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d111      	bne.n	800490e <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048ea:	4831      	ldr	r0, [pc, #196]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048ec:	4b30      	ldr	r3, [pc, #192]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80048f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	6892      	ldr	r2, [r2, #8]
 80048fc:	0211      	lsls	r1, r2, #8
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68d2      	ldr	r2, [r2, #12]
 8004902:	0912      	lsrs	r2, r2, #4
 8004904:	0452      	lsls	r2, r2, #17
 8004906:	430a      	orrs	r2, r1
 8004908:	4313      	orrs	r3, r2
 800490a:	6103      	str	r3, [r0, #16]
 800490c:	e027      	b.n	800495e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d112      	bne.n	800493a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004914:	4826      	ldr	r0, [pc, #152]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004916:	4b26      	ldr	r3, [pc, #152]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800491e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6892      	ldr	r2, [r2, #8]
 8004926:	0211      	lsls	r1, r2, #8
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6912      	ldr	r2, [r2, #16]
 800492c:	0852      	lsrs	r2, r2, #1
 800492e:	3a01      	subs	r2, #1
 8004930:	0552      	lsls	r2, r2, #21
 8004932:	430a      	orrs	r2, r1
 8004934:	4313      	orrs	r3, r2
 8004936:	6103      	str	r3, [r0, #16]
 8004938:	e011      	b.n	800495e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800493a:	481d      	ldr	r0, [pc, #116]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493c:	4b1c      	ldr	r3, [pc, #112]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004944:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	6892      	ldr	r2, [r2, #8]
 800494c:	0211      	lsls	r1, r2, #8
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	6952      	ldr	r2, [r2, #20]
 8004952:	0852      	lsrs	r2, r2, #1
 8004954:	3a01      	subs	r2, #1
 8004956:	0652      	lsls	r2, r2, #25
 8004958:	430a      	orrs	r2, r1
 800495a:	4313      	orrs	r3, r2
 800495c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800495e:	4a14      	ldr	r2, [pc, #80]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004960:	4b13      	ldr	r3, [pc, #76]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004968:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496a:	f7fc fcf3 	bl	8001354 <HAL_GetTick>
 800496e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004970:	e009      	b.n	8004986 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004972:	f7fc fcef 	bl	8001354 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	2b02      	cmp	r3, #2
 800497e:	d902      	bls.n	8004986 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	73fb      	strb	r3, [r7, #15]
          break;
 8004984:	e005      	b.n	8004992 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004986:	4b0a      	ldr	r3, [pc, #40]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d0ef      	beq.n	8004972 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d106      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004998:	4905      	ldr	r1, [pc, #20]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499a:	4b05      	ldr	r3, [pc, #20]	; (80049b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499c:	691a      	ldr	r2, [r3, #16]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	40021000 	.word	0x40021000

080049b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b084      	sub	sp, #16
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80049c2:	2300      	movs	r3, #0
 80049c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049c6:	4b68      	ldr	r3, [pc, #416]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0303 	and.w	r3, r3, #3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d018      	beq.n	8004a04 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049d2:	4b65      	ldr	r3, [pc, #404]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	f003 0203 	and.w	r2, r3, #3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d10d      	bne.n	80049fe <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
       ||
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d009      	beq.n	80049fe <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049ea:	4b5f      	ldr	r3, [pc, #380]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	091b      	lsrs	r3, r3, #4
 80049f0:	f003 0307 	and.w	r3, r3, #7
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
       ||
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d044      	beq.n	8004a88 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
 8004a02:	e041      	b.n	8004a88 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d00c      	beq.n	8004a26 <RCCEx_PLLSAI2_Config+0x72>
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d013      	beq.n	8004a38 <RCCEx_PLLSAI2_Config+0x84>
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d120      	bne.n	8004a56 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a14:	4b54      	ldr	r3, [pc, #336]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d11d      	bne.n	8004a5c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a24:	e01a      	b.n	8004a5c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a26:	4b50      	ldr	r3, [pc, #320]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d116      	bne.n	8004a60 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a36:	e013      	b.n	8004a60 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a38:	4b4b      	ldr	r3, [pc, #300]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10f      	bne.n	8004a64 <RCCEx_PLLSAI2_Config+0xb0>
 8004a44:	4b48      	ldr	r3, [pc, #288]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d109      	bne.n	8004a64 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a54:	e006      	b.n	8004a64 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	73fb      	strb	r3, [r7, #15]
      break;
 8004a5a:	e004      	b.n	8004a66 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a5c:	bf00      	nop
 8004a5e:	e002      	b.n	8004a66 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a60:	bf00      	nop
 8004a62:	e000      	b.n	8004a66 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8004a64:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10d      	bne.n	8004a88 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a6c:	483e      	ldr	r0, [pc, #248]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a6e:	4b3e      	ldr	r3, [pc, #248]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6819      	ldr	r1, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	430b      	orrs	r3, r1
 8004a84:	4313      	orrs	r3, r2
 8004a86:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a88:	7bfb      	ldrb	r3, [r7, #15]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d167      	bne.n	8004b5e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a8e:	4a36      	ldr	r2, [pc, #216]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a90:	4b35      	ldr	r3, [pc, #212]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9a:	f7fc fc5b 	bl	8001354 <HAL_GetTick>
 8004a9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004aa0:	e009      	b.n	8004ab6 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004aa2:	f7fc fc57 	bl	8001354 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d902      	bls.n	8004ab6 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	73fb      	strb	r3, [r7, #15]
        break;
 8004ab4:	e005      	b.n	8004ac2 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 8004ab6:	4b2c      	ldr	r3, [pc, #176]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1ef      	bne.n	8004aa2 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 8004ac2:	7bfb      	ldrb	r3, [r7, #15]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d14a      	bne.n	8004b5e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d111      	bne.n	8004af2 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ace:	4826      	ldr	r0, [pc, #152]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad0:	4b25      	ldr	r3, [pc, #148]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	6892      	ldr	r2, [r2, #8]
 8004ae0:	0211      	lsls	r1, r2, #8
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68d2      	ldr	r2, [r2, #12]
 8004ae6:	0912      	lsrs	r2, r2, #4
 8004ae8:	0452      	lsls	r2, r2, #17
 8004aea:	430a      	orrs	r2, r1
 8004aec:	4313      	orrs	r3, r2
 8004aee:	6143      	str	r3, [r0, #20]
 8004af0:	e011      	b.n	8004b16 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004af2:	481d      	ldr	r0, [pc, #116]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af4:	4b1c      	ldr	r3, [pc, #112]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004af6:	695b      	ldr	r3, [r3, #20]
 8004af8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004afc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	6892      	ldr	r2, [r2, #8]
 8004b04:	0211      	lsls	r1, r2, #8
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	6912      	ldr	r2, [r2, #16]
 8004b0a:	0852      	lsrs	r2, r2, #1
 8004b0c:	3a01      	subs	r2, #1
 8004b0e:	0652      	lsls	r2, r2, #25
 8004b10:	430a      	orrs	r2, r1
 8004b12:	4313      	orrs	r3, r2
 8004b14:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004b16:	4a14      	ldr	r2, [pc, #80]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b18:	4b13      	ldr	r3, [pc, #76]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b22:	f7fc fc17 	bl	8001354 <HAL_GetTick>
 8004b26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8004b28:	e009      	b.n	8004b3e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b2a:	f7fc fc13 	bl	8001354 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d902      	bls.n	8004b3e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	73fb      	strb	r3, [r7, #15]
          break;
 8004b3c:	e005      	b.n	8004b4a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8004b3e:	4b0a      	ldr	r3, [pc, #40]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ef      	beq.n	8004b2a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b50:	4905      	ldr	r1, [pc, #20]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b52:	4b05      	ldr	r3, [pc, #20]	; (8004b68 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b54:	695a      	ldr	r2, [r3, #20]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	40021000 	.word	0x40021000

08004b6c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8004b74:	2300      	movs	r3, #0
 8004b76:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e14a      	b.n	8004e20 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 fc48 	bl	8005434 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 f94d 	bl	8004e4c <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d007      	beq.n	8004bca <HAL_SAI_Init+0x5e>
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d302      	bcc.n	8004bc4 <HAL_SAI_Init+0x58>
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d006      	beq.n	8004bd0 <HAL_SAI_Init+0x64>
 8004bc2:	e008      	b.n	8004bd6 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	61fb      	str	r3, [r7, #28]
      break;
 8004bc8:	e005      	b.n	8004bd6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004bca:	2310      	movs	r3, #16
 8004bcc:	61fb      	str	r3, [r7, #28]
      break;
 8004bce:	e002      	b.n	8004bd6 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004bd0:	2320      	movs	r3, #32
 8004bd2:	61fb      	str	r3, [r7, #28]
      break;
 8004bd4:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b03      	cmp	r3, #3
 8004bdc:	d81d      	bhi.n	8004c1a <HAL_SAI_Init+0xae>
 8004bde:	a201      	add	r2, pc, #4	; (adr r2, 8004be4 <HAL_SAI_Init+0x78>)
 8004be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004be4:	08004bf5 	.word	0x08004bf5
 8004be8:	08004bfb 	.word	0x08004bfb
 8004bec:	08004c03 	.word	0x08004c03
 8004bf0:	08004c0b 	.word	0x08004c0b
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
      }
      break;
 8004bf8:	e00f      	b.n	8004c1a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 8004bfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bfe:	617b      	str	r3, [r7, #20]
      }
      break;
 8004c00:	e00b      	b.n	8004c1a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8004c02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c06:	617b      	str	r3, [r7, #20]
      }
      break;
 8004c08:	e007      	b.n	8004c1a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8004c0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c0e:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f043 0301 	orr.w	r3, r3, #1
 8004c16:	61fb      	str	r3, [r7, #28]
      }
      break;
 8004c18:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a82      	ldr	r2, [pc, #520]	; (8004e28 <HAL_SAI_Init+0x2bc>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d004      	beq.n	8004c2e <HAL_SAI_Init+0xc2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a80      	ldr	r2, [pc, #512]	; (8004e2c <HAL_SAI_Init+0x2c0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d103      	bne.n	8004c36 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 8004c2e:	4a80      	ldr	r2, [pc, #512]	; (8004e30 <HAL_SAI_Init+0x2c4>)
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	e002      	b.n	8004c3c <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8004c36:	4a7f      	ldr	r2, [pc, #508]	; (8004e34 <HAL_SAI_Init+0x2c8>)
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	69db      	ldr	r3, [r3, #28]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d043      	beq.n	8004ccc <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a76      	ldr	r2, [pc, #472]	; (8004e28 <HAL_SAI_Init+0x2bc>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d004      	beq.n	8004c5c <HAL_SAI_Init+0xf0>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a75      	ldr	r2, [pc, #468]	; (8004e2c <HAL_SAI_Init+0x2c0>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d104      	bne.n	8004c66 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004c5c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c60:	f7ff f8c4 	bl	8003dec <HAL_RCCEx_GetPeriphCLKFreq>
 8004c64:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a73      	ldr	r2, [pc, #460]	; (8004e38 <HAL_SAI_Init+0x2cc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d004      	beq.n	8004c7a <HAL_SAI_Init+0x10e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a71      	ldr	r2, [pc, #452]	; (8004e3c <HAL_SAI_Init+0x2d0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d104      	bne.n	8004c84 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004c7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c7e:	f7ff f8b5 	bl	8003dec <HAL_RCCEx_GetPeriphCLKFreq>
 8004c82:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8004c84:	693a      	ldr	r2, [r7, #16]
 8004c86:	4613      	mov	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4413      	add	r3, r2
 8004c8c:	005b      	lsls	r3, r3, #1
 8004c8e:	461a      	mov	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	69db      	ldr	r3, [r3, #28]
 8004c94:	025b      	lsls	r3, r3, #9
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4a68      	ldr	r2, [pc, #416]	; (8004e40 <HAL_SAI_Init+0x2d4>)
 8004ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca4:	08da      	lsrs	r2, r3, #3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 8004caa:	68f9      	ldr	r1, [r7, #12]
 8004cac:	4b64      	ldr	r3, [pc, #400]	; (8004e40 <HAL_SAI_Init+0x2d4>)
 8004cae:	fba3 2301 	umull	r2, r3, r3, r1
 8004cb2:	08da      	lsrs	r2, r3, #3
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	005b      	lsls	r3, r3, #1
 8004cbc:	1aca      	subs	r2, r1, r3
 8004cbe:	2a08      	cmp	r2, #8
 8004cc0:	d904      	bls.n	8004ccc <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <HAL_SAI_Init+0x170>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d109      	bne.n	8004cf0 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d101      	bne.n	8004ce8 <HAL_SAI_Init+0x17c>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e001      	b.n	8004cec <HAL_SAI_Init+0x180>
 8004ce8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cec:	61bb      	str	r3, [r7, #24]
 8004cee:	e008      	b.n	8004d02 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d102      	bne.n	8004cfe <HAL_SAI_Init+0x192>
 8004cf8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cfc:	e000      	b.n	8004d00 <HAL_SAI_Init+0x194>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6819      	ldr	r1, [r3, #0]
 8004d0c:	4b4d      	ldr	r3, [pc, #308]	; (8004e44 <HAL_SAI_Init+0x2d8>)
 8004d0e:	400b      	ands	r3, r1
 8004d10:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6812      	ldr	r2, [r2, #0]
 8004d1a:	6811      	ldr	r1, [r2, #0]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6850      	ldr	r0, [r2, #4]
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d24:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d2a:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d30:	4310      	orrs	r0, r2
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 8004d3e:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6912      	ldr	r2, [r2, #16]
 8004d44:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d4a:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6a12      	ldr	r2, [r2, #32]
 8004d50:	0512      	lsls	r2, r2, #20
 8004d52:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d54:	430a      	orrs	r2, r1
 8004d56:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004d66:	f023 030f 	bic.w	r3, r3, #15
 8004d6a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	6851      	ldr	r1, [r2, #4]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	6990      	ldr	r0, [r2, #24]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004d7e:	4310      	orrs	r0, r2
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004d84:	4302      	orrs	r2, r0
 8004d86:	430a      	orrs	r2, r1
 8004d88:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	6899      	ldr	r1, [r3, #8]
 8004d94:	4b2c      	ldr	r3, [pc, #176]	; (8004e48 <HAL_SAI_Init+0x2dc>)
 8004d96:	400b      	ands	r3, r1
 8004d98:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	6812      	ldr	r2, [r2, #0]
 8004da2:	6891      	ldr	r1, [r2, #8]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004da8:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004dae:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 8004db0:	687a      	ldr	r2, [r7, #4]
 8004db2:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 8004db4:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 8004dba:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004dc0:	3a01      	subs	r2, #1
 8004dc2:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 8004dc4:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68d9      	ldr	r1, [r3, #12]
 8004dd4:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004dd8:	400b      	ands	r3, r1
 8004dda:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6812      	ldr	r2, [r2, #0]
 8004de4:	68d1      	ldr	r1, [r2, #12]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004dee:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004df4:	0412      	lsls	r2, r2, #16
 8004df6:	4310      	orrs	r0, r2
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004dfc:	3a01      	subs	r2, #1
 8004dfe:	0212      	lsls	r2, r2, #8
 8004e00:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8004e02:	430a      	orrs	r2, r1
 8004e04:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3720      	adds	r7, #32
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40015404 	.word	0x40015404
 8004e2c:	40015424 	.word	0x40015424
 8004e30:	40015400 	.word	0x40015400
 8004e34:	40015800 	.word	0x40015800
 8004e38:	40015804 	.word	0x40015804
 8004e3c:	40015824 	.word	0x40015824
 8004e40:	cccccccd 	.word	0xcccccccd
 8004e44:	ff05c010 	.word	0xff05c010
 8004e48:	fff88000 	.word	0xfff88000

08004e4c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e54:	f7fc fa7e 	bl	8001354 <HAL_GetTick>
 8004e58:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6812      	ldr	r2, [r2, #0]
 8004e66:	6812      	ldr	r2, [r2, #0]
 8004e68:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e6c:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8004e6e:	e010      	b.n	8004e92 <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 8004e70:	f7fc fa70 	bl	8001354 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d909      	bls.n	8004e92 <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e007      	b.n	8004ea2 <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d1e7      	bne.n	8004e70 <SAI_Disable+0x24>
    }
  }
  return status;
 8004ea0:	7afb      	ldrb	r3, [r7, #11]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
	...

08004eac <MX_DFSDM1_Init>:

DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8004eb0:	4b19      	ldr	r3, [pc, #100]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004eb2:	4a1a      	ldr	r2, [pc, #104]	; (8004f1c <MX_DFSDM1_Init+0x70>)
 8004eb4:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8004eb6:	4b18      	ldr	r3, [pc, #96]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8004ebc:	4b16      	ldr	r3, [pc, #88]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 8004ec8:	4b13      	ldr	r3, [pc, #76]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004eca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ece:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8004ed0:	4b11      	ldr	r3, [pc, #68]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8004ed6:	4b10      	ldr	r3, [pc, #64]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8004edc:	4b0e      	ldr	r3, [pc, #56]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8004ee2:	4b0d      	ldr	r3, [pc, #52]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8004eee:	4b0a      	ldr	r3, [pc, #40]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 8004ef4:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 8004efa:	4b07      	ldr	r3, [pc, #28]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004efc:	2200      	movs	r2, #0
 8004efe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8004f00:	4805      	ldr	r0, [pc, #20]	; (8004f18 <MX_DFSDM1_Init+0x6c>)
 8004f02:	f7fc fb5f 	bl	80015c4 <HAL_DFSDM_ChannelInit>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <MX_DFSDM1_Init+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004f0c:	2144      	movs	r1, #68	; 0x44
 8004f0e:	4804      	ldr	r0, [pc, #16]	; (8004f20 <MX_DFSDM1_Init+0x74>)
 8004f10:	f000 f9de 	bl	80052d0 <_Error_Handler>
  }

}
 8004f14:	bf00      	nop
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	200000e0 	.word	0x200000e0
 8004f1c:	40016000 	.word	0x40016000
 8004f20:	080056d4 	.word	0x080056d4

08004f24 <HAL_DFSDM_ChannelMspInit>:

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8004f2c:	4b0d      	ldr	r3, [pc, #52]	; (8004f64 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d110      	bne.n	8004f56 <HAL_DFSDM_ChannelMspInit+0x32>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004f34:	4a0c      	ldr	r2, [pc, #48]	; (8004f68 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004f36:	4b0c      	ldr	r3, [pc, #48]	; (8004f68 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f3e:	6613      	str	r3, [r2, #96]	; 0x60
 8004f40:	4b09      	ldr	r3, [pc, #36]	; (8004f68 <HAL_DFSDM_ChannelMspInit+0x44>)
 8004f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f48:	60fb      	str	r3, [r7, #12]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8004f4c:	4b05      	ldr	r3, [pc, #20]	; (8004f64 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3301      	adds	r3, #1
 8004f52:	4a04      	ldr	r2, [pc, #16]	; (8004f64 <HAL_DFSDM_ChannelMspInit+0x40>)
 8004f54:	6013      	str	r3, [r2, #0]
  }
}
 8004f56:	bf00      	nop
 8004f58:	3714      	adds	r7, #20
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	20000044 	.word	0x20000044
 8004f68:	40021000 	.word	0x40021000

08004f6c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f72:	4a15      	ldr	r2, [pc, #84]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f74:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f78:	f043 0310 	orr.w	r3, r3, #16
 8004f7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f7e:	4b12      	ldr	r3, [pc, #72]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f82:	f003 0310 	and.w	r3, r3, #16
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f8a:	4a0f      	ldr	r2, [pc, #60]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f90:	f043 0304 	orr.w	r3, r3, #4
 8004f94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f96:	4b0c      	ldr	r3, [pc, #48]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f9a:	f003 0304 	and.w	r3, r3, #4
 8004f9e:	60bb      	str	r3, [r7, #8]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa2:	4a09      	ldr	r2, [pc, #36]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004fa4:	4b08      	ldr	r3, [pc, #32]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fa8:	f043 0301 	orr.w	r3, r3, #1
 8004fac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004fae:	4b06      	ldr	r3, [pc, #24]	; (8004fc8 <MX_GPIO_Init+0x5c>)
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fb2:	f003 0301 	and.w	r3, r3, #1
 8004fb6:	607b      	str	r3, [r7, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]

}
 8004fba:	bf00      	nop
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40021000 	.word	0x40021000

08004fcc <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a1a      	ldr	r2, [pc, #104]	; (8005044 <HAL_LCD_MspInit+0x78>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d12d      	bne.n	800503a <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8004fde:	4a1a      	ldr	r2, [pc, #104]	; (8005048 <HAL_LCD_MspInit+0x7c>)
 8004fe0:	4b19      	ldr	r3, [pc, #100]	; (8005048 <HAL_LCD_MspInit+0x7c>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fe8:	6593      	str	r3, [r2, #88]	; 0x58
 8004fea:	4b17      	ldr	r3, [pc, #92]	; (8005048 <HAL_LCD_MspInit+0x7c>)
 8004fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ff2:	60bb      	str	r3, [r7, #8]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004ff6:	2308      	movs	r3, #8
 8004ff8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ffe:	2300      	movs	r3, #0
 8005000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005002:	2300      	movs	r3, #0
 8005004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8005006:	230b      	movs	r3, #11
 8005008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800500a:	f107 030c 	add.w	r3, r7, #12
 800500e:	4619      	mov	r1, r3
 8005010:	480e      	ldr	r0, [pc, #56]	; (800504c <HAL_LCD_MspInit+0x80>)
 8005012:	f7fc fc1d 	bl	8001850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005016:	f44f 7380 	mov.w	r3, #256	; 0x100
 800501a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800501c:	2302      	movs	r3, #2
 800501e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005024:	2300      	movs	r3, #0
 8005026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8005028:	230b      	movs	r3, #11
 800502a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800502c:	f107 030c 	add.w	r3, r7, #12
 8005030:	4619      	mov	r1, r3
 8005032:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005036:	f7fc fc0b 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 800503a:	bf00      	nop
 800503c:	3720      	adds	r7, #32
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40002400 	.word	0x40002400
 8005048:	40021000 	.word	0x40021000
 800504c:	48000800 	.word	0x48000800

08005050 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005054:	f7fc f946 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005058:	f000 f8b0 	bl	80051bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800505c:	f7ff ff86 	bl	8004f6c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8005060:	f7ff ff24 	bl	8004eac <MX_DFSDM1_Init>
  MX_SAI1_Init();
 8005064:	f000 f988 	bl	8005378 <MX_SAI1_Init>
 // MX_LCD_Init(); //musi byc zakomentowane
 // MX_QUADSPI_Init(); //czy musi??
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8005068:	f7fb f8ae 	bl	80001c8 <BSP_LCD_GLASS_Init>
  BSP_QSPI_Init();
 800506c:	f7fb fe2c 	bl	8000cc8 <BSP_QSPI_Init>
  //test QSPI
  qspi_test();
 8005070:	f000 f844 	bl	80050fc <qspi_test>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005074:	e7fe      	b.n	8005074 <main+0x24>

08005076 <Fill_Buffer>:
  }
  /* USER CODE END 3 */

}
static void Fill_Buffer(uint8_t *pBuffer, uint32_t uwBufferLenght, uint32_t uwOffset)
{
 8005076:	b480      	push	{r7}
 8005078:	b087      	sub	sp, #28
 800507a:	af00      	add	r7, sp, #0
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	607a      	str	r2, [r7, #4]
  uint32_t tmpIndex = 0;
 8005082:	2300      	movs	r3, #0
 8005084:	617b      	str	r3, [r7, #20]

  /* Put in global buffer different values */
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	e00c      	b.n	80050a6 <Fill_Buffer+0x30>
  {
    pBuffer[tmpIndex] = tmpIndex + uwOffset;
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	4413      	add	r3, r2
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	b2d1      	uxtb	r1, r2
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	440a      	add	r2, r1
 800509c:	b2d2      	uxtb	r2, r2
 800509e:	701a      	strb	r2, [r3, #0]
  for (tmpIndex = 0; tmpIndex < uwBufferLenght; tmpIndex++ )
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	3301      	adds	r3, #1
 80050a4:	617b      	str	r3, [r7, #20]
 80050a6:	697a      	ldr	r2, [r7, #20]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d3ee      	bcc.n	800508c <Fill_Buffer+0x16>
  }
}
 80050ae:	bf00      	nop
 80050b0:	371c      	adds	r7, #28
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <Buffercmp>:

static uint8_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint32_t BufferLength)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
 80050c2:	60b9      	str	r1, [r7, #8]
 80050c4:	607a      	str	r2, [r7, #4]
  while (BufferLength--)
 80050c6:	e00d      	b.n	80050e4 <Buffercmp+0x2a>
  {
    if (*pBuffer1 != *pBuffer2)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	781a      	ldrb	r2, [r3, #0]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d001      	beq.n	80050d8 <Buffercmp+0x1e>
    {
      return 1;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e00b      	b.n	80050f0 <Buffercmp+0x36>
    }

    pBuffer1++;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	3301      	adds	r3, #1
 80050dc:	60fb      	str	r3, [r7, #12]
    pBuffer2++;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	3301      	adds	r3, #1
 80050e2:	60bb      	str	r3, [r7, #8]
  while (BufferLength--)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	1e5a      	subs	r2, r3, #1
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1ec      	bne.n	80050c8 <Buffercmp+0xe>
  }

  return 0;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3714      	adds	r7, #20
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <qspi_test>:

void qspi_test(){
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
	__IO uint8_t *data_ptr;
	uint32_t index;
	BSP_QSPI_Erase_Block(WRITE_READ_ADDR);			//wyczysc blok pamieci
 8005102:	2050      	movs	r0, #80	; 0x50
 8005104:	f7fb feee 	bl	8000ee4 <BSP_QSPI_Erase_Block>
	Fill_Buffer(qspi_aTxBuffer, BUFFER_SIZE, 0xD20F);//wypelnij losowa wartoscia
 8005108:	f24d 220f 	movw	r2, #53775	; 0xd20f
 800510c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005110:	4823      	ldr	r0, [pc, #140]	; (80051a0 <qspi_test+0xa4>)
 8005112:	f7ff ffb0 	bl	8005076 <Fill_Buffer>
	BSP_QSPI_Write(qspi_aTxBuffer, WRITE_READ_ADDR, BUFFER_SIZE); //wpisz bufor pod wskazany adres
 8005116:	f44f 7200 	mov.w	r2, #512	; 0x200
 800511a:	2150      	movs	r1, #80	; 0x50
 800511c:	4820      	ldr	r0, [pc, #128]	; (80051a0 <qspi_test+0xa4>)
 800511e:	f7fb fe63 	bl	8000de8 <BSP_QSPI_Write>
	BSP_QSPI_Read(qspi_aRxBuffer, WRITE_READ_ADDR, BUFFER_SIZE);
 8005122:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005126:	2150      	movs	r1, #80	; 0x50
 8005128:	481e      	ldr	r0, [pc, #120]	; (80051a4 <qspi_test+0xa8>)
 800512a:	f7fb fe1b 	bl	8000d64 <BSP_QSPI_Read>
	if (Buffercmp(qspi_aRxBuffer, qspi_aTxBuffer, BUFFER_SIZE) > 0)
 800512e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005132:	491b      	ldr	r1, [pc, #108]	; (80051a0 <qspi_test+0xa4>)
 8005134:	481b      	ldr	r0, [pc, #108]	; (80051a4 <qspi_test+0xa8>)
 8005136:	f7ff ffc0 	bl	80050ba <Buffercmp>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d003      	beq.n	8005148 <qspi_test+0x4c>
		BSP_LCD_GLASS_DisplayString("err");
 8005140:	4819      	ldr	r0, [pc, #100]	; (80051a8 <qspi_test+0xac>)
 8005142:	f7fb f87b 	bl	800023c <BSP_LCD_GLASS_DisplayString>
 8005146:	e002      	b.n	800514e <qspi_test+0x52>
	else
		BSP_LCD_GLASS_DisplayString("OK1");
 8005148:	4818      	ldr	r0, [pc, #96]	; (80051ac <qspi_test+0xb0>)
 800514a:	f7fb f877 	bl	800023c <BSP_LCD_GLASS_DisplayString>
	BSP_QSPI_EnableMemoryMappedMode();
 800514e:	f7fb ff0d 	bl	8000f6c <BSP_QSPI_EnableMemoryMappedMode>
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR
 8005152:	2300      	movs	r3, #0
 8005154:	603b      	str	r3, [r7, #0]
 8005156:	4b16      	ldr	r3, [pc, #88]	; (80051b0 <qspi_test+0xb4>)
 8005158:	607b      	str	r3, [r7, #4]
 800515a:	e012      	b.n	8005182 <qspi_test+0x86>
			+ WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
		if (*data_ptr != qspi_aTxBuffer[index]) {
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	490f      	ldr	r1, [pc, #60]	; (80051a0 <qspi_test+0xa4>)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	440b      	add	r3, r1
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	429a      	cmp	r2, r3
 800516c:	d003      	beq.n	8005176 <qspi_test+0x7a>
			BSP_LCD_GLASS_DisplayString("err2");
 800516e:	4811      	ldr	r0, [pc, #68]	; (80051b4 <qspi_test+0xb8>)
 8005170:	f7fb f864 	bl	800023c <BSP_LCD_GLASS_DisplayString>
			break;
 8005174:	e009      	b.n	800518a <qspi_test+0x8e>
			+ WRITE_READ_ADDR); index < BUFFER_SIZE; index++, data_ptr++) {
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	3301      	adds	r3, #1
 800517a:	603b      	str	r3, [r7, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3301      	adds	r3, #1
 8005180:	607b      	str	r3, [r7, #4]
	for (index = 0, data_ptr = (__IO uint8_t *) (QSPI_BASE_ADDR
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005188:	d3e8      	bcc.n	800515c <qspi_test+0x60>
		}
	}
	if (index == BUFFER_SIZE)
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005190:	d102      	bne.n	8005198 <qspi_test+0x9c>
		BSP_LCD_GLASS_DisplayString("OK2");
 8005192:	4809      	ldr	r0, [pc, #36]	; (80051b8 <qspi_test+0xbc>)
 8005194:	f7fb f852 	bl	800023c <BSP_LCD_GLASS_DisplayString>
}
 8005198:	bf00      	nop
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20000318 	.word	0x20000318
 80051a4:	20000118 	.word	0x20000118
 80051a8:	080056e4 	.word	0x080056e4
 80051ac:	080056e8 	.word	0x080056e8
 80051b0:	90000050 	.word	0x90000050
 80051b4:	080056ec 	.word	0x080056ec
 80051b8:	080056f4 	.word	0x080056f4

080051bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b0b8      	sub	sp, #224	; 0xe0
 80051c0:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80051c2:	2318      	movs	r3, #24
 80051c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80051c8:	2301      	movs	r3, #1
 80051ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80051ce:	2301      	movs	r3, #1
 80051d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80051d4:	2300      	movs	r3, #0
 80051d6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80051da:	23b0      	movs	r3, #176	; 0xb0
 80051dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80051e0:	2300      	movs	r3, #0
 80051e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051e6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7fd fd5a 	bl	8002ca4 <HAL_RCC_OscConfig>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d003      	beq.n	80051fe <SystemClock_Config+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80051f6:	21ca      	movs	r1, #202	; 0xca
 80051f8:	4833      	ldr	r0, [pc, #204]	; (80052c8 <SystemClock_Config+0x10c>)
 80051fa:	f000 f869 	bl	80052d0 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051fe:	230f      	movs	r3, #15
 8005200:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8005204:	2300      	movs	r3, #0
 8005206:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800520a:	2300      	movs	r3, #0
 800520c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005210:	2300      	movs	r3, #0
 8005212:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005216:	2300      	movs	r3, #0
 8005218:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800521c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005220:	2102      	movs	r1, #2
 8005222:	4618      	mov	r0, r3
 8005224:	f7fe f8a0 	bl	8003368 <HAL_RCC_ClockConfig>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d003      	beq.n	8005236 <SystemClock_Config+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800522e:	21d8      	movs	r1, #216	; 0xd8
 8005230:	4825      	ldr	r0, [pc, #148]	; (80052c8 <SystemClock_Config+0x10c>)
 8005232:	f000 f84d 	bl	80052d0 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 8005236:	f44f 3342 	mov.w	r3, #198656	; 0x30800
 800523a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800523c:	2300      	movs	r3, #0
 800523e:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8005240:	2300      	movs	r3, #0
 8005242:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8005246:	f44f 7300 	mov.w	r3, #512	; 0x200
 800524a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800524e:	2301      	movs	r3, #1
 8005250:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 3;
 8005252:	2303      	movs	r3, #3
 8005254:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8005256:	2308      	movs	r3, #8
 8005258:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800525a:	2307      	movs	r3, #7
 800525c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800525e:	2302      	movs	r3, #2
 8005260:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005262:	2302      	movs	r3, #2
 8005264:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8005266:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800526a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800526c:	463b      	mov	r3, r7
 800526e:	4618      	mov	r0, r3
 8005270:	f7fe fad8 	bl	8003824 <HAL_RCCEx_PeriphCLKConfig>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <SystemClock_Config+0xc6>
  {
    _Error_Handler(__FILE__, __LINE__);
 800527a:	21e9      	movs	r1, #233	; 0xe9
 800527c:	4812      	ldr	r0, [pc, #72]	; (80052c8 <SystemClock_Config+0x10c>)
 800527e:	f000 f827 	bl	80052d0 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005282:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005286:	f7fc ff69 	bl	800215c <HAL_PWREx_ControlVoltageScaling>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d003      	beq.n	8005298 <SystemClock_Config+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005290:	21f0      	movs	r1, #240	; 0xf0
 8005292:	480d      	ldr	r0, [pc, #52]	; (80052c8 <SystemClock_Config+0x10c>)
 8005294:	f000 f81c 	bl	80052d0 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005298:	f7fe fa2e 	bl	80036f8 <HAL_RCC_GetHCLKFreq>
 800529c:	4602      	mov	r2, r0
 800529e:	4b0b      	ldr	r3, [pc, #44]	; (80052cc <SystemClock_Config+0x110>)
 80052a0:	fba3 2302 	umull	r2, r3, r3, r2
 80052a4:	099b      	lsrs	r3, r3, #6
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7fc f955 	bl	8001556 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80052ac:	2004      	movs	r0, #4
 80052ae:	f7fc f95f 	bl	8001570 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80052b2:	2200      	movs	r2, #0
 80052b4:	2100      	movs	r1, #0
 80052b6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ba:	f7fc f930 	bl	800151e <HAL_NVIC_SetPriority>
}
 80052be:	bf00      	nop
 80052c0:	37e0      	adds	r7, #224	; 0xe0
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	080056f8 	.word	0x080056f8
 80052cc:	10624dd3 	.word	0x10624dd3

080052d0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80052da:	e7fe      	b.n	80052da <_Error_Handler+0xa>

080052dc <HAL_QSPI_MspInit>:
  }

}

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a11      	ldr	r2, [pc, #68]	; (8005330 <HAL_QSPI_MspInit+0x54>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d11c      	bne.n	8005328 <HAL_QSPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80052ee:	4a11      	ldr	r2, [pc, #68]	; (8005334 <HAL_QSPI_MspInit+0x58>)
 80052f0:	4b10      	ldr	r3, [pc, #64]	; (8005334 <HAL_QSPI_MspInit+0x58>)
 80052f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052f8:	6513      	str	r3, [r2, #80]	; 0x50
 80052fa:	4b0e      	ldr	r3, [pc, #56]	; (8005334 <HAL_QSPI_MspInit+0x58>)
 80052fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005302:	60bb      	str	r3, [r7, #8]
 8005304:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8005306:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800530a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800530c:	2302      	movs	r3, #2
 800530e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005310:	2300      	movs	r3, #0
 8005312:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005314:	2303      	movs	r3, #3
 8005316:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8005318:	230a      	movs	r3, #10
 800531a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800531c:	f107 030c 	add.w	r3, r7, #12
 8005320:	4619      	mov	r1, r3
 8005322:	4805      	ldr	r0, [pc, #20]	; (8005338 <HAL_QSPI_MspInit+0x5c>)
 8005324:	f7fc fa94 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8005328:	bf00      	nop
 800532a:	3720      	adds	r7, #32
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	a0001000 	.word	0xa0001000
 8005334:	40021000 	.word	0x40021000
 8005338:	48001000 	.word	0x48001000

0800533c <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a08      	ldr	r2, [pc, #32]	; (800536c <HAL_QSPI_MspDeInit+0x30>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d10a      	bne.n	8005364 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800534e:	4a08      	ldr	r2, [pc, #32]	; (8005370 <HAL_QSPI_MspDeInit+0x34>)
 8005350:	4b07      	ldr	r3, [pc, #28]	; (8005370 <HAL_QSPI_MspDeInit+0x34>)
 8005352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005354:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005358:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 800535a:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800535e:	4805      	ldr	r0, [pc, #20]	; (8005374 <HAL_QSPI_MspDeInit+0x38>)
 8005360:	f7fc fc22 	bl	8001ba8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 8005364:	bf00      	nop
 8005366:	3708      	adds	r7, #8
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	a0001000 	.word	0xa0001000
 8005370:	40021000 	.word	0x40021000
 8005374:	48001000 	.word	0x48001000

08005378 <MX_SAI1_Init>:

SAI_HandleTypeDef hsai_BlockA1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 800537c:	4b29      	ldr	r3, [pc, #164]	; (8005424 <MX_SAI1_Init+0xac>)
 800537e:	4a2a      	ldr	r2, [pc, #168]	; (8005428 <MX_SAI1_Init+0xb0>)
 8005380:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8005382:	4b28      	ldr	r3, [pc, #160]	; (8005424 <MX_SAI1_Init+0xac>)
 8005384:	2200      	movs	r2, #0
 8005386:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8005388:	4b26      	ldr	r3, [pc, #152]	; (8005424 <MX_SAI1_Init+0xac>)
 800538a:	2200      	movs	r2, #0
 800538c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 800538e:	4b25      	ldr	r3, [pc, #148]	; (8005424 <MX_SAI1_Init+0xac>)
 8005390:	22c0      	movs	r2, #192	; 0xc0
 8005392:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005394:	4b23      	ldr	r3, [pc, #140]	; (8005424 <MX_SAI1_Init+0xac>)
 8005396:	2200      	movs	r2, #0
 8005398:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800539a:	4b22      	ldr	r3, [pc, #136]	; (8005424 <MX_SAI1_Init+0xac>)
 800539c:	2200      	movs	r2, #0
 800539e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80053a0:	4b20      	ldr	r3, [pc, #128]	; (8005424 <MX_SAI1_Init+0xac>)
 80053a2:	2200      	movs	r2, #0
 80053a4:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80053a6:	4b1f      	ldr	r3, [pc, #124]	; (8005424 <MX_SAI1_Init+0xac>)
 80053a8:	2200      	movs	r2, #0
 80053aa:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80053ac:	4b1d      	ldr	r3, [pc, #116]	; (8005424 <MX_SAI1_Init+0xac>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80053b2:	4b1c      	ldr	r3, [pc, #112]	; (8005424 <MX_SAI1_Init+0xac>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80053b8:	4b1a      	ldr	r3, [pc, #104]	; (8005424 <MX_SAI1_Init+0xac>)
 80053ba:	4a1c      	ldr	r2, [pc, #112]	; (800542c <MX_SAI1_Init+0xb4>)
 80053bc:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80053be:	4b19      	ldr	r3, [pc, #100]	; (8005424 <MX_SAI1_Init+0xac>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80053c4:	4b17      	ldr	r3, [pc, #92]	; (8005424 <MX_SAI1_Init+0xac>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80053ca:	4b16      	ldr	r3, [pc, #88]	; (8005424 <MX_SAI1_Init+0xac>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80053d0:	4b14      	ldr	r3, [pc, #80]	; (8005424 <MX_SAI1_Init+0xac>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80053d6:	4b13      	ldr	r3, [pc, #76]	; (8005424 <MX_SAI1_Init+0xac>)
 80053d8:	2208      	movs	r2, #8
 80053da:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80053dc:	4b11      	ldr	r3, [pc, #68]	; (8005424 <MX_SAI1_Init+0xac>)
 80053de:	2201      	movs	r2, #1
 80053e0:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80053e2:	4b10      	ldr	r3, [pc, #64]	; (8005424 <MX_SAI1_Init+0xac>)
 80053e4:	2200      	movs	r2, #0
 80053e6:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80053e8:	4b0e      	ldr	r3, [pc, #56]	; (8005424 <MX_SAI1_Init+0xac>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80053ee:	4b0d      	ldr	r3, [pc, #52]	; (8005424 <MX_SAI1_Init+0xac>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80053f4:	4b0b      	ldr	r3, [pc, #44]	; (8005424 <MX_SAI1_Init+0xac>)
 80053f6:	2200      	movs	r2, #0
 80053f8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80053fa:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <MX_SAI1_Init+0xac>)
 80053fc:	2200      	movs	r2, #0
 80053fe:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8005400:	4b08      	ldr	r3, [pc, #32]	; (8005424 <MX_SAI1_Init+0xac>)
 8005402:	2201      	movs	r2, #1
 8005404:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8005406:	4b07      	ldr	r3, [pc, #28]	; (8005424 <MX_SAI1_Init+0xac>)
 8005408:	2200      	movs	r2, #0
 800540a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800540c:	4805      	ldr	r0, [pc, #20]	; (8005424 <MX_SAI1_Init+0xac>)
 800540e:	f7ff fbad 	bl	8004b6c <HAL_SAI_Init>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <MX_SAI1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005418:	2150      	movs	r1, #80	; 0x50
 800541a:	4805      	ldr	r0, [pc, #20]	; (8005430 <MX_SAI1_Init+0xb8>)
 800541c:	f7ff ff58 	bl	80052d0 <_Error_Handler>
  }

}
 8005420:	bf00      	nop
 8005422:	bd80      	pop	{r7, pc}
 8005424:	20000518 	.word	0x20000518
 8005428:	40015404 	.word	0x40015404
 800542c:	0002ee00 	.word	0x0002ee00
 8005430:	08005708 	.word	0x08005708

08005434 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b088      	sub	sp, #32
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a15      	ldr	r2, [pc, #84]	; (8005498 <HAL_SAI_MspInit+0x64>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d124      	bne.n	8005490 <HAL_SAI_MspInit+0x5c>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8005446:	4b15      	ldr	r3, [pc, #84]	; (800549c <HAL_SAI_MspInit+0x68>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d10b      	bne.n	8005466 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800544e:	4a14      	ldr	r2, [pc, #80]	; (80054a0 <HAL_SAI_MspInit+0x6c>)
 8005450:	4b13      	ldr	r3, [pc, #76]	; (80054a0 <HAL_SAI_MspInit+0x6c>)
 8005452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005454:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005458:	6613      	str	r3, [r2, #96]	; 0x60
 800545a:	4b11      	ldr	r3, [pc, #68]	; (80054a0 <HAL_SAI_MspInit+0x6c>)
 800545c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800545e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005462:	60bb      	str	r3, [r7, #8]
 8005464:	68bb      	ldr	r3, [r7, #8]
    }
    SAI1_client ++;
 8005466:	4b0d      	ldr	r3, [pc, #52]	; (800549c <HAL_SAI_MspInit+0x68>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	3301      	adds	r3, #1
 800546c:	4a0b      	ldr	r2, [pc, #44]	; (800549c <HAL_SAI_MspInit+0x68>)
 800546e:	6013      	str	r3, [r2, #0]
    /**SAI1_A_Block_A GPIO Configuration    
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005470:	2370      	movs	r3, #112	; 0x70
 8005472:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005474:	2302      	movs	r3, #2
 8005476:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005478:	2300      	movs	r3, #0
 800547a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800547c:	2300      	movs	r3, #0
 800547e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8005480:	230d      	movs	r3, #13
 8005482:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005484:	f107 030c 	add.w	r3, r7, #12
 8005488:	4619      	mov	r1, r3
 800548a:	4806      	ldr	r0, [pc, #24]	; (80054a4 <HAL_SAI_MspInit+0x70>)
 800548c:	f7fc f9e0 	bl	8001850 <HAL_GPIO_Init>

    }
}
 8005490:	bf00      	nop
 8005492:	3720      	adds	r7, #32
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40015404 	.word	0x40015404
 800549c:	20000048 	.word	0x20000048
 80054a0:	40021000 	.word	0x40021000
 80054a4:	48001000 	.word	0x48001000

080054a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ae:	4a24      	ldr	r2, [pc, #144]	; (8005540 <HAL_MspInit+0x98>)
 80054b0:	4b23      	ldr	r3, [pc, #140]	; (8005540 <HAL_MspInit+0x98>)
 80054b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b4:	f043 0301 	orr.w	r3, r3, #1
 80054b8:	6613      	str	r3, [r2, #96]	; 0x60
 80054ba:	4b21      	ldr	r3, [pc, #132]	; (8005540 <HAL_MspInit+0x98>)
 80054bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	607b      	str	r3, [r7, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054c6:	4a1e      	ldr	r2, [pc, #120]	; (8005540 <HAL_MspInit+0x98>)
 80054c8:	4b1d      	ldr	r3, [pc, #116]	; (8005540 <HAL_MspInit+0x98>)
 80054ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d0:	6593      	str	r3, [r2, #88]	; 0x58
 80054d2:	4b1b      	ldr	r3, [pc, #108]	; (8005540 <HAL_MspInit+0x98>)
 80054d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054da:	603b      	str	r3, [r7, #0]
 80054dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054de:	2003      	movs	r0, #3
 80054e0:	f7fc f812 	bl	8001508 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80054e4:	2200      	movs	r2, #0
 80054e6:	2100      	movs	r1, #0
 80054e8:	f06f 000b 	mvn.w	r0, #11
 80054ec:	f7fc f817 	bl	800151e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80054f0:	2200      	movs	r2, #0
 80054f2:	2100      	movs	r1, #0
 80054f4:	f06f 000a 	mvn.w	r0, #10
 80054f8:	f7fc f811 	bl	800151e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80054fc:	2200      	movs	r2, #0
 80054fe:	2100      	movs	r1, #0
 8005500:	f06f 0009 	mvn.w	r0, #9
 8005504:	f7fc f80b 	bl	800151e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005508:	2200      	movs	r2, #0
 800550a:	2100      	movs	r1, #0
 800550c:	f06f 0004 	mvn.w	r0, #4
 8005510:	f7fc f805 	bl	800151e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005514:	2200      	movs	r2, #0
 8005516:	2100      	movs	r1, #0
 8005518:	f06f 0003 	mvn.w	r0, #3
 800551c:	f7fb ffff 	bl	800151e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005520:	2200      	movs	r2, #0
 8005522:	2100      	movs	r1, #0
 8005524:	f06f 0001 	mvn.w	r0, #1
 8005528:	f7fb fff9 	bl	800151e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800552c:	2200      	movs	r2, #0
 800552e:	2100      	movs	r1, #0
 8005530:	f04f 30ff 	mov.w	r0, #4294967295
 8005534:	f7fb fff3 	bl	800151e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005538:	bf00      	nop
 800553a:	3708      	adds	r7, #8
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	40021000 	.word	0x40021000

08005544 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005548:	bf00      	nop
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8005552:	b480      	push	{r7}
 8005554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005556:	e7fe      	b.n	8005556 <HardFault_Handler+0x4>

08005558 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8005558:	b480      	push	{r7}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800555c:	e7fe      	b.n	800555c <MemManage_Handler+0x4>

0800555e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800555e:	b480      	push	{r7}
 8005560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005562:	e7fe      	b.n	8005562 <BusFault_Handler+0x4>

08005564 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005568:	e7fe      	b.n	8005568 <UsageFault_Handler+0x4>

0800556a <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800556a:	b480      	push	{r7}
 800556c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800556e:	bf00      	nop
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8005578:	b480      	push	{r7}
 800557a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800557c:	bf00      	nop
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8005586:	b480      	push	{r7}
 8005588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800558a:	bf00      	nop
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005598:	f7fb fece 	bl	8001338 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800559c:	f7fc f804 	bl	80015a8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80055a0:	bf00      	nop
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80055a4:	b480      	push	{r7}
 80055a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80055a8:	4a17      	ldr	r2, [pc, #92]	; (8005608 <SystemInit+0x64>)
 80055aa:	4b17      	ldr	r3, [pc, #92]	; (8005608 <SystemInit+0x64>)
 80055ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80055b8:	4a14      	ldr	r2, [pc, #80]	; (800560c <SystemInit+0x68>)
 80055ba:	4b14      	ldr	r3, [pc, #80]	; (800560c <SystemInit+0x68>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f043 0301 	orr.w	r3, r3, #1
 80055c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80055c4:	4b11      	ldr	r3, [pc, #68]	; (800560c <SystemInit+0x68>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80055ca:	4a10      	ldr	r2, [pc, #64]	; (800560c <SystemInit+0x68>)
 80055cc:	4b0f      	ldr	r3, [pc, #60]	; (800560c <SystemInit+0x68>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80055d4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80055d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80055da:	4b0c      	ldr	r3, [pc, #48]	; (800560c <SystemInit+0x68>)
 80055dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80055e0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80055e2:	4a0a      	ldr	r2, [pc, #40]	; (800560c <SystemInit+0x68>)
 80055e4:	4b09      	ldr	r3, [pc, #36]	; (800560c <SystemInit+0x68>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80055ee:	4b07      	ldr	r3, [pc, #28]	; (800560c <SystemInit+0x68>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80055f4:	4b04      	ldr	r3, [pc, #16]	; (8005608 <SystemInit+0x64>)
 80055f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80055fa:	609a      	str	r2, [r3, #8]
#endif
}
 80055fc:	bf00      	nop
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	e000ed00 	.word	0xe000ed00
 800560c:	40021000 	.word	0x40021000

08005610 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005610:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005648 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005614:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005616:	e003      	b.n	8005620 <LoopCopyDataInit>

08005618 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005618:	4b0c      	ldr	r3, [pc, #48]	; (800564c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800561a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800561c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800561e:	3104      	adds	r1, #4

08005620 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005620:	480b      	ldr	r0, [pc, #44]	; (8005650 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005622:	4b0c      	ldr	r3, [pc, #48]	; (8005654 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005624:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005626:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005628:	d3f6      	bcc.n	8005618 <CopyDataInit>
	ldr	r2, =_sbss
 800562a:	4a0b      	ldr	r2, [pc, #44]	; (8005658 <LoopForever+0x12>)
	b	LoopFillZerobss
 800562c:	e002      	b.n	8005634 <LoopFillZerobss>

0800562e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800562e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005630:	f842 3b04 	str.w	r3, [r2], #4

08005634 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005634:	4b09      	ldr	r3, [pc, #36]	; (800565c <LoopForever+0x16>)
	cmp	r2, r3
 8005636:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005638:	d3f9      	bcc.n	800562e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800563a:	f7ff ffb3 	bl	80055a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800563e:	f000 f811 	bl	8005664 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005642:	f7ff fd05 	bl	8005050 <main>

08005646 <LoopForever>:

LoopForever:
    b LoopForever
 8005646:	e7fe      	b.n	8005646 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005648:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800564c:	080057b0 	.word	0x080057b0
	ldr	r0, =_sdata
 8005650:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005654:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8005658:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 800565c:	2000059c 	.word	0x2000059c

08005660 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005660:	e7fe      	b.n	8005660 <ADC1_2_IRQHandler>
	...

08005664 <__libc_init_array>:
 8005664:	b570      	push	{r4, r5, r6, lr}
 8005666:	4e0d      	ldr	r6, [pc, #52]	; (800569c <__libc_init_array+0x38>)
 8005668:	4c0d      	ldr	r4, [pc, #52]	; (80056a0 <__libc_init_array+0x3c>)
 800566a:	1ba4      	subs	r4, r4, r6
 800566c:	10a4      	asrs	r4, r4, #2
 800566e:	2500      	movs	r5, #0
 8005670:	42a5      	cmp	r5, r4
 8005672:	d109      	bne.n	8005688 <__libc_init_array+0x24>
 8005674:	4e0b      	ldr	r6, [pc, #44]	; (80056a4 <__libc_init_array+0x40>)
 8005676:	4c0c      	ldr	r4, [pc, #48]	; (80056a8 <__libc_init_array+0x44>)
 8005678:	f000 f820 	bl	80056bc <_init>
 800567c:	1ba4      	subs	r4, r4, r6
 800567e:	10a4      	asrs	r4, r4, #2
 8005680:	2500      	movs	r5, #0
 8005682:	42a5      	cmp	r5, r4
 8005684:	d105      	bne.n	8005692 <__libc_init_array+0x2e>
 8005686:	bd70      	pop	{r4, r5, r6, pc}
 8005688:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800568c:	4798      	blx	r3
 800568e:	3501      	adds	r5, #1
 8005690:	e7ee      	b.n	8005670 <__libc_init_array+0xc>
 8005692:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005696:	4798      	blx	r3
 8005698:	3501      	adds	r5, #1
 800569a:	e7f2      	b.n	8005682 <__libc_init_array+0x1e>
 800569c:	080057a8 	.word	0x080057a8
 80056a0:	080057a8 	.word	0x080057a8
 80056a4:	080057a8 	.word	0x080057a8
 80056a8:	080057ac 	.word	0x080057ac

080056ac <memset>:
 80056ac:	4402      	add	r2, r0
 80056ae:	4603      	mov	r3, r0
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d100      	bne.n	80056b6 <memset+0xa>
 80056b4:	4770      	bx	lr
 80056b6:	f803 1b01 	strb.w	r1, [r3], #1
 80056ba:	e7f9      	b.n	80056b0 <memset+0x4>

080056bc <_init>:
 80056bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056be:	bf00      	nop
 80056c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056c2:	bc08      	pop	{r3}
 80056c4:	469e      	mov	lr, r3
 80056c6:	4770      	bx	lr

080056c8 <_fini>:
 80056c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ca:	bf00      	nop
 80056cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ce:	bc08      	pop	{r3}
 80056d0:	469e      	mov	lr, r3
 80056d2:	4770      	bx	lr
