Fitter report for de10nanoTop
Sat Dec 14 17:13:35 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Dec 14 17:13:35 2019       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; de10nanoTop                                 ;
; Top-level Entity Name           ; de10nanoTop                                 ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,402 / 41,910 ( 3 % )                      ;
; Total registers                 ; 1717                                        ;
; Total pins                      ; 10 / 314 ( 3 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,051,648 / 5,662,720 ( 19 % )              ;
; Total RAM Blocks                ; 132 / 553 ( 24 % )                          ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.7%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; leds[0]  ; Incomplete set of assignments ;
; leds[1]  ; Incomplete set of assignments ;
; leds[2]  ; Incomplete set of assignments ;
; leds[3]  ; Incomplete set of assignments ;
; leds[4]  ; Incomplete set of assignments ;
; leds[5]  ; Incomplete set of assignments ;
; leds[6]  ; Incomplete set of assignments ;
; leds[7]  ; Incomplete set of assignments ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                     ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~0                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~0_RTM0243                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~1                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~1_RTM0235                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~2                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~2_RTM0227                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~3                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~3_RTM0219                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~4                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~4_RTM0211                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~5                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~5_RTM0203                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_Duplicate_13                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_Duplicate_14_RTM01146                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_Duplicate_15                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_Duplicate_RTM0786                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~6_RTM01147                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~7_Duplicate_16                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ShiftRight0~7_Duplicate_18                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~0_Duplicate_102                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~0_Duplicate_104                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_95                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_97                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_99                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_101                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_RTM01152                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~1_Duplicate_RTM01152                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_90                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_92                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~2_Duplicate_94                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_115                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_117                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~3_Duplicate_119                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_85                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_87                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~4_Duplicate_89                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_105                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_107                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~5_Duplicate_109                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_47                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_49                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~6_Duplicate_51                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_40                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_44                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~7_Duplicate_46                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~7_RTM072                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~7_RTM072                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_80                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_82                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~8_Duplicate_84                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_120                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_122                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~9_Duplicate_124                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~9_RTM0357                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~9_RTM0357                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~10_Duplicate_31                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~10_Duplicate_33                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~11_Duplicate_37                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~11_Duplicate_39                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~12_Duplicate_34                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~12_Duplicate_36                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_Duplicate_60                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_Duplicate_62                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_Duplicate_66                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_RTM0340                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_RTM0340                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~13_RTM0340_RTM0634                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_72                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_74                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~14_Duplicate_76                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_110                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_110_Duplicate                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_112                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~15_Duplicate_114                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_67                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_67_Duplicate                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_69                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~16_Duplicate_71                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~17_Duplicate_57                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~17_Duplicate_59                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~21_Duplicate_52                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~21_Duplicate_54                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~21_Duplicate_56                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~24_Duplicate_77                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|comb~24_Duplicate_79                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ibusdata_old[18]_RTM0633                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Add0~10                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal6~1_RTM0278                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal6~1_RTM0278                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal13~0_Duplicate_2                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal14~0                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal14~0_RTM0341                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~1_Duplicate_17                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~2_Duplicate_18                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~3_Duplicate_22                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~4_Duplicate_27                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~5_Duplicate_19                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~6_Duplicate_23                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~7_Duplicate_26                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~8_Duplicate_29                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~9_Duplicate_21                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~10_Duplicate_20                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~11_Duplicate_30                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~12_Duplicate_31                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~13_Duplicate_25                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~14_Duplicate_24                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft0~15_Duplicate_28                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~1_Duplicate_17                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~2_Duplicate_18                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~3_Duplicate_27                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~4_Duplicate_29                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~5_Duplicate_19                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~6_Duplicate_26                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~7_Duplicate_31                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~8_Duplicate_22                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~9_Duplicate_20                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~10_Duplicate_28                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~11_Duplicate_23                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~12_Duplicate_25                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~13_Duplicate_24                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~14_Duplicate_30                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft1~15_Duplicate_21                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~1_Duplicate_31                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~2_Duplicate_30                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~3_Duplicate_27                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~4_Duplicate_26                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~5_Duplicate_29                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~6_Duplicate_24                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~7_Duplicate_23                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~8_Duplicate_28                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~9_Duplicate_18                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~10_Duplicate_17                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~11_Duplicate_25                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~12_Duplicate_22                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~13_Duplicate_21                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~14_Duplicate_20                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft2~15_Duplicate_19                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~0                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~0_NEW762_RTM0766                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~0_OTERM763                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~0_OTERM765                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[0]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[1]                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_NEW_REG651_NEW794_RTM0796                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_NEW_REG651_OTERM795                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_NEW_REG653_NEW791_RTM0793                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_NEW_REG653_OTERM792                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM652                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[2]_OTERM654                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM265                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM267                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM269                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM271                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[0]_OTERM273                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|always1~0_RTM01178                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|always1~0_RTM01178                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branch                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchDec                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchType                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branch_OTERM281                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_NEW_REG643_NEW800_RTM0802                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_NEW_REG643_OTERM801                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_NEW_REG645_NEW797_RTM0799                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_NEW_REG645_OTERM798                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_OTERM644                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[11]_OTERM646                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrDec                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrDec~0                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrClrOf~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1155                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1157                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1159                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1161                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrDec_OTERM1163                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM181                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM183                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM185                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM187                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM189_OTERM1165                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM189_OTERM1167                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM191_OTERM376                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM191_OTERM378                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM191_OTERM380                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG621_NEW834_RTM0836                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG621_OTERM835                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG623_NEW831_RTM0833                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG623_OTERM832                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG625_NEW828_RTM0830                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG625_OTERM829                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG627_NEW825_RTM0827                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG627_OTERM826                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG629_NEW822_RTM0824                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG629_OTERM823                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG631_NEW819_RTM0821                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_NEW_REG631_OTERM820                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM622                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM624                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM626                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM628                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM630                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec_OTERM75_OTERM339_OTERM632                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetDec~0                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrSetOf~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrWriteDec                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|Add0~2                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr~1                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM61                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM63_OTERM356                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM1149                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM65_OTERM1151                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM67_OTERM343                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM331                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM333                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM335                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM558                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM560                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM562                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM564                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM566                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM69_OTERM337_OTERM568                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]_OTERM71                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~3                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~3_RTM073                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~10                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~10_RTM0358                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~11                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~11_RTM01153                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~13                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[0]~13_RTM0344                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_NEW_REG56_OTERM384                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM57_OTERM452                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]_OTERM57_OTERM454                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]~2                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]~2_RTM01179                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_NEW_REG58_OTERM382                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM59_OTERM524                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[2]_OTERM59_OTERM526                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_NEW_REG54_OTERM386                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM55_OTERM456                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[3]_OTERM55_OTERM458                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_NEW_REG52_OTERM388                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG767_OTERM988                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG769_OTERM990                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG771_OTERM992                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG773_OTERM994                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG775_OTERM996                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_NEW_REG777_OTERM998                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM768_OTERM1020                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM768_OTERM1022                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM770_OTERM1012                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM770_OTERM1014                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM772_OTERM1004                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM772_OTERM1006                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM774_OTERM1000                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM774_OTERM1002                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM776_OTERM1008                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM776_OTERM1010                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM778_OTERM1016                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM51_OTERM313_OTERM778_OTERM1018                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM53_OTERM460                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[4]_OTERM53_OTERM462                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[5]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[7]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[8]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[9]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[10]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM77                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM79_OTERM352                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM83_OTERM346                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM83_OTERM348                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM83_OTERM350                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]_OTERM87                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]~4                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[11]~4_RTM0354                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_NEW_REG24_OTERM412                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_OTERM25_OTERM448                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[12]_OTERM25_OTERM450                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_NEW_REG26_OTERM410                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_OTERM27_OTERM444                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[13]_OTERM27_OTERM446                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_NEW_REG28_OTERM408                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM29_OTERM438_OTERM1177                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM29_OTERM440                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[14]_OTERM29_OTERM442                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_NEW_REG30_OTERM406                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_OTERM31_OTERM476                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]_OTERM31_OTERM478                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_NEW_REG32_OTERM404                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_OTERM33_OTERM472                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[16]_OTERM33_OTERM474                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_NEW_REG34_OTERM402                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_OTERM35_OTERM528                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[17]_OTERM35_OTERM530                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_NEW_REG36_OTERM400                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_OTERM37_OTERM468                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[18]_OTERM37_OTERM470                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[19]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[19]_NEW_REG38_OTERM398                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[19]_OTERM39_OTERM464                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[19]_OTERM39_OTERM466                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]_NEW_REG40_OTERM396                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]_OTERM41_OTERM516                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[20]_OTERM41_OTERM518                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_NEW_REG42_OTERM394                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_OTERM43_OTERM512                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[21]_OTERM43_OTERM514                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_NEW_REG44_OTERM392                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_OTERM45_OTERM532                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[22]_OTERM45_OTERM534                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_NEW_REG46_OTERM390                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_OTERM47_OTERM508                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[23]_OTERM47_OTERM510                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[24]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[24]_NEW_REG20_OTERM416                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[24]_OTERM21_OTERM520                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[24]_OTERM21_OTERM522                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[25]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[25]_NEW_REG22_OTERM414                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[25]_OTERM23_OTERM480                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[25]_OTERM23_OTERM482                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_NEW_REG14_OTERM422                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM15_OTERM492                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[26]_OTERM15_OTERM494                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_NEW_REG16_OTERM420                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_OTERM17_OTERM488                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[27]_OTERM17_OTERM490                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_NEW_REG18_OTERM418                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_OTERM19_OTERM484                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]_OTERM19_OTERM486                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG0_OTERM436                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG2_OTERM434                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG4_OTERM432                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG6_OTERM430                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG8_OTERM428                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_NEW_REG10_OTERM426                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM1_OTERM554                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM1_OTERM556                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM3_OTERM550                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM3_OTERM552                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM5_OTERM546                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM5_OTERM548                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM7_OTERM542                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM7_OTERM544                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM9_OTERM504                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM9_OTERM506                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM11_OTERM500                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[29]_OTERM11_OTERM502                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_NEW_REG12_OTERM424                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_OTERM13_OTERM496                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[30]_OTERM13_OTERM498                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM89                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM91                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[31]_OTERM93                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immSelDec                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]_OTERM255                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]_OTERM257                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]_OTERM259                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]_OTERM261                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|invalidRegister[0]_OTERM263                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|jalr                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lDec                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[17]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[24]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[25]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM237                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM239                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[0]_OTERM241                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM229                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM231                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[1]_OTERM233                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM221                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM223                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[2]_OTERM225                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM245                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM247                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM249                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM251                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]_OTERM253                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM213                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM215                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[4]_OTERM217                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM205                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM207                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[5]_OTERM209                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM193                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM195                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM197                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM199                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[6]_OTERM201                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[7]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM115                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]_OTERM117                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9]                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9]_OTERM119                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[9]_OTERM121                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM105                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM107                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM109                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM111                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[11]_OTERM113                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM123                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM125                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM127                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[13]_OTERM129                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM131                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[14]_OTERM133                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM99                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM101                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[16]_OTERM159                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]_OTERM155                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[18]_OTERM157                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[19]_OTERM149                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]_OTERM151                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[21]_OTERM153                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM135                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM137                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM139                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1134                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1136                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1138                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1140                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1142                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM141_OTERM1144                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM145                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[23]_OTERM147                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]_NEW288_RTM0290                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[24]_OTERM289                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_NEW300_RTM0302                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]_OTERM301                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_NEW291_RTM0293                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[26]_OTERM292                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_NEW294_RTM0296                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[27]_OTERM295                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_NEW297_RTM0299                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[28]_OTERM298                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_NEW282_RTM0284                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM283                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM307_OTERM536                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM307_OTERM538_OTERM780                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM307_OTERM538_OTERM782                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM307_OTERM538_OTERM784                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM309                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]_NEW285_RTM0287                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[30]_OTERM286                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_NEW303_RTM0305                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_OTERM304                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[31]_OTERM311                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~2_RTM0353                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~2_RTM0353                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|luiDec                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|luipcDec                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[0]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[0]_NEW756_RTM0758                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[0]_OTERM757                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[1]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[1]_NEW753_RTM0755                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[1]_OTERM754                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[2]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[2]_NEW747_RTM0749                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[2]_OTERM748                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[3]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[3]_NEW750_RTM0752                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[3]_OTERM751                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[4]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[4]_NEW744_RTM0746                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[4]_OTERM745                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[5]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[5]_NEW741_RTM0743                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[5]_OTERM742                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[6]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[6]_NEW735_RTM0737                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[6]_OTERM736                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[7]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[7]_NEW738_RTM0740                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[7]_OTERM739                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[8]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[8]_NEW732_RTM0734                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[8]_OTERM733                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[9]                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[9]_NEW729_RTM0731                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[9]_OTERM730                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[10]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[10]_NEW723_RTM0725                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[10]_OTERM724                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[11]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[11]_NEW726_RTM0728                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[11]_OTERM727                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]_NEW720_RTM0722                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]_OTERM721                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]_NEW717_RTM0719                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[13]_OTERM718                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[14]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[14]_NEW711_RTM0713                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[14]_OTERM712                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[15]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[15]_NEW714_RTM0716                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[15]_OTERM715                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[16]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[16]_NEW708_RTM0710                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[16]_OTERM709                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]_NEW672_RTM0674                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[17]_OTERM673                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[18]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[18]_NEW666_RTM0668                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[18]_OTERM667                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[19]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[19]_NEW669_RTM0671                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[19]_OTERM670                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[20]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[20]_NEW663_RTM0665                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[20]_OTERM664                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[21]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[21]_NEW684_RTM0686                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[21]_OTERM685                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[22]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[22]_NEW678_RTM0680                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[22]_OTERM679                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[23]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[23]_NEW681_RTM0683                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[23]_OTERM682                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]_NEW675_RTM0677                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]_OTERM676                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[25]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[25]_NEW696_RTM0698                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[25]_OTERM697                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[26]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[26]_NEW690_RTM0692                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[26]_OTERM691                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[27]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[27]_NEW693_RTM0695                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[27]_OTERM694                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[28]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[28]_NEW687_RTM0689                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[28]_OTERM688                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[29]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[29]_NEW705_RTM0707                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[29]_OTERM706                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[30]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[30]_NEW699_RTM0701                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[30]_OTERM700                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[31]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[31]_NEW702_RTM0704                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[31]_OTERM703                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]_OTERM662                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[1]_OTERM660                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_NEW974_RTM0976                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[2]_OTERM975                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_NEW971_RTM0973                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[3]_OTERM972                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_NEW968_RTM0970                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[4]_OTERM969                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_NEW965_RTM0967                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]_OTERM966                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_NEW962_RTM0964                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[6]_OTERM963                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_NEW959_RTM0961                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[7]_OTERM960                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_NEW956_RTM0958                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[8]_OTERM957                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_NEW953_RTM0955                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[9]_OTERM954                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_NEW950_RTM0952                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]_OTERM951                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_NEW947_RTM0949                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]_OTERM948                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_NEW944_RTM0946                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[12]_OTERM945                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_NEW941_RTM0943                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[13]_OTERM942                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_NEW938_RTM0940                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[14]_OTERM939                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_NEW977_RTM0979                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[15]_OTERM978                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_NEW980_RTM0982                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]_OTERM981                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_NEW902_RTM0904                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[17]_OTERM903                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_NEW896_RTM0898                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[18]_OTERM897                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_NEW899_RTM0901                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[19]_OTERM900                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_NEW893_RTM0895                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[20]_OTERM894                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_NEW914_RTM0916                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]_OTERM915                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_NEW908_RTM0910                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[22]_OTERM909                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_NEW911_RTM0913                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[23]_OTERM912                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_NEW905_RTM0907                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[24]_OTERM906                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_NEW926_RTM0928                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]_OTERM927                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_NEW920_RTM0922                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[26]_OTERM921                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_NEW923_RTM0925                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]_OTERM924                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_NEW917_RTM0919                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]_OTERM918                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_NEW929_RTM0931                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]_OTERM930                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_NEW932_RTM0934                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]_OTERM933                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_NEW935_RTM0937                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]_OTERM936                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~2                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~15                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc~17                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[1]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[2]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[3]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[4]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG322_NEW1189_RTM01191                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG322_OTERM1190                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG324_NEW1186_RTM01188                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG324_OTERM1187                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG326_NEW1183_RTM01185                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG326_OTERM1184                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG328_NEW1180_RTM01182                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_NEW_REG328_OTERM1181                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM323_OTERM1323                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM325_OTERM1317                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM327_OTERM1315                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[5]_OTERM329_OTERM1321                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[6]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[7]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[8]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[9]                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[10]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[11]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[12]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[13]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[14]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[15]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM171                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM173                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM175                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM177                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[16]_OTERM179                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[17]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[18]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[19]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[20]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[21]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[22]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[23]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[24]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[25]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[26]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[27]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG314_NEW1204_RTM01206                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG314_NEW1204_RTM01207                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG314_OTERM1205                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG316_NEW1200_RTM01202                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG316_NEW1200_RTM01203                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG316_OTERM1201                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG318_NEW1196_RTM01198                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG318_NEW1196_RTM01199                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG318_OTERM1197                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG320_NEW1192_RTM01194                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG320_NEW1192_RTM01195                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_NEW_REG320_OTERM1193                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM315_OTERM1319                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM317_OTERM1311                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM319_OTERM1305                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM319_OTERM1307                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM319_OTERM1309                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[28]_OTERM321_OTERM1313                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[29]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[30]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdShiftDec[31]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM275                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec_OTERM277                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec~0                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdWeDec~0_RTM0279                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[3]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[1]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[2]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[3]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[4]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[5]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[6]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[7]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[8]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[9]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[10]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[11]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG613_NEW1241_RTM01243                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG613_OTERM1242                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG615_NEW1238_RTM01240                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG615_OTERM1239                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG617_NEW1235_RTM01237                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG617_OTERM1236                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG619_NEW1232_RTM01234                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_NEW_REG619_OTERM1233                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM614                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM616                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM618                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM620                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[13]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[14]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[15]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[16]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1035_NEW1228_RTM01230                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1035_NEW1228_RTM01231                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1035_OTERM1229                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1037_NEW1224_RTM01226                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1037_NEW1224_RTM01227                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1037_OTERM1225                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1039_NEW1220_RTM01222                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1039_NEW1220_RTM01223                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1039_OTERM1221                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1041_NEW1216_RTM01218                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1041_NEW1216_RTM01219                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1041_OTERM1217                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1043_NEW1212_RTM01214                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1043_NEW1212_RTM01215                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1043_OTERM1213                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1045_NEW1208_RTM01210                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1045_NEW1208_RTM01211                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_NEW_REG1045_OTERM1209                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1036                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1038                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1040                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1042                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1044                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM360_OTERM1046                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG639_NEW807_RTM0809                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG639_NEW807_RTM0810                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG639_OTERM808                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG641_NEW803_RTM0805                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG641_NEW803_RTM0806                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_NEW_REG641_OTERM804                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_OTERM640                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM362_OTERM642                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG581_NEW865_RTM0867                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG581_NEW865_RTM0868                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG581_OTERM866                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG583_NEW861_RTM0863                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG583_NEW861_RTM0864                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_NEW_REG583_OTERM862                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_OTERM582                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM364_OTERM584                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG569_NEW889_RTM0891                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG569_NEW889_RTM0892                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG569_OTERM890                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG571_NEW885_RTM0887                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG571_NEW885_RTM0888                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG571_OTERM886                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG573_NEW881_RTM0883                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG573_NEW881_RTM0884                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG573_OTERM882                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG575_NEW877_RTM0879                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG575_NEW877_RTM0880                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG575_OTERM878                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG577_NEW873_RTM0875                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG577_NEW873_RTM0876                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG577_OTERM874                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG579_NEW869_RTM0871                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG579_NEW869_RTM0872                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_NEW_REG579_OTERM870                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM570                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM572                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM574                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM576                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM578                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[17]_OTERM366_OTERM580                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[18]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[19]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[20]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[21]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[22]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1168_NEW1336_RTM01338                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1168_NEW1336_RTM01339                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1168_OTERM1337                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1170_NEW1332_RTM01334                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1170_NEW1332_RTM01335                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1170_OTERM1333                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1172_NEW1328_RTM01330                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1172_NEW1328_RTM01331                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1172_OTERM1329                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1174_NEW1324_RTM01326                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1174_NEW1324_RTM01327                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_NEW_REG1174_OTERM1325                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_OTERM1169                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_OTERM1171                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_OTERM1173                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[23]_OTERM1175                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[24]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[25]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[26]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[27]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[28]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[29]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[30]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[31]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[1]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[2]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[3]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[4]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[5]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[6]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[7]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[8]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG605_NEW1285_RTM01287                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG605_OTERM1286                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG607_NEW1282_RTM01284                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG607_OTERM1283                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG609_NEW1279_RTM01281                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG609_OTERM1280                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG611_NEW1276_RTM01278                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_NEW_REG611_OTERM1277                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_OTERM606                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_OTERM608                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_OTERM610                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[9]_OTERM612                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[10]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[11]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[12]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[13]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[14]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[15]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[16]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1047_NEW1248_RTM01250                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1047_NEW1248_RTM01251                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1047_OTERM1249                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1049_NEW1244_RTM01246                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1049_NEW1244_RTM01247                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_NEW_REG1049_OTERM1245                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_OTERM1048                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM368_OTERM1050                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1023_NEW1272_RTM01274                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1023_NEW1272_RTM01275                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1023_OTERM1273                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1025_NEW1268_RTM01270                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1025_NEW1268_RTM01271                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1025_OTERM1269                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1027_NEW1264_RTM01266                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1027_NEW1264_RTM01267                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1027_OTERM1265                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1029_NEW1260_RTM01262                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1029_NEW1260_RTM01263                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1029_OTERM1261                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1031_NEW1256_RTM01258                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1031_NEW1256_RTM01259                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1031_OTERM1257                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1033_NEW1252_RTM01254                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1033_NEW1252_RTM01255                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_NEW_REG1033_OTERM1253                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1024                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1026                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1028                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1030                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1032                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM370_OTERM1034                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG635_NEW815_RTM0817                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG635_NEW815_RTM0818                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG635_OTERM816                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG637_NEW811_RTM0813                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG637_NEW811_RTM0814                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_NEW_REG637_OTERM812                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_OTERM636                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM372_OTERM638                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG585_NEW857_RTM0859                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG585_NEW857_RTM0860                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG585_OTERM858                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG587_NEW853_RTM0855                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG587_NEW853_RTM0856                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG587_OTERM854                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG589_NEW849_RTM0851                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG589_NEW849_RTM0852                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG589_OTERM850                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG591_NEW845_RTM0847                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG591_NEW845_RTM0848                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG591_OTERM846                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG593_NEW841_RTM0843                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG593_NEW841_RTM0844                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG593_OTERM842                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG595_NEW837_RTM0839                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG595_NEW837_RTM0840                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_NEW_REG595_OTERM838                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM586                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM588                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM590                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM592                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM594                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[17]_OTERM374_OTERM596                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[18]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[19]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[20]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[21]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[22]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG597_NEW1300_RTM01302                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG597_NEW1300_RTM01303                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG597_OTERM1301                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG599_NEW1296_RTM01298                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG599_NEW1296_RTM01299                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG599_OTERM1297                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG601_NEW1292_RTM01294                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG601_NEW1292_RTM01295                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG601_OTERM1293                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG603_NEW1288_RTM01290                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG603_NEW1288_RTM01291                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_NEW_REG603_OTERM1289                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_OTERM598                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_OTERM600                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_OTERM602                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[23]_OTERM604                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[24]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[25]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[26]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[27]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[28]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[29]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[30]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[31]                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM161                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM163                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM165                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM167                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|sDec_OTERM169                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec_NEW759_RTM0761                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec_OTERM760                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec~1                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|Add0~22                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|m0_write~0                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0_RTM0985                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~0_OTERM648                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~0_RTM0650                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~0_RTM0650                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~1                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~1_OTERM656                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~1_RTM0658                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~1_RTM0658                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~3                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~3_OTERM984                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~3_RTM0986                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~3_RTM0986                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~4                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal1~4_OTERM790                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal2~0_OTERM788                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal2~1                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal2~1_RTM0649                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router|Equal2~1_RTM0657                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0242                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]_RTM0242                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]_RTM0234                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]_RTM0234                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]_RTM0226                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]_RTM0226                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]_RTM0218                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]_RTM0218                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]_RTM0210                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]_RTM0210                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]_RTM0202                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]_RTM0202                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM0785                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM0785                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM01145                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]_RTM01145                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|mux_5hb:mux2|l2_w5_n0_mux_dataout~0_Duplicate_2                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|mux_5hb:mux2|l2_w5_n0_mux_dataout~0_Duplicate_4                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|cmd_write                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|cmd_write~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdatavalid                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdatavalid~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_write                                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_write~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ibusdata_old[19]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|ibusdata_old[19]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|ibusdata_old[31]                                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|ibusdata_old[31]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~25                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~25DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[16]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[23]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[25]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[26]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1[26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[9]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[15]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn2[15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpOf[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[21]                                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget[21]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddr[7]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrEx                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrEx~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[0]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[4]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[4]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[6]                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[6]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[10]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[10]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[21]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[21]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[22]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[22]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[46]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[46]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[47]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[47]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[49]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[49]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[52]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[52]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[53]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[53]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[54]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[54]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[55]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[55]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[58]                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[58]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[7]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[7]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[12]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[15]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[15]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[23]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf[23]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lEx                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lEx~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lOs                                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lOs~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuAddrOs[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[0]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[1]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuDataOs[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM105                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[10]_OTERM105~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM123                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[12]_OTERM123~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM99                                                                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[15]_OTERM99~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM139                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[22]_OTERM139~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM309                                                                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[29]_OTERM309~DUPLICATE                                                                                                                                                                                                                                                                           ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[4]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[4]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[9]                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[9]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[11]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[11]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[14]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[14]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[19]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[21]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[22]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[22]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[30]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[30]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[31]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcDec[31]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[28]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[29]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[30]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[31]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdEx[3]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOf[4]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM614                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM614~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM618                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[12]_OTERM618~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]                                                                                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validDec~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOf                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOf~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOs                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|validOs~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; soc_simple:rV_system|risac_avalon:rv32i_core|wr_old                                                                                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|risac_avalon:rv32i_core|wr_old~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                         ;                  ;                       ;
; soc_simple:rV_system|soc_simple_leds:leds|data_out[0]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_leds:leds|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3676 ) ; 0.00 % ( 0 / 3676 )        ; 0.00 % ( 0 / 3676 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3676 ) ; 0.00 % ( 0 / 3676 )        ; 0.00 % ( 0 / 3676 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3490 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 168 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/saad/trashcan/risac/de10nano/output_files/de10nanoTop.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,402 / 41,910        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,402                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,611 / 41,910        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 510                   ;       ;
;         [b] ALMs used for LUT logic                         ; 803                   ;       ;
;         [c] ALMs used for registers                         ; 298                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 221 / 41,910          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 12                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 208 / 4,191           ; 5 %   ;
;     -- Logic LABs                                           ; 208                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,193                 ;       ;
;     -- 7 input functions                                    ; 19                    ;       ;
;     -- 6 input functions                                    ; 550                   ;       ;
;     -- 5 input functions                                    ; 538                   ;       ;
;     -- 4 input functions                                    ; 445                   ;       ;
;     -- <=3 input functions                                  ; 641                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 275                   ;       ;
; Dedicated logic registers                                   ; 1,717                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,615 / 83,820        ; 2 %   ;
;         -- Secondary logic registers                        ; 102 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,617                 ;       ;
;         -- Routing optimization registers                   ; 100                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 10 / 314              ; 3 %   ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 1                     ;       ;
; M10K blocks                                                 ; 132 / 553             ; 24 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,051,648 / 5,662,720 ; 19 %  ;
; Total block memory implementation bits                      ; 1,351,680 / 5,662,720 ; 24 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 112               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 1 / 16                ; 6 %   ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.9% / 2.0% / 1.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.8% / 25.8% / 21.5% ;       ;
; Maximum fan-out                                             ; 1731                  ;       ;
; Highest non-global fan-out                                  ; 1461                  ;       ;
; Total fan-out                                               ; 18856                 ;       ;
; Average fan-out                                             ; 4.33                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1479 / 41910 ( 4 % ) ; 66 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1479                 ; 66                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1536 / 41910 ( 4 % ) ; 77 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 495                  ; 16                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 765                  ; 39                   ; 0                              ;
;         [c] ALMs used for registers                         ; 276                  ; 22                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 69 / 41910 ( < 1 % ) ; 11 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 12 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                   ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 197 / 4191 ( 5 % )   ; 12 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 197                  ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 2100                 ; 93                   ; 0                              ;
;     -- 7 input functions                                    ; 19                   ; 0                    ; 0                              ;
;     -- 6 input functions                                    ; 533                  ; 17                   ; 0                              ;
;     -- 5 input functions                                    ; 516                  ; 22                   ; 0                              ;
;     -- 4 input functions                                    ; 434                  ; 11                   ; 0                              ;
;     -- <=3 input functions                                  ; 598                  ; 43                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 261                  ; 14                   ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 1540 / 83820 ( 2 % ) ; 75 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 98 / 83820 ( < 1 % ) ; 4 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 1542                 ; 75                   ; 0                              ;
;         -- Routing optimization registers                   ; 96                   ; 4                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
;                                                             ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 8                    ; 0                    ; 2                              ;
; I/O registers                                               ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1051648              ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1351680              ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 132 / 553 ( 23 % )   ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; Clock enable block                                          ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 1 / 116 ( < 1 % )              ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
;                                                             ;                      ;                      ;                                ;
; Connections                                                 ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 1876                 ; 114                  ; 1                              ;
;     -- Registered Input Connections                         ; 1700                 ; 88                   ; 0                              ;
;     -- Output Connections                                   ; 2                    ; 96                   ; 1893                           ;
;     -- Registered Output Connections                        ; 1                    ; 96                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Internal Connections                                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 20180                ; 700                  ; 1936                           ;
;     -- Registered Connections                               ; 9054                 ; 516                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; External Connections                                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                    ; 96                   ; 1782                           ;
;     -- sld_hub:auto_hub                                     ; 96                   ; 2                    ; 112                            ;
;     -- hard_block:auto_generated_inst                       ; 1782                 ; 112                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Partition Interface                                         ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 29                   ; 36                   ; 6                              ;
;     -- Output Ports                                         ; 12                   ; 53                   ; 11                             ;
;     -- Bidir Ports                                          ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Registered Ports                                            ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 20                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Port Connectivity                                           ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 1                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 43                   ; 0                              ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk  ; V11   ; 3B       ; 32           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; rstn ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; leds[0] ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[1] ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[2] ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[3] ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[4] ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[5] ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[6] ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds[7] ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 1 / 68 ( 1 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 7 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 6 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+-----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; leds[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; leds[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; leds[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; leds[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 163        ; 4A             ; rstn                            ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B             ; clk                             ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; leds[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; leds[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; leds[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; leds[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                             ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                             ; Integer PLL                ;
;     -- PLL Location                                                                                                         ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                              ; none                       ;
;     -- PLL Bandwidth                                                                                                        ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                              ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                            ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                           ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                    ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                   ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                    ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                    ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                           ; On                         ;
;     -- PLL Fractional Division                                                                                              ; N/A                        ;
;     -- M Counter                                                                                                            ; 12                         ;
;     -- N Counter                                                                                                            ; 2                          ;
;     -- PLL Refclk Select                                                                                                    ;                            ;
;             -- PLL Refclk Select Location                                                                                   ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                           ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                           ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                              ; N/A                        ;
;             -- CORECLKIN source                                                                                             ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                           ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                            ; N/A                        ;
;             -- RXIQCLKIN source                                                                                             ; N/A                        ;
;             -- CLKIN(0) source                                                                                              ; clk~input                  ;
;             -- CLKIN(1) source                                                                                              ; N/A                        ;
;             -- CLKIN(2) source                                                                                              ; N/A                        ;
;             -- CLKIN(3) source                                                                                              ; N/A                        ;
;     -- PLL Output Counter                                                                                                   ;                            ;
;         -- soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                       ; 50.0 MHz                   ;
;             -- Output Clock Location                                                                                        ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                       ; Off                        ;
;             -- Duty Cycle                                                                                                   ; 50.0000                    ;
;             -- Phase Shift                                                                                                  ; 0.000000 degrees           ;
;             -- C Counter                                                                                                    ; 6                          ;
;             -- C Counter PH Mux PRST                                                                                        ; 0                          ;
;             -- C Counter PRST                                                                                               ; 1                          ;
;                                                                                                                             ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |de10nanoTop                                                                                                                            ; 1401.5 (0.3)         ; 1610.5 (0.5)                     ; 220.5 (0.2)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 2193 (1)            ; 1717 (0)                  ; 0 (0)         ; 1051648           ; 132   ; 0          ; 10   ; 0            ; |de10nanoTop                                                                                                                                                                                                                                                                                                                                            ; de10nanoTop                                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 56.5 (0.5)           ; 76.0 (0.5)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (1)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 56.0 (0.0)           ; 75.5 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 56.0 (0.0)           ; 75.5 (0.0)                       ; 19.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 56.0 (0.5)           ; 75.5 (3.0)                       ; 19.5 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 79 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 55.5 (0.0)           ; 72.5 (0.0)                       ; 17.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 55.5 (35.6)          ; 72.5 (46.3)                      ; 17.0 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (57)             ; 74 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.0 (10.0)          ; 11.7 (11.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 9.9 (9.9)            ; 14.5 (14.5)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                             ; altera_sld   ;
;    |soc_simple:rV_system|                                                                                                               ; 1344.7 (0.0)         ; 1534.0 (0.0)                     ; 200.8 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 2099 (0)            ; 1638 (0)                  ; 0 (0)         ; 1051648           ; 132   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system                                                                                                                                                                                                                                                                                                                       ; soc_simple                                 ; soc_simple   ;
;       |altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|                                                                               ; 14.9 (14.9)          ; 20.5 (20.5)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                    ; soc_simple   ;
;       |altera_avalon_mm_bridge:pio_pipeline_bridge|                                                                                     ; 12.1 (12.1)          ; 16.1 (16.1)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge                                                                                                                                                                                                                                                                           ; altera_avalon_mm_bridge                    ; soc_simple   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.1 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                ; altera_reset_controller                    ; soc_simple   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                 ; altera_reset_synchronizer                  ; soc_simple   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; soc_simple   ;
;       |risac_avalon:rv32i_core|                                                                                                         ; 1150.3 (51.2)        ; 1287.0 (59.7)                    ; 148.1 (8.5)                                       ; 11.4 (0.0)                       ; 0.0 (0.0)            ; 1771 (114)          ; 1340 (35)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core                                                                                                                                                                                                                                                                                               ; risac_avalon                               ; soc_simple   ;
;          |risac:u_risac|                                                                                                                ; 1099.0 (874.9)       ; 1227.3 (992.3)                   ; 139.6 (128.4)                                     ; 11.4 (11.0)                      ; 0.0 (0.0)            ; 1657 (1277)         ; 1305 (1067)               ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac                                                                                                                                                                                                                                                                                 ; risac                                      ; soc_simple   ;
;             |altsyncram:registers[0][31]__1|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1                                                                                                                                                                                                                                                  ; altsyncram                                 ; work         ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated                                                                                                                                                                                                                   ; altsyncram_5io1                            ; work         ;
;             |altsyncram:registers[0][31]__2|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2                                                                                                                                                                                                                                                  ; altsyncram                                 ; work         ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated                                                                                                                                                                                                                   ; altsyncram_5io1                            ; work         ;
;             |csr_unit:u_csr_unit|                                                                                                       ; 224.2 (89.0)         ; 235.0 (89.2)                     ; 11.2 (0.2)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 380 (177)           ; 238 (32)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit                                                                                                                                                                                                                                                             ; csr_unit                                   ; soc_simple   ;
;                |csr_register:cycle_csr|                                                                                                 ; 66.5 (66.5)          ; 66.5 (66.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr                                                                                                                                                                                                                                      ; csr_register                               ; soc_simple   ;
;                |csr_register:instret_csr|                                                                                               ; 35.2 (35.2)          ; 42.8 (42.8)                      ; 8.0 (8.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 68 (68)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:instret_csr                                                                                                                                                                                                                                    ; csr_register                               ; soc_simple   ;
;                |csr_register:time_csr|                                                                                                  ; 33.5 (33.5)          ; 36.5 (36.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:time_csr                                                                                                                                                                                                                                       ; csr_register                               ; soc_simple   ;
;       |soc_simple_PLL_50_150:pll_50_150|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150                                                                                                                                                                                                                                                                                      ; soc_simple_PLL_50_150                      ; soc_simple   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i                                                                                                                                                                                                                                                              ; altera_pll                                 ; work         ;
;       |soc_simple_jtag_uart:jtag_uart|                                                                                                  ; 58.9 (13.2)          ; 75.2 (15.8)                      ; 16.2 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (30)            ; 109 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                        ; soc_simple_jtag_uart                       ; soc_simple   ;
;          |alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|                                                                     ; 21.0 (21.0)          ; 34.7 (34.7)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                               ; alt_jtag_atlantic                          ; work         ;
;          |soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|                                                              ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r                                                                                                                                                                                                                        ; soc_simple_jtag_uart_scfifo_r              ; soc_simple   ;
;             |scfifo:rfifo|                                                                                                              ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                           ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                           ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.2 (3.2)            ; 6.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                   ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                              ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                   ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                     ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                           ; cntr_jgb                                   ; work         ;
;          |soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|                                                              ; 12.2 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w                                                                                                                                                                                                                        ; soc_simple_jtag_uart_scfifo_w              ; soc_simple   ;
;             |scfifo:wfifo|                                                                                                              ; 12.2 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                           ; scfifo                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.2 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                ; scfifo_3291                                ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.2 (0.0)           ; 12.4 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                           ; a_dpfifo_5771                              ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.2 (3.2)            ; 6.4 (3.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                   ; a_fefifo_7cf                               ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                              ; cntr_vg7                                   ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                   ; altsyncram_7pu1                            ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                     ; cntr_jgb                                   ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                           ; cntr_jgb                                   ; work         ;
;       |soc_simple_leds:leds|                                                                                                            ; 3.4 (3.4)            ; 6.5 (6.5)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_leds:leds                                                                                                                                                                                                                                                                                                  ; soc_simple_leds                            ; soc_simple   ;
;       |soc_simple_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 65.4 (0.0)           ; 74.4 (0.0)                       ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                        ; soc_simple_mm_interconnect_0               ; soc_simple   ;
;          |altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|                                                            ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; soc_simple   ;
;          |altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|                                                                       ; 3.7 (3.7)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                      ; soc_simple   ;
;          |altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|                                                                  ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                            ; altera_avalon_sc_fifo                      ; soc_simple   ;
;          |altera_merlin_master_agent:rv32i_core_data_master_agent|                                                                      ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent                                                                                                                                                                                                                ; altera_merlin_master_agent                 ; soc_simple   ;
;          |altera_merlin_master_agent:rv32i_core_instruction_master_agent|                                                               ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent                                                                                                                                                                                                         ; altera_merlin_master_agent                 ; soc_simple   ;
;          |altera_merlin_master_translator:rv32i_core_data_master_translator|                                                            ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                                                                                                                                                      ; altera_merlin_master_translator            ; soc_simple   ;
;          |altera_merlin_master_translator:rv32i_core_instruction_master_translator|                                                     ; 2.2 (2.2)            ; 2.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                                                                                                                                               ; altera_merlin_master_translator            ; soc_simple   ;
;          |altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; soc_simple   ;
;          |altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent                                                                                                                                                                                                                 ; altera_merlin_slave_agent                  ; soc_simple   ;
;          |altera_merlin_slave_translator:on_chip_memory_s1_translator|                                                                  ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator             ; soc_simple   ;
;          |soc_simple_mm_interconnect_0_cmd_demux:cmd_demux|                                                                             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                       ; soc_simple_mm_interconnect_0_cmd_demux     ; soc_simple   ;
;          |soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                         ; 29.3 (26.9)          ; 33.5 (31.2)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (56)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                   ; soc_simple_mm_interconnect_0_cmd_mux_002   ; soc_simple   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                      ; altera_merlin_arbitrator                   ; soc_simple   ;
;          |soc_simple_mm_interconnect_0_router:router|                                                                                   ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_router:router                                                                                                                                                                                                                             ; soc_simple_mm_interconnect_0_router        ; soc_simple   ;
;          |soc_simple_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                               ; soc_simple_mm_interconnect_0_rsp_demux_002 ; soc_simple   ;
;          |soc_simple_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                 ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                           ; soc_simple_mm_interconnect_0_rsp_mux       ; soc_simple   ;
;       |soc_simple_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 7.9 (0.0)            ; 9.3 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                        ; soc_simple_mm_interconnect_1               ; soc_simple   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 7.9 (7.9)            ; 9.3 (9.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; soc_simple   ;
;       |soc_simple_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 3.6 (0.0)            ; 4.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                        ; soc_simple_mm_interconnect_2               ; soc_simple   ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator             ; soc_simple   ;
;       |soc_simple_on_chip_memory:on_chip_memory|                                                                                        ; 25.0 (0.3)           ; 32.0 (0.5)                       ; 7.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (1)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory                                                                                                                                                                                                                                                                              ; soc_simple_on_chip_memory                  ; soc_simple   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 24.7 (0.0)           ; 31.5 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 2 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                    ; altsyncram                                 ; work         ;
;             |altsyncram_54i1:auto_generated|                                                                                            ; 24.7 (0.5)           ; 31.5 (1.0)                       ; 6.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 2 (2)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated                                                                                                                                                                                                                     ; altsyncram_54i1                            ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|decode_8la:decode3                                                                                                                                                                                                  ; decode_8la                                 ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 21.8 (21.8)          ; 28.2 (28.2)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                        ; mux_5hb                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                    ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name    ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; leds[0] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[1] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[2] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[3] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[4] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[5] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[6] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds[7] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; rstn    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                   ;                   ;         ;
; rstn                                                                                                                                                  ;                   ;         ;
;      - soc_simple:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - soc_simple:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - soc_simple:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                   ; 1                 ; 0       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 120     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rstn                                                                                                                                                                                                                                                                                                                                                       ; PIN_AH17                   ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y1_N23               ; 52      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4                      ; LABCELL_X2_Y3_N27          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; MLABCELL_X3_Y1_N36         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y3_N42          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X1_Y3_N45          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X2_Y3_N9           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X2_Y3_N24          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1 ; LABCELL_X2_Y3_N15          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N14               ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y1_N50               ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X2_Y1_N35               ; 45      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y1_N51          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N2                ; 24      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y3_N12          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y14_N48        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|use_reg                                                                                                                                                                                                                                                                             ; FF_X33_Y14_N53             ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wait_rise                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y14_N9         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_waitrequest~0                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y14_N24        ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|use_reg                                                                                                                                                                                                                                                                                   ; FF_X35_Y14_N20             ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wait_rise                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y18_N3         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                    ; FF_X47_Y6_N59              ; 130     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                     ; FF_X47_Y6_N41              ; 1461    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal112~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y18_N6        ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal2~0                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y17_N15        ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|Equal4~0                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y17_N45        ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~70                                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y18_N48        ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluIn1~0                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y17_N6         ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[20]~19                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y13_N54        ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|always14~0                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y15_N36        ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|always1~0                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y20_N51        ; 134     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|branchTarget2[15]~0                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y15_N48        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddr[11]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y14_N18        ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelOf                                                                                                                                                                                                                                                                                     ; FF_X46_Y15_N5              ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|WideNor0                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y20_N27        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[31]~2                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N42        ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:cycle_csr|csr[32]~5                                                                                                                                                                                                                                            ; LABCELL_X55_Y19_N24        ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:instret_csr|csr[32]~3                                                                                                                                                                                                                                          ; LABCELL_X55_Y20_N21        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register:time_csr|csr[32]~4                                                                                                                                                                                                                                             ; LABCELL_X53_Y20_N15        ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|instr_write_h                                                                                                                                                                                                                                                               ; LABCELL_X55_Y19_N48        ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|time_write_h                                                                                                                                                                                                                                                                ; LABCELL_X55_Y19_N6         ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|falseAlarm~1                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y14_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immOf~0                                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y16_N15        ; 41      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|immSelOf                                                                                                                                                                                                                                                                                        ; FF_X40_Y17_N26             ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[17]~11                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y16_N57        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~2                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y14_N36        ; 513     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y17_N9         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rdOs[4]                                                                                                                                                                                                                                                                                         ; FF_X45_Y18_N50             ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|risac_avalon:rv32i_core|wr_negedge                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y17_N42        ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 1729    ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                       ; LABCELL_X24_Y8_N0          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                 ; MLABCELL_X6_Y2_N57         ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                               ; LABCELL_X2_Y2_N15          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                       ; LABCELL_X2_Y2_N12          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y12_N57        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                ; FF_X31_Y12_N53             ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y12_N21        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y8_N42         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                 ; FF_X33_Y12_N44             ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                               ; LABCELL_X31_Y12_N21        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                               ; LABCELL_X27_Y12_N21        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y12_N3         ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_leds:leds|always0~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y14_N39        ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                        ; LABCELL_X37_Y14_N42        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                       ; LABCELL_X35_Y19_N36        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[3]~3                                                                                                                                                                                                              ; LABCELL_X35_Y18_N36        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                ; MLABCELL_X34_Y17_N54       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_mm_interconnect_0:mm_interconnect_0|soc_simple_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                    ; MLABCELL_X34_Y17_N24       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|decode_8la:decode3|w_anode1074w[2]                                                                                                                                                                                                  ; LABCELL_X37_Y17_N36        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|decode_8la:decode3|w_anode1087w[2]                                                                                                                                                                                                  ; LABCELL_X37_Y17_N51        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|decode_8la:decode3|w_anode1095w[2]                                                                                                                                                                                                  ; LABCELL_X37_Y17_N48        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|decode_8la:decode3|w_anode1103w[2]                                                                                                                                                                                                  ; LABCELL_X37_Y17_N54        ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                         ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 1729    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                  ;
+------------------------------------------------------------------------+---------+
; Name                                                                   ; Fan-Out ;
+------------------------------------------------------------------------+---------+
; soc_simple:rV_system|altera_reset_controller:rst_controller|r_sync_rst ; 1461    ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuStall~2  ; 513     ;
+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None            ; M10K_X49_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None            ; M10K_X49_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_r:the_soc_simple_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None            ; M10K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None            ; M10K_X26_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_simple:rV_system|soc_simple_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_54i1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0          ; hex/program.mif ; M10K_X49_Y24_N0, M10K_X58_Y21_N0, M10K_X49_Y23_N0, M10K_X41_Y21_N0, M10K_X41_Y18_N0, M10K_X38_Y30_N0, M10K_X41_Y29_N0, M10K_X38_Y22_N0, M10K_X38_Y10_N0, M10K_X41_Y12_N0, M10K_X49_Y8_N0, M10K_X41_Y8_N0, M10K_X58_Y18_N0, M10K_X49_Y29_N0, M10K_X58_Y20_N0, M10K_X58_Y17_N0, M10K_X49_Y28_N0, M10K_X49_Y30_N0, M10K_X41_Y28_N0, M10K_X58_Y22_N0, M10K_X26_Y26_N0, M10K_X26_Y24_N0, M10K_X26_Y19_N0, M10K_X38_Y26_N0, M10K_X14_Y21_N0, M10K_X14_Y20_N0, M10K_X26_Y21_N0, M10K_X14_Y22_N0, M10K_X26_Y28_N0, M10K_X26_Y25_N0, M10K_X26_Y20_N0, M10K_X26_Y27_N0, M10K_X41_Y24_N0, M10K_X38_Y25_N0, M10K_X38_Y24_N0, M10K_X41_Y23_N0, M10K_X49_Y26_N0, M10K_X49_Y25_N0, M10K_X41_Y26_N0, M10K_X49_Y27_N0, M10K_X49_Y12_N0, M10K_X49_Y14_N0, M10K_X49_Y13_N0, M10K_X49_Y11_N0, M10K_X41_Y16_N0, M10K_X38_Y15_N0, M10K_X38_Y16_N0, M10K_X41_Y15_N0, M10K_X26_Y5_N0, M10K_X26_Y11_N0, M10K_X38_Y6_N0, M10K_X41_Y11_N0, M10K_X41_Y6_N0, M10K_X38_Y8_N0, M10K_X14_Y10_N0, M10K_X49_Y6_N0, M10K_X49_Y22_N0, M10K_X49_Y21_N0, M10K_X41_Y20_N0, M10K_X41_Y22_N0, M10K_X14_Y11_N0, M10K_X14_Y17_N0, M10K_X26_Y6_N0, M10K_X14_Y9_N0, M10K_X26_Y18_N0, M10K_X14_Y18_N0, M10K_X38_Y20_N0, M10K_X14_Y19_N0, M10K_X41_Y14_N0, M10K_X49_Y10_N0, M10K_X58_Y10_N0, M10K_X41_Y10_N0, M10K_X26_Y13_N0, M10K_X26_Y14_N0, M10K_X26_Y16_N0, M10K_X26_Y12_N0, M10K_X26_Y23_N0, M10K_X38_Y23_N0, M10K_X38_Y21_N0, M10K_X26_Y22_N0, M10K_X38_Y28_N0, M10K_X38_Y29_N0, M10K_X26_Y29_N0, M10K_X14_Y23_N0, M10K_X41_Y19_N0, M10K_X41_Y13_N0, M10K_X38_Y12_N0, M10K_X38_Y19_N0, M10K_X38_Y7_N0, M10K_X38_Y9_N0, M10K_X38_Y14_N0, M10K_X38_Y13_N0, M10K_X41_Y5_N0, M10K_X41_Y9_N0, M10K_X38_Y5_N0, M10K_X41_Y7_N0, M10K_X38_Y27_N0, M10K_X41_Y25_N0, M10K_X41_Y17_N0, M10K_X41_Y27_N0, M10K_X49_Y5_N0, M10K_X58_Y8_N0, M10K_X58_Y5_N0, M10K_X58_Y12_N0, M10K_X58_Y15_N0, M10K_X49_Y9_N0, M10K_X58_Y9_N0, M10K_X58_Y11_N0, M10K_X58_Y13_N0, M10K_X58_Y14_N0, M10K_X58_Y7_N0, M10K_X49_Y7_N0, M10K_X38_Y11_N0, M10K_X26_Y15_N0, M10K_X26_Y8_N0, M10K_X26_Y7_N0, M10K_X38_Y17_N0, M10K_X26_Y17_N0, M10K_X14_Y16_N0, M10K_X38_Y18_N0, M10K_X49_Y20_N0, M10K_X49_Y18_N0, M10K_X49_Y15_N0, M10K_X49_Y19_N0, M10K_X14_Y13_N0, M10K_X14_Y15_N0, M10K_X14_Y14_N0, M10K_X14_Y12_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 7,058 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 87 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 2,145 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,270 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 343 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 868 / 84,580 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 205 / 12,676 ( 2 % )    ;
; R14/C12 interconnect drivers                ; 231 / 20,720 ( 1 % )    ;
; R3 interconnects                            ; 2,971 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 4,680 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 6 / 360 ( 2 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 10           ; 10           ; 0            ; 0            ; 14        ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 14        ; 14        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 14           ; 4            ; 4            ; 14           ; 14           ; 0         ; 4            ; 14           ; 14           ; 14           ; 14           ; 14           ; 6            ; 14           ; 14           ; 14           ; 14           ; 14           ; 6            ; 14           ; 14           ; 14           ; 14           ; 6            ; 14           ; 0         ; 0         ; 14           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; leds[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; leds[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; rstn                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                             ; Destination Clock(s)                                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
; rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 185.1             ;
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 140.5             ;
; altera_reserved_tck,I/O                                                     ; altera_reserved_tck                                                         ; 12.0              ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; 1.344             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; 1.294             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; 1.246             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.221             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.221             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.181             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.173             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; 1.173             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.170             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; 1.164             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; 1.163             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; 1.156             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.155             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.153             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.132             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; 1.130             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; 1.124             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; 1.116             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.113             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.111             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.111             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ; 1.106             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ; 1.101             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; 1.092             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; 1.092             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; 1.092             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 1.091             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; 1.087             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                 ; 1.086             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                 ; 1.077             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 1.077             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.077             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.061             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.054             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 1.039             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; 0.984             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 0.961             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                 ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.933             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.920             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.920             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                 ; 0.917             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; 0.915             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; 0.895             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; 0.871             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; 0.860             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.856             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.843             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.843             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.825             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.824             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.786             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; 0.763             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                                                ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7~portb_address_reg0                                                                                                                 ; 0.746             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.731             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 0.731             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; 0.724             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; 0.724             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; 0.724             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.722             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; 0.720             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; 0.720             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.715             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.686             ;
; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrImmSelDec_OTERM185                                                                                                                                                                                                                                                                         ; soc_simple:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                                                                                                                                                    ; 0.679             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.676             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; 0.672             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.659             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.610             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.571             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; 0.571             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.569             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; 0.555             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]                                                                                                                                      ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                 ; 0.545             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]                                                                                                                                      ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                 ; 0.545             ;
; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]                                                                                                                                      ; soc_simple:rV_system|soc_simple_jtag_uart:jtag_uart|soc_simple_jtag_uart_scfifo_w:the_soc_simple_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                 ; 0.545             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "de10nanoTop"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): soc_simple:rV_system|soc_simple_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1644 fanout uses global clock CLKCTRL_G0
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../qsys_systems/soc_simple/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sdc/clocks.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):    3.333 rV_system|pll_50_150|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 rV_system|pll_50_150|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 496 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:10
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:42
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:25
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:38
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:30
Info (11888): Total time spent on timing analysis during the Fitter is 16.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:23
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 2485 megabytes
    Info: Processing ended: Sat Dec 14 17:13:39 2019
    Info: Elapsed time: 00:03:24
    Info: Total CPU time (on all processors): 00:05:17


