
*** Running vivado
    with args -log reset_example_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source reset_example_top.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source reset_example_top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1697.910 ; gain = 86.961 ; free physical = 14866 ; free virtual = 19630
Command: link_design -top reset_example_top -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks.dcp' for cell 'mmcm_clocks_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2340.840 ; gain = 0.000 ; free physical = 14245 ; free virtual = 19009
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks_board.xdc] for cell 'mmcm_clocks_inst/inst'
Finished Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks_board.xdc] for cell 'mmcm_clocks_inst/inst'
Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks.xdc] for cell 'mmcm_clocks_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks.xdc:57]
Finished Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.gen/sources_1/ip/mmcm_clocks/mmcm_clocks.xdc] for cell 'mmcm_clocks_inst/inst'
Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.srcs/sources_1/imports/support/reset_example.xdc]
WARNING: [Constraints 18-619] A clock with name 'SysClk' already exists, overwriting the previous clock with the same name. [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.srcs/sources_1/imports/support/reset_example.xdc:1]
Finished Parsing XDC File [/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.srcs/sources_1/imports/support/reset_example.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.969 ; gain = 0.000 ; free physical = 14048 ; free virtual = 18813
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 67 instances

10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2769.969 ; gain = 1002.371 ; free physical = 14048 ; free virtual = 18813
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2850.004 ; gain = 72.031 ; free physical = 14040 ; free virtual = 18805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d4bde55e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2850.004 ; gain = 0.000 ; free physical = 14035 ; free virtual = 18800

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b928e24f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b928e24f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 354b80ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 354b80ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 354b80ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 354b80ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               1  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
Ending Logic Optimization Task | Checksum: 13a5960d8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13a5960d8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13a5960d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
Ending Netlist Obfuscation Task | Checksum: 13a5960d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3094.754 ; gain = 0.000 ; free physical = 13795 ; free virtual = 18559
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3094.754 ; gain = 324.785 ; free physical = 13795 ; free virtual = 18559
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reset_example_top_drc_opted.rpt -pb reset_example_top_drc_opted.pb -rpx reset_example_top_drc_opted.rpx
Command: report_drc -file reset_example_top_drc_opted.rpt -pb reset_example_top_drc_opted.pb -rpx reset_example_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.410 ; gain = 0.000 ; free physical = 13755 ; free virtual = 18521
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d2f0af10

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3203.410 ; gain = 0.000 ; free physical = 13755 ; free virtual = 18521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3203.410 ; gain = 0.000 ; free physical = 13755 ; free virtual = 18521

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18636711a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3985.238 ; gain = 781.828 ; free physical = 13273 ; free virtual = 18039

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25490e9b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13233 ; free virtual = 17999

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25490e9b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13233 ; free virtual = 17999
Phase 1 Placer Initialization | Checksum: 25490e9b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13233 ; free virtual = 17999

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1919e37a9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13204 ; free virtual = 17970

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a0121b29

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13203 ; free virtual = 17969

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a0121b29

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13203 ; free virtual = 17969

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 27e2aa54e

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13107 ; free virtual = 17873

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13106 ; free virtual = 17872

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 27e2aa54e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13105 ; free virtual = 17872
Phase 2.4 Global Placement Core | Checksum: 1d32d96b7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13097 ; free virtual = 17863
Phase 2 Global Placement | Checksum: 1d32d96b7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13098 ; free virtual = 17864

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ac1b1d3

Time (s): cpu = 00:01:04 ; elapsed = 00:00:45 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13099 ; free virtual = 17865

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111c2b98b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13097 ; free virtual = 17863

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e2267012

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13085 ; free virtual = 17851

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: 10065fe5e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13078 ; free virtual = 17844

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 1fb1ea295

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13096 ; free virtual = 17862

Phase 3.3.4 Slice Area Swap

Phase 3.3.4.1 Slice Area Swap Initial
Phase 3.3.4.1 Slice Area Swap Initial | Checksum: 10ca69e1e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13087 ; free virtual = 17853
Phase 3.3.4 Slice Area Swap | Checksum: 10ca69e1e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13077 ; free virtual = 17843
Phase 3.3 Small Shape DP | Checksum: 1eef470d1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13093 ; free virtual = 17859

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1eef470d1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13093 ; free virtual = 17859

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a7d99731

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13093 ; free virtual = 17859
Phase 3 Detail Placement | Checksum: 1a7d99731

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13093 ; free virtual = 17859

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d4d7227c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.322 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1839fb3d5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13094 ; free virtual = 17860
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a9965ad6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13094 ; free virtual = 17860
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d4d7227c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13094 ; free virtual = 17860

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.322. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19e695358

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13094 ; free virtual = 17860

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13094 ; free virtual = 17860
Phase 4.1 Post Commit Optimization | Checksum: 19e695358

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13094 ; free virtual = 17860
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13096 ; free virtual = 17862

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27d41a31c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27d41a31c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867
Phase 4.3 Placer Reporting | Checksum: 27d41a31c

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13101 ; free virtual = 17867

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 299584aee

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867
Ending Placer Task | Checksum: 23d1ca0a4

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13101 ; free virtual = 17867
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 4024.281 ; gain = 820.871 ; free physical = 13192 ; free virtual = 17958
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13168 ; free virtual = 17947
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file reset_example_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13133 ; free virtual = 17902
INFO: [runtcl-4] Executing : report_utilization -file reset_example_top_utilization_placed.rpt -pb reset_example_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file reset_example_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13157 ; free virtual = 17927
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13135 ; free virtual = 17905
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13118 ; free virtual = 17901
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b8a0206f ConstDB: 0 ShapeSum: a5a43071 RouteDB: ded84fc4
Post Restoration Checksum: NetGraph: e620c0fb NumContArr: 5dc821b9 Constraints: bf6a37f5 Timing: 0
Phase 1 Build RT Design | Checksum: 203531aa9

Time (s): cpu = 00:03:52 ; elapsed = 00:03:32 . Memory (MB): peak = 4024.281 ; gain = 0.000 ; free physical = 13986 ; free virtual = 18746

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 203531aa9

Time (s): cpu = 00:03:52 ; elapsed = 00:03:32 . Memory (MB): peak = 4042.148 ; gain = 17.867 ; free physical = 13935 ; free virtual = 18695

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 203531aa9

Time (s): cpu = 00:03:52 ; elapsed = 00:03:32 . Memory (MB): peak = 4042.148 ; gain = 17.867 ; free physical = 13935 ; free virtual = 18695

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2856dbd27

Time (s): cpu = 00:03:55 ; elapsed = 00:03:33 . Memory (MB): peak = 4147.156 ; gain = 122.875 ; free physical = 13937 ; free virtual = 18697

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2a00630e0

Time (s): cpu = 00:04:00 ; elapsed = 00:03:35 . Memory (MB): peak = 4147.156 ; gain = 122.875 ; free physical = 13928 ; free virtual = 18688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.572  | TNS=0.000  | WHS=-0.056 | THS=-1.160 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8904
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8843
  Number of Partially Routed Nets     = 61
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 35f71e838

Time (s): cpu = 00:04:09 ; elapsed = 00:03:37 . Memory (MB): peak = 4147.156 ; gain = 122.875 ; free physical = 13938 ; free virtual = 18698

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 35f71e838

Time (s): cpu = 00:04:09 ; elapsed = 00:03:37 . Memory (MB): peak = 4147.156 ; gain = 122.875 ; free physical = 13938 ; free virtual = 18698
Phase 3 Initial Routing | Checksum: 20ea9892d

Time (s): cpu = 00:04:17 ; elapsed = 00:03:40 . Memory (MB): peak = 4147.156 ; gain = 122.875 ; free physical = 13908 ; free virtual = 18668

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.361  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f321c533

Time (s): cpu = 00:04:27 ; elapsed = 00:03:44 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d83611b1

Time (s): cpu = 00:04:27 ; elapsed = 00:03:44 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658
Phase 4 Rip-up And Reroute | Checksum: 1d83611b1

Time (s): cpu = 00:04:27 ; elapsed = 00:03:44 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d83611b1

Time (s): cpu = 00:04:27 ; elapsed = 00:03:45 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d83611b1

Time (s): cpu = 00:04:28 ; elapsed = 00:03:45 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658
Phase 5 Delay and Skew Optimization | Checksum: 1d83611b1

Time (s): cpu = 00:04:28 ; elapsed = 00:03:45 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13898 ; free virtual = 18658

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2585e13a1

Time (s): cpu = 00:04:32 ; elapsed = 00:03:46 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13899 ; free virtual = 18659
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.361  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2802249e7

Time (s): cpu = 00:04:32 ; elapsed = 00:03:46 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13899 ; free virtual = 18659
Phase 6 Post Hold Fix | Checksum: 2802249e7

Time (s): cpu = 00:04:32 ; elapsed = 00:03:46 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13899 ; free virtual = 18659

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.158419 %
  Global Horizontal Routing Utilization  = 0.149648 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 29f7fd9e2

Time (s): cpu = 00:04:34 ; elapsed = 00:03:47 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13899 ; free virtual = 18659

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 29f7fd9e2

Time (s): cpu = 00:04:34 ; elapsed = 00:03:47 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13894 ; free virtual = 18654

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 29f7fd9e2

Time (s): cpu = 00:04:35 ; elapsed = 00:03:48 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13894 ; free virtual = 18654

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.361  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29f7fd9e2

Time (s): cpu = 00:04:37 ; elapsed = 00:03:48 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13894 ; free virtual = 18654
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:37 ; elapsed = 00:03:48 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13965 ; free virtual = 18725

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:43 ; elapsed = 00:03:50 . Memory (MB): peak = 4158.156 ; gain = 133.875 ; free physical = 13965 ; free virtual = 18725
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4158.156 ; gain = 0.000 ; free physical = 13957 ; free virtual = 18732
INFO: [Common 17-1381] The checkpoint '/home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file reset_example_top_drc_routed.rpt -pb reset_example_top_drc_routed.pb -rpx reset_example_top_drc_routed.rpx
Command: report_drc -file reset_example_top_drc_routed.rpt -pb reset_example_top_drc_routed.pb -rpx reset_example_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file reset_example_top_methodology_drc_routed.rpt -pb reset_example_top_methodology_drc_routed.pb -rpx reset_example_top_methodology_drc_routed.rpx
Command: report_methodology -file reset_example_top_methodology_drc_routed.rpt -pb reset_example_top_methodology_drc_routed.pb -rpx reset_example_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/amd/training/Reset/lab/KCU105/async_reset/async_reset.runs/impl_1/reset_example_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4174.164 ; gain = 0.000 ; free physical = 13949 ; free virtual = 18713
INFO: [runtcl-4] Executing : report_power -file reset_example_top_power_routed.rpt -pb reset_example_top_power_summary_routed.pb -rpx reset_example_top_power_routed.rpx
Command: report_power -file reset_example_top_power_routed.rpt -pb reset_example_top_power_summary_routed.pb -rpx reset_example_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file reset_example_top_route_status.rpt -pb reset_example_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file reset_example_top_timing_summary_routed.rpt -pb reset_example_top_timing_summary_routed.pb -rpx reset_example_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file reset_example_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file reset_example_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4198.176 ; gain = 0.000 ; free physical = 13950 ; free virtual = 18717
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file reset_example_top_bus_skew_routed.rpt -pb reset_example_top_bus_skew_routed.pb -rpx reset_example_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 10:43:23 2022...
