

================================================================
== Vitis HLS Report for 'fft_stage_2'
================================================================
* Date:           Fri Dec  9 11:05:06 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      210|  10.000 ns|  1.050 us|    2|  210|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74  |fft_stage_2_Pipeline_VITIS_LOOP_66_2  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        |grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84    |fft_stage_2_Pipeline_SKIP_X_SKIP_Y    |        2|      153|  10.000 ns|   0.765 us|    2|  153|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_63_1  |        0|      208|    5 ~ 13|          -|          -|  0 ~ 16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      57|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    40|    3810|    3937|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     232|    -|
|Register         |        -|     -|      98|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    3908|    4226|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84    |fft_stage_2_Pipeline_SKIP_X_SKIP_Y    |        0|  40|  3720|  3602|    0|
    |grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74  |fft_stage_2_Pipeline_VITIS_LOOP_66_2  |        0|   0|    90|   305|    0|
    |mul_7ns_7ns_14_1_1_U132                         |mul_7ns_7ns_14_1_1                    |        0|   0|     0|    30|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                      |        0|  40|  3810|  3937|    0|
    +------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_122_p2             |         +|   0|  0|  16|           9|           2|
    |add_ln63_fu_159_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state6_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_154_p2            |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1039_fu_108_p2            |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  57|          35|          15|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |I_address0  |  14|          3|   12|         36|
    |I_address1  |  14|          3|   12|         36|
    |I_ce0       |  14|          3|    1|          3|
    |I_ce1       |  14|          3|    1|          3|
    |X_address0  |  14|          3|   12|         36|
    |X_address1  |  14|          3|   12|         36|
    |X_ce0       |  14|          3|    1|          3|
    |X_ce1       |  14|          3|    1|          3|
    |X_d0        |  14|          3|   32|         96|
    |X_d1        |  14|          3|   32|         96|
    |X_we0       |  14|          3|    1|          3|
    |X_we1       |  14|          3|    1|          3|
    |ap_NS_fsm   |  37|          7|    1|          7|
    |ap_done     |   9|          2|    1|          2|
    |ap_return   |   9|          2|   32|         64|
    |x1_fu_64    |   9|          2|    8|         16|
    +------------+----+-----------+-----+-----------+
    |Total       | 232|         49|  160|        443|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   6|   0|    6|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |ap_return_preg                                               |  32|   0|   32|          0|
    |bound_reg_243                                                |  14|   0|   14|          0|
    |empty_reg_208                                                |   8|   0|    8|          0|
    |grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1039_reg_204                                          |   1|   0|    1|          0|
    |tmp_s_reg_233                                                |   6|   0|   12|          6|
    |trunc_ln1027_reg_225                                         |   6|   0|    6|          0|
    |trunc_ln3_reg_238                                            |   7|   0|    7|          0|
    |x1_fu_64                                                     |   8|   0|    8|          0|
    |zext_ln1027_3_reg_220                                        |   7|   0|   11|          4|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  98|   0|  108|         10|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   fft_stage.2|  return value|
|ap_return    |  out|   32|  ap_ctrl_hs|   fft_stage.2|  return value|
|I_address0   |  out|   12|   ap_memory|             I|         array|
|I_ce0        |  out|    1|   ap_memory|             I|         array|
|I_q0         |   in|   32|   ap_memory|             I|         array|
|I_address1   |  out|   12|   ap_memory|             I|         array|
|I_ce1        |  out|    1|   ap_memory|             I|         array|
|I_q1         |   in|   32|   ap_memory|             I|         array|
|X_address0   |  out|   12|   ap_memory|             X|         array|
|X_ce0        |  out|    1|   ap_memory|             X|         array|
|X_we0        |  out|    1|   ap_memory|             X|         array|
|X_d0         |  out|   32|   ap_memory|             X|         array|
|X_address1   |  out|   12|   ap_memory|             X|         array|
|X_ce1        |  out|    1|   ap_memory|             X|         array|
|X_we1        |  out|    1|   ap_memory|             X|         array|
|X_d1         |  out|   32|   ap_memory|             X|         array|
|p_read       |   in|   32|     ap_none|        p_read|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 3 6 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.50ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 9 'read' 'p_read_9' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_9, i32 8, i32 15"   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln1039 = icmp_ugt  i8 %trunc_ln, i8 2"   --->   Operation 11 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_9"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln1039, void %VITIS_LOOP_63_1, void %if.then" [src/fft.cpp:12]   --->   Operation 13 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x1 = alloca i32 1"   --->   Operation 14 'alloca' 'x1' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i8 %empty"   --->   Operation 15 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.90ns)   --->   "%add_ln1027 = add i9 %zext_ln1027, i9 3"   --->   Operation 16 'add' 'add_ln1027' <Predicate = (!icmp_ln1039)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln1027, i32 2, i32 8"   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i7 %tmp"   --->   Operation 18 'zext' 'zext_ln1027_3' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln63 = store i8 0, i8 %x1" [src/fft.cpp:63]   --->   Operation 19 'store' 'store_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_66_2" [src/fft.cpp:63]   --->   Operation 20 'br' 'br_ln63' <Predicate = (!icmp_ln1039)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%x1_4 = load i8 %x1"   --->   Operation 21 'load' 'x1_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i8 %x1_4"   --->   Operation 22 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_eq  i8 %x1_4, i8 %empty"   --->   Operation 23 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.90ns)   --->   "%add_ln63 = add i8 %x1_4, i8 1" [src/fft.cpp:63]   --->   Operation 24 'add' 'add_ln63' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln1027, void %VITIS_LOOP_66_2.split, void %if.end199.loopexit" [src/fft.cpp:63]   --->   Operation 25 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln63 = store i8 %add_ln63, i8 %x1" [src/fft.cpp:63]   --->   Operation 26 'store' 'store_ln63' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln1027, i6 0" [src/fft.cpp:70]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.31ns)   --->   "%call_ln1027 = call void @fft_stage.2_Pipeline_VITIS_LOOP_66_2, i11 %zext_ln1027_3, i12 %tmp_s, i32 %I, i32 %X"   --->   Operation 29 'call' 'call_ln1027' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [src/fft.cpp:65]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/fft.cpp:10]   --->   Operation 31 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @fft_stage.2_Pipeline_VITIS_LOOP_66_2, i11 %zext_ln1027_3, i12 %tmp_s, i32 %I, i32 %X"   --->   Operation 32 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_66_2" [src/fft.cpp:63]   --->   Operation 33 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 1.82>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read_9, i32 1, i32 7" [src/fft.cpp:17]   --->   Operation 34 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%cast = zext i7 %trunc_ln3" [src/fft.cpp:17]   --->   Operation 35 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.82ns)   --->   "%bound = mul i14 %cast, i14 %cast" [src/fft.cpp:17]   --->   Operation 36 'mul' 'bound' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.2_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln3, i32 %I, i32 %X, i16 %w_6, i16 %w_11" [src/fft.cpp:17]   --->   Operation 37 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fft_stage.2_Pipeline_SKIP_X_SKIP_Y, i14 %bound, i7 %trunc_ln3, i32 %I, i32 %X, i16 %w_6, i16 %w_11" [src/fft.cpp:17]   --->   Operation 38 'call' 'call_ln17' <Predicate = (icmp_ln1039)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end199"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln1039)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %p_read_9" [src/fft.cpp:79]   --->   Operation 40 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0        (specmemcore      ) [ 0000000]
specmemcore_ln0        (specmemcore      ) [ 0000000]
p_read_9               (read             ) [ 0011111]
trunc_ln               (partselect       ) [ 0000000]
icmp_ln1039            (icmp             ) [ 0111111]
empty                  (trunc            ) [ 0011100]
br_ln12                (br               ) [ 0000000]
x1                     (alloca           ) [ 0111100]
zext_ln1027            (zext             ) [ 0000000]
add_ln1027             (add              ) [ 0000000]
tmp                    (partselect       ) [ 0000000]
zext_ln1027_3          (zext             ) [ 0011100]
store_ln63             (store            ) [ 0000000]
br_ln63                (br               ) [ 0000000]
x1_4                   (load             ) [ 0000000]
trunc_ln1027           (trunc            ) [ 0001000]
icmp_ln1027            (icmp             ) [ 0011100]
add_ln63               (add              ) [ 0000000]
br_ln63                (br               ) [ 0000000]
store_ln63             (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
tmp_s                  (bitconcatenate   ) [ 0000100]
speclooptripcount_ln65 (speclooptripcount) [ 0000000]
specloopname_ln10      (specloopname     ) [ 0000000]
call_ln1027            (call             ) [ 0000000]
br_ln63                (br               ) [ 0000000]
trunc_ln3              (partselect       ) [ 0000001]
cast                   (zext             ) [ 0000000]
bound                  (mul              ) [ 0000001]
call_ln17              (call             ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
ret_ln79               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.2_Pipeline_VITIS_LOOP_66_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.2_Pipeline_SKIP_X_SKIP_Y"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_9_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="7" slack="2"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="0" index="3" bw="32" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="0" index="3" bw="32" slack="0"/>
<pin id="89" dir="0" index="4" bw="32" slack="0"/>
<pin id="90" dir="0" index="5" bw="16" slack="0"/>
<pin id="91" dir="0" index="6" bw="16" slack="0"/>
<pin id="92" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="5" slack="0"/>
<pin id="103" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln1039_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln1027_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln1027_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="0" index="3" bw="5" slack="0"/>
<pin id="133" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln1027_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln63_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x1_4_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_4/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln1027_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln1027_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln63_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln63_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="6" slack="1"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bound_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_read_9_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln1039_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1039 "/>
</bind>
</comp>

<comp id="208" class="1005" name="empty_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="1"/>
<pin id="210" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="213" class="1005" name="x1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln1027_3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="2"/>
<pin id="222" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1027_3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="trunc_ln1027_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1027 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_s_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="1"/>
<pin id="235" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="238" class="1005" name="trunc_ln3_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="1"/>
<pin id="240" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="bound_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="1"/>
<pin id="245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="68" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="112"><net_src comp="98" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="147" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="147" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="187"><net_src comp="178" pin="4"/><net_sink comp="84" pin=2"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="202"><net_src comp="68" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="207"><net_src comp="108" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="114" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="216"><net_src comp="64" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="223"><net_src comp="138" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="228"><net_src comp="150" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="236"><net_src comp="170" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="241"><net_src comp="178" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="246"><net_src comp="192" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {3 4 5 6 }
	Port: w_6 | {}
	Port: w_11 | {}
 - Input state : 
	Port: fft_stage.2 : I | {3 4 5 6 }
	Port: fft_stage.2 : p_read | {1 }
	Port: fft_stage.2 : w_6 | {5 6 }
	Port: fft_stage.2 : w_11 | {5 6 }
  - Chain level:
	State 1
		icmp_ln1039 : 1
		br_ln12 : 2
		zext_ln1027 : 1
		add_ln1027 : 2
		tmp : 3
		zext_ln1027_3 : 4
		store_ln63 : 1
	State 2
		trunc_ln1027 : 1
		icmp_ln1027 : 1
		add_ln63 : 1
		br_ln63 : 2
		store_ln63 : 2
	State 3
		call_ln1027 : 1
	State 4
	State 5
		cast : 1
		bound : 2
		call_ln17 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 |    0    |  2.188  |   353   |   183   |
|          |  grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84  |    40   |  19.046 |   3486  |   3030  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln1027_fu_122               |    0    |    0    |    0    |    15   |
|          |                 add_ln63_fu_159                |    0    |    0    |    0    |    15   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  bound_fu_192                  |    0    |    0    |    0    |    30   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln1039_fu_108               |    0    |    0    |    0    |    11   |
|          |               icmp_ln1027_fu_154               |    0    |    0    |    0    |    11   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |               p_read_9_read_fu_68              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 trunc_ln_fu_98                 |    0    |    0    |    0    |    0    |
|partselect|                   tmp_fu_128                   |    0    |    0    |    0    |    0    |
|          |                trunc_ln3_fu_178                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  empty_fu_114                  |    0    |    0    |    0    |    0    |
|          |               trunc_ln1027_fu_150              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln1027_fu_118               |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln1027_3_fu_138              |    0    |    0    |    0    |    0    |
|          |                   cast_fu_188                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_s_fu_170                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    40   |  21.234 |   3839  |   3295  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    bound_reg_243    |   14   |
|    empty_reg_208    |    8   |
| icmp_ln1039_reg_204 |    1   |
|   p_read_9_reg_199  |   32   |
|    tmp_s_reg_233    |   12   |
| trunc_ln1027_reg_225|    6   |
|  trunc_ln3_reg_238  |    7   |
|      x1_reg_213     |    8   |
|zext_ln1027_3_reg_220|   11   |
+---------------------+--------+
|        Total        |   99   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74 |  p2  |   2  |  12  |   24   ||    9    |
|  grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84  |  p1  |   2  |  14  |   28   ||    9    |
|  grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84  |  p2  |   2  |   7  |   14   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   66   ||  1.467  ||    27   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |   21   |  3839  |  3295  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   99   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   22   |  3938  |  3322  |
+-----------+--------+--------+--------+--------+
