INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/ex2/N01_logic_gate/N01_logic_gate.srcs/sim_1/imports/ex2/logic_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
