/******************************************************************************
*  Generated by PSoC Designer 5.2.2401
******************************************************************************/
#include <m8c.h>
// Poti_In address and mask defines
#pragma	ioport	Poti_In_Data_ADDR:	0x0
BYTE			Poti_In_Data_ADDR;
#pragma	ioport	Poti_In_DriveMode_0_ADDR:	0x100
BYTE			Poti_In_DriveMode_0_ADDR;
#pragma	ioport	Poti_In_DriveMode_1_ADDR:	0x101
BYTE			Poti_In_DriveMode_1_ADDR;
#pragma	ioport	Poti_In_DriveMode_2_ADDR:	0x3
BYTE			Poti_In_DriveMode_2_ADDR;
#pragma	ioport	Poti_In_GlobalSelect_ADDR:	0x2
BYTE			Poti_In_GlobalSelect_ADDR;
#pragma	ioport	Poti_In_IntCtrl_0_ADDR:	0x102
BYTE			Poti_In_IntCtrl_0_ADDR;
#pragma	ioport	Poti_In_IntCtrl_1_ADDR:	0x103
BYTE			Poti_In_IntCtrl_1_ADDR;
#pragma	ioport	Poti_In_IntEn_ADDR:	0x1
BYTE			Poti_In_IntEn_ADDR;
#define Poti_In_MASK 0x2
// LED_Timer address and mask defines
#pragma	ioport	LED_Timer_Data_ADDR:	0x8
BYTE			LED_Timer_Data_ADDR;
#pragma	ioport	LED_Timer_DriveMode_0_ADDR:	0x108
BYTE			LED_Timer_DriveMode_0_ADDR;
#pragma	ioport	LED_Timer_DriveMode_1_ADDR:	0x109
BYTE			LED_Timer_DriveMode_1_ADDR;
#pragma	ioport	LED_Timer_DriveMode_2_ADDR:	0xb
BYTE			LED_Timer_DriveMode_2_ADDR;
#pragma	ioport	LED_Timer_GlobalSelect_ADDR:	0xa
BYTE			LED_Timer_GlobalSelect_ADDR;
#pragma	ioport	LED_Timer_IntCtrl_0_ADDR:	0x10a
BYTE			LED_Timer_IntCtrl_0_ADDR;
#pragma	ioport	LED_Timer_IntCtrl_1_ADDR:	0x10b
BYTE			LED_Timer_IntCtrl_1_ADDR;
#pragma	ioport	LED_Timer_IntEn_ADDR:	0x9
BYTE			LED_Timer_IntEn_ADDR;
#define LED_Timer_MASK 0x1
// LED_SPI address and mask defines
#pragma	ioport	LED_SPI_Data_ADDR:	0x8
BYTE			LED_SPI_Data_ADDR;
#pragma	ioport	LED_SPI_DriveMode_0_ADDR:	0x108
BYTE			LED_SPI_DriveMode_0_ADDR;
#pragma	ioport	LED_SPI_DriveMode_1_ADDR:	0x109
BYTE			LED_SPI_DriveMode_1_ADDR;
#pragma	ioport	LED_SPI_DriveMode_2_ADDR:	0xb
BYTE			LED_SPI_DriveMode_2_ADDR;
#pragma	ioport	LED_SPI_GlobalSelect_ADDR:	0xa
BYTE			LED_SPI_GlobalSelect_ADDR;
#pragma	ioport	LED_SPI_IntCtrl_0_ADDR:	0x10a
BYTE			LED_SPI_IntCtrl_0_ADDR;
#pragma	ioport	LED_SPI_IntCtrl_1_ADDR:	0x10b
BYTE			LED_SPI_IntCtrl_1_ADDR;
#pragma	ioport	LED_SPI_IntEn_ADDR:	0x9
BYTE			LED_SPI_IntEn_ADDR;
#define LED_SPI_MASK 0x2
// MISO address and mask defines
#pragma	ioport	MISO_Data_ADDR:	0xc
BYTE			MISO_Data_ADDR;
#pragma	ioport	MISO_DriveMode_0_ADDR:	0x10c
BYTE			MISO_DriveMode_0_ADDR;
#pragma	ioport	MISO_DriveMode_1_ADDR:	0x10d
BYTE			MISO_DriveMode_1_ADDR;
#pragma	ioport	MISO_DriveMode_2_ADDR:	0xf
BYTE			MISO_DriveMode_2_ADDR;
#pragma	ioport	MISO_GlobalSelect_ADDR:	0xe
BYTE			MISO_GlobalSelect_ADDR;
#pragma	ioport	MISO_IntCtrl_0_ADDR:	0x10e
BYTE			MISO_IntCtrl_0_ADDR;
#pragma	ioport	MISO_IntCtrl_1_ADDR:	0x10f
BYTE			MISO_IntCtrl_1_ADDR;
#pragma	ioport	MISO_IntEn_ADDR:	0xd
BYTE			MISO_IntEn_ADDR;
#define MISO_MASK 0x1
// SCLK address and mask defines
#pragma	ioport	SCLK_Data_ADDR:	0xc
BYTE			SCLK_Data_ADDR;
#pragma	ioport	SCLK_DriveMode_0_ADDR:	0x10c
BYTE			SCLK_DriveMode_0_ADDR;
#pragma	ioport	SCLK_DriveMode_1_ADDR:	0x10d
BYTE			SCLK_DriveMode_1_ADDR;
#pragma	ioport	SCLK_DriveMode_2_ADDR:	0xf
BYTE			SCLK_DriveMode_2_ADDR;
#pragma	ioport	SCLK_GlobalSelect_ADDR:	0xe
BYTE			SCLK_GlobalSelect_ADDR;
#pragma	ioport	SCLK_IntCtrl_0_ADDR:	0x10e
BYTE			SCLK_IntCtrl_0_ADDR;
#pragma	ioport	SCLK_IntCtrl_1_ADDR:	0x10f
BYTE			SCLK_IntCtrl_1_ADDR;
#pragma	ioport	SCLK_IntEn_ADDR:	0xd
BYTE			SCLK_IntEn_ADDR;
#define SCLK_MASK 0x8
// MOSI address and mask defines
#pragma	ioport	MOSI_Data_ADDR:	0xc
BYTE			MOSI_Data_ADDR;
#pragma	ioport	MOSI_DriveMode_0_ADDR:	0x10c
BYTE			MOSI_DriveMode_0_ADDR;
#pragma	ioport	MOSI_DriveMode_1_ADDR:	0x10d
BYTE			MOSI_DriveMode_1_ADDR;
#pragma	ioport	MOSI_DriveMode_2_ADDR:	0xf
BYTE			MOSI_DriveMode_2_ADDR;
#pragma	ioport	MOSI_GlobalSelect_ADDR:	0xe
BYTE			MOSI_GlobalSelect_ADDR;
#pragma	ioport	MOSI_IntCtrl_0_ADDR:	0x10e
BYTE			MOSI_IntCtrl_0_ADDR;
#pragma	ioport	MOSI_IntCtrl_1_ADDR:	0x10f
BYTE			MOSI_IntCtrl_1_ADDR;
#pragma	ioport	MOSI_IntEn_ADDR:	0xd
BYTE			MOSI_IntEn_ADDR;
#define MOSI_MASK 0x20
// Chipselect address and mask defines
#pragma	ioport	Chipselect_Data_ADDR:	0xc
BYTE			Chipselect_Data_ADDR;
#pragma	ioport	Chipselect_DriveMode_0_ADDR:	0x10c
BYTE			Chipselect_DriveMode_0_ADDR;
#pragma	ioport	Chipselect_DriveMode_1_ADDR:	0x10d
BYTE			Chipselect_DriveMode_1_ADDR;
#pragma	ioport	Chipselect_DriveMode_2_ADDR:	0xf
BYTE			Chipselect_DriveMode_2_ADDR;
#pragma	ioport	Chipselect_GlobalSelect_ADDR:	0xe
BYTE			Chipselect_GlobalSelect_ADDR;
#pragma	ioport	Chipselect_IntCtrl_0_ADDR:	0x10e
BYTE			Chipselect_IntCtrl_0_ADDR;
#pragma	ioport	Chipselect_IntCtrl_1_ADDR:	0x10f
BYTE			Chipselect_IntCtrl_1_ADDR;
#pragma	ioport	Chipselect_IntEn_ADDR:	0xd
BYTE			Chipselect_IntEn_ADDR;
#define Chipselect_MASK 0x80
// LCDD4 address and mask defines
#pragma	ioport	LCDD4_Data_ADDR:	0x10
BYTE			LCDD4_Data_ADDR;
#pragma	ioport	LCDD4_DriveMode_0_ADDR:	0x110
BYTE			LCDD4_DriveMode_0_ADDR;
#pragma	ioport	LCDD4_DriveMode_1_ADDR:	0x111
BYTE			LCDD4_DriveMode_1_ADDR;
#pragma	ioport	LCDD4_DriveMode_2_ADDR:	0x13
BYTE			LCDD4_DriveMode_2_ADDR;
#pragma	ioport	LCDD4_GlobalSelect_ADDR:	0x12
BYTE			LCDD4_GlobalSelect_ADDR;
#pragma	ioport	LCDD4_IntCtrl_0_ADDR:	0x112
BYTE			LCDD4_IntCtrl_0_ADDR;
#pragma	ioport	LCDD4_IntCtrl_1_ADDR:	0x113
BYTE			LCDD4_IntCtrl_1_ADDR;
#pragma	ioport	LCDD4_IntEn_ADDR:	0x11
BYTE			LCDD4_IntEn_ADDR;
#define LCDD4_MASK 0x1
// LCDD4 Shadow defines
//   LCDD4_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDD4_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDD4_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDD4_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDD4_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDD4_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDD5 address and mask defines
#pragma	ioport	LCDD5_Data_ADDR:	0x10
BYTE			LCDD5_Data_ADDR;
#pragma	ioport	LCDD5_DriveMode_0_ADDR:	0x110
BYTE			LCDD5_DriveMode_0_ADDR;
#pragma	ioport	LCDD5_DriveMode_1_ADDR:	0x111
BYTE			LCDD5_DriveMode_1_ADDR;
#pragma	ioport	LCDD5_DriveMode_2_ADDR:	0x13
BYTE			LCDD5_DriveMode_2_ADDR;
#pragma	ioport	LCDD5_GlobalSelect_ADDR:	0x12
BYTE			LCDD5_GlobalSelect_ADDR;
#pragma	ioport	LCDD5_IntCtrl_0_ADDR:	0x112
BYTE			LCDD5_IntCtrl_0_ADDR;
#pragma	ioport	LCDD5_IntCtrl_1_ADDR:	0x113
BYTE			LCDD5_IntCtrl_1_ADDR;
#pragma	ioport	LCDD5_IntEn_ADDR:	0x11
BYTE			LCDD5_IntEn_ADDR;
#define LCDD5_MASK 0x2
// LCDD5 Shadow defines
//   LCDD5_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDD5_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDD5_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDD5_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDD5_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDD5_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDD6 address and mask defines
#pragma	ioport	LCDD6_Data_ADDR:	0x10
BYTE			LCDD6_Data_ADDR;
#pragma	ioport	LCDD6_DriveMode_0_ADDR:	0x110
BYTE			LCDD6_DriveMode_0_ADDR;
#pragma	ioport	LCDD6_DriveMode_1_ADDR:	0x111
BYTE			LCDD6_DriveMode_1_ADDR;
#pragma	ioport	LCDD6_DriveMode_2_ADDR:	0x13
BYTE			LCDD6_DriveMode_2_ADDR;
#pragma	ioport	LCDD6_GlobalSelect_ADDR:	0x12
BYTE			LCDD6_GlobalSelect_ADDR;
#pragma	ioport	LCDD6_IntCtrl_0_ADDR:	0x112
BYTE			LCDD6_IntCtrl_0_ADDR;
#pragma	ioport	LCDD6_IntCtrl_1_ADDR:	0x113
BYTE			LCDD6_IntCtrl_1_ADDR;
#pragma	ioport	LCDD6_IntEn_ADDR:	0x11
BYTE			LCDD6_IntEn_ADDR;
#define LCDD6_MASK 0x4
// LCDD6 Shadow defines
//   LCDD6_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDD6_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDD6_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDD6_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDD6_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDD6_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDD7 address and mask defines
#pragma	ioport	LCDD7_Data_ADDR:	0x10
BYTE			LCDD7_Data_ADDR;
#pragma	ioport	LCDD7_DriveMode_0_ADDR:	0x110
BYTE			LCDD7_DriveMode_0_ADDR;
#pragma	ioport	LCDD7_DriveMode_1_ADDR:	0x111
BYTE			LCDD7_DriveMode_1_ADDR;
#pragma	ioport	LCDD7_DriveMode_2_ADDR:	0x13
BYTE			LCDD7_DriveMode_2_ADDR;
#pragma	ioport	LCDD7_GlobalSelect_ADDR:	0x12
BYTE			LCDD7_GlobalSelect_ADDR;
#pragma	ioport	LCDD7_IntCtrl_0_ADDR:	0x112
BYTE			LCDD7_IntCtrl_0_ADDR;
#pragma	ioport	LCDD7_IntCtrl_1_ADDR:	0x113
BYTE			LCDD7_IntCtrl_1_ADDR;
#pragma	ioport	LCDD7_IntEn_ADDR:	0x11
BYTE			LCDD7_IntEn_ADDR;
#define LCDD7_MASK 0x8
// LCDD7 Shadow defines
//   LCDD7_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDD7_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDD7_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDD7_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDD7_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDD7_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDE address and mask defines
#pragma	ioport	LCDE_Data_ADDR:	0x10
BYTE			LCDE_Data_ADDR;
#pragma	ioport	LCDE_DriveMode_0_ADDR:	0x110
BYTE			LCDE_DriveMode_0_ADDR;
#pragma	ioport	LCDE_DriveMode_1_ADDR:	0x111
BYTE			LCDE_DriveMode_1_ADDR;
#pragma	ioport	LCDE_DriveMode_2_ADDR:	0x13
BYTE			LCDE_DriveMode_2_ADDR;
#pragma	ioport	LCDE_GlobalSelect_ADDR:	0x12
BYTE			LCDE_GlobalSelect_ADDR;
#pragma	ioport	LCDE_IntCtrl_0_ADDR:	0x112
BYTE			LCDE_IntCtrl_0_ADDR;
#pragma	ioport	LCDE_IntCtrl_1_ADDR:	0x113
BYTE			LCDE_IntCtrl_1_ADDR;
#pragma	ioport	LCDE_IntEn_ADDR:	0x11
BYTE			LCDE_IntEn_ADDR;
#define LCDE_MASK 0x10
// LCDE Shadow defines
//   LCDE_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDE_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDE_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDE_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDE_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDE_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDRS address and mask defines
#pragma	ioport	LCDRS_Data_ADDR:	0x10
BYTE			LCDRS_Data_ADDR;
#pragma	ioport	LCDRS_DriveMode_0_ADDR:	0x110
BYTE			LCDRS_DriveMode_0_ADDR;
#pragma	ioport	LCDRS_DriveMode_1_ADDR:	0x111
BYTE			LCDRS_DriveMode_1_ADDR;
#pragma	ioport	LCDRS_DriveMode_2_ADDR:	0x13
BYTE			LCDRS_DriveMode_2_ADDR;
#pragma	ioport	LCDRS_GlobalSelect_ADDR:	0x12
BYTE			LCDRS_GlobalSelect_ADDR;
#pragma	ioport	LCDRS_IntCtrl_0_ADDR:	0x112
BYTE			LCDRS_IntCtrl_0_ADDR;
#pragma	ioport	LCDRS_IntCtrl_1_ADDR:	0x113
BYTE			LCDRS_IntCtrl_1_ADDR;
#pragma	ioport	LCDRS_IntEn_ADDR:	0x11
BYTE			LCDRS_IntEn_ADDR;
#define LCDRS_MASK 0x20
// LCDRS Shadow defines
//   LCDRS_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDRS_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDRS_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDRS_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDRS_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDRS_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
// LCDRW address and mask defines
#pragma	ioport	LCDRW_Data_ADDR:	0x10
BYTE			LCDRW_Data_ADDR;
#pragma	ioport	LCDRW_DriveMode_0_ADDR:	0x110
BYTE			LCDRW_DriveMode_0_ADDR;
#pragma	ioport	LCDRW_DriveMode_1_ADDR:	0x111
BYTE			LCDRW_DriveMode_1_ADDR;
#pragma	ioport	LCDRW_DriveMode_2_ADDR:	0x13
BYTE			LCDRW_DriveMode_2_ADDR;
#pragma	ioport	LCDRW_GlobalSelect_ADDR:	0x12
BYTE			LCDRW_GlobalSelect_ADDR;
#pragma	ioport	LCDRW_IntCtrl_0_ADDR:	0x112
BYTE			LCDRW_IntCtrl_0_ADDR;
#pragma	ioport	LCDRW_IntCtrl_1_ADDR:	0x113
BYTE			LCDRW_IntCtrl_1_ADDR;
#pragma	ioport	LCDRW_IntEn_ADDR:	0x11
BYTE			LCDRW_IntEn_ADDR;
#define LCDRW_MASK 0x40
// LCDRW Shadow defines
//   LCDRW_DataShadow define
extern BYTE Port_4_Data_SHADE;
#define LCDRW_DataShadow (*(unsigned char*)&Port_4_Data_SHADE)
//   LCDRW_DriveMode_0Shadow define
extern BYTE Port_4_DriveMode_0_SHADE;
#define LCDRW_DriveMode_0Shadow (*(unsigned char*)&Port_4_DriveMode_0_SHADE)
//   LCDRW_DriveMode_1Shadow define
extern BYTE Port_4_DriveMode_1_SHADE;
#define LCDRW_DriveMode_1Shadow (*(unsigned char*)&Port_4_DriveMode_1_SHADE)
