$date
	Fri Dec 27 15:48:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_error_checker $end
$var wire 1 ! error_flag $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 % data_in [7:0] $end
$var wire 1 $ reset $end
$var parameter 32 & WIDTH $end
$var reg 1 ! error_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 &
$end
#0
$dumpvars
bx %
0$
bx #
0"
x!
$end
#5
0!
1$
1"
#10
b0 #
b0 %
0$
0"
#15
1"
#20
0"
b11111111 #
b11111111 %
#25
1"
#30
0"
b10101010 #
b10101010 %
#35
1!
1"
#40
0"
bx #
bx %
#45
1"
#50
0"
