# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_Avtomat.srcs/sources_1/new/finit_avt.vhd"
vhdl xil_defaultlib  "../../../project_Avtomat.srcs/sim_1/new/sim_addr_sel.vhd"

# Do not sort compile order
nosort
