# ê¸°ë³¸ ì‘ì—… ì˜ˆì œ

rtllibì˜ ì¼ë°˜ì ì¸ ì‚¬ìš© íŒ¨í„´ ë° ì˜ˆì œì…ë‹ˆë‹¤.

## ğŸ“¥ ì˜ˆì œ ë‹¤ìš´ë¡œë“œ

ëª¨ë“  ì˜ˆì œëŠ” ë…ë¦½ ì‹¤í–‰ ê°€ëŠ¥í•œ Python íŒŒì¼ë¡œ ì œê³µë©ë‹ˆë‹¤:

- **ê°œë³„ íŒŒì¼**: ì•„ë˜ ì˜ˆì œ íŒŒì¼ì„ í´ë¦­í•˜ì—¬ ë‹¤ìš´ë¡œë“œ
- **ì „ì²´ ì˜ˆì œ (ZIP)**: [examples.zip ë‹¤ìš´ë¡œë“œ](https://github.com/kwonah0/rtllib/archive/refs/heads/main.zip) í›„ `examples/` í´ë” ì••ì¶• í•´ì œ
- **Git Clone**: `git clone https://github.com/kwonah0/rtllib.git` í›„ `examples/` í´ë”ë¡œ ì´ë™

| íŒŒì¼ | ì„¤ëª… |
|------|------|
| [example_1_load_and_query.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_1_load_and_query.py) | ì„¤ê³„ ë¡œë“œ ë° ì¿¼ë¦¬ |
| [example_2_analyze_ports.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_2_analyze_ports.py) | í¬íŠ¸ ì¸í„°í˜ì´ìŠ¤ ë¶„ì„ |
| [example_3_hierarchy.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_3_hierarchy.py) | ê³„ì¸µ êµ¬ì¡° ë¶„ì„ |
| [example_4_filters.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_4_filters.py) | í•„í„° ì‚¬ìš© |
| [example_5_multiple_files.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_5_multiple_files.py) | ì—¬ëŸ¬ íŒŒì¼ |
| [example_6_design_modification.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_6_design_modification.py) | ì„¤ê³„ ìˆ˜ì • |
| [example_7_error_handling.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_7_error_handling.py) | ì˜¤ë¥˜ ì²˜ë¦¬ |
| [example_8_external_server.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_8_external_server.py) | ì™¸ë¶€ ì„œë²„ |
| [example_9_generate_report.py](https://github.com/kwonah0/rtllib/blob/main/examples/example_9_generate_report.py) | ë¦¬í¬íŠ¸ ìƒì„± |

ìì„¸í•œ ë‚´ìš©ì€ [examples README](https://github.com/kwonah0/rtllib/blob/main/examples/README.md)ë¥¼ ì°¸ì¡°í•˜ì„¸ìš”.

## ì˜ˆì œ 1: ì„¤ê³„ ë¡œë“œ ë° ì¿¼ë¦¬

```python
from rtllib import Client

with Client() as client:
    # Verilog íŒŒì¼ ë¡œë“œ
    result = client.read_verilog("/path/to/cpu.v")
    print(f"{result['modules_found']}ê°œ ëª¨ë“ˆ ë¡œë“œë¨")

    # ì„¤ê³„ ì²˜ë¦¬
    client.compile()
    client.elaborate()

    # ëª¨ë“  ëª¨ë“ˆ ê°€ì ¸ì˜¤ê¸°
    modules = client.get_modules()
    for mod in modules:
        print(f"\nëª¨ë“ˆ: {mod['name']}")
        print(f"  íŒŒì¼: {mod['file']}")
        print(f"  í¬íŠ¸: {len(mod['ports'])}")
        print(f"  ì¸ìŠ¤í„´ìŠ¤: {len(mod['instances'])}")
        print(f"  ë„·: {len(mod['nets'])}")
```

## ì˜ˆì œ 2: í¬íŠ¸ ì¸í„°í˜ì´ìŠ¤ ë¶„ì„

```python
from rtllib import Client

def analyze_module_interface(module_name, verilog_file):
    """ëª¨ë“ˆ í¬íŠ¸ ì¸í„°í˜ì´ìŠ¤ë¥¼ ë¶„ì„í•˜ê³  ì¶œë ¥í•©ë‹ˆë‹¤."""
    with Client() as client:
        client.read_verilog(verilog_file)
        client.compile()
        client.elaborate()

        ports = client.get_ports(module_name)

        # ë°©í–¥ë³„ë¡œ í¬íŠ¸ ê·¸ë£¹í™”
        inputs = [p for p in ports if p['direction'] == 'input']
        outputs = [p for p in ports if p['direction'] == 'output']
        inouts = [p for p in ports if p['direction'] == 'inout']

        print(f"ëª¨ë“ˆ: {module_name}")
        print(f"\nì…ë ¥ ({len(inputs)}):")
        for port in inputs:
            print(f"  {port['name']:<20} [{port['width']:>3} bits]")

        print(f"\nì¶œë ¥ ({len(outputs)}):")
        for port in outputs:
            print(f"  {port['name']:<20} [{port['width']:>3} bits]")

        if inouts:
            print(f"\nInout ({len(inouts)}):")
            for port in inouts:
                print(f"  {port['name']:<20} [{port['width']:>3} bits]")

# ì‚¬ìš©
analyze_module_interface("cpu", "/path/to/cpu.v")
```

## ì˜ˆì œ 3: ê³„ì¸µ êµ¬ì¡° ë¶„ì„

```python
from rtllib import Client

def analyze_hierarchy(verilog_file):
    """ì„¤ê³„ ê³„ì¸µ êµ¬ì¡°ë¥¼ ë¶„ì„í•©ë‹ˆë‹¤."""
    with Client() as client:
        client.read_verilog(verilog_file)
        client.compile()
        client.elaborate()

        # ê³„ì¸µ êµ¬ì¡° ë·° ê°€ì ¸ì˜¤ê¸°
        modules = client.get_modules(hierarchical=True)

        # ê³„ì¸µ êµ¬ì¡° íŠ¸ë¦¬ êµ¬ì¶•
        for mod in modules:
            path = mod.get('path')
            if path:
                level = path.count('.')
                indent = "  " * level
                print(f"{indent}{mod['name']} ({len(mod['instances'])}ê°œ í•˜ìœ„ ì¸ìŠ¤í„´ìŠ¤)")
            else:
                print(f"Top: {mod['name']}")

# ì‚¬ìš©
analyze_hierarchy("/path/to/design.v")
```

## ì˜ˆì œ 4: í•„í„° ì‚¬ìš©

```python
from rtllib import Client

with Client() as client:
    client.read_verilog("/path/to/design.v")
    client.compile()
    client.elaborate()

    # ì™€ì´ë“œ í¬íŠ¸ë§Œ ê°€ì ¸ì˜¤ê¸° (> 1 ë¹„íŠ¸)
    wide_ports = client.get_ports("cpu", filter="width > 1")
    print(f"ì™€ì´ë“œ í¬íŠ¸: {len(wide_ports)}")

    # ì…ë ¥ í¬íŠ¸ë§Œ ê°€ì ¸ì˜¤ê¸°
    inputs = client.get_ports("cpu", filter="direction == 'input'")
    print(f"ì…ë ¥ í¬íŠ¸: {len(inputs)}")

    # ì™€ì´ì–´ ë„·ë§Œ ê°€ì ¸ì˜¤ê¸°
    wires = client.get_nets("cpu", filter="net_type == 'wire'")
    print(f"ì™€ì´ì–´ ë„·: {len(wires)}")
```

## ì˜ˆì œ 5: ì—¬ëŸ¬ íŒŒì¼

```python
from rtllib import Client

# íŒŒì¼ë¦¬ìŠ¤íŠ¸ ìƒì„±
with open("design.f", "w") as f:
    f.write("# Top-level\n")
    f.write("/path/to/top.v\n")
    f.write("\n")
    f.write("# Subsystems\n")
    f.write("/path/to/cpu.v\n")
    f.write("/path/to/memory.v\n")
    f.write("/path/to/io.v\n")

# íŒŒì¼ë¦¬ìŠ¤íŠ¸ì—ì„œ ë¡œë“œ
with Client() as client:
    result = client.read_verilog_filelist("design.f")

    if result['status'] == 'success':
        print(f"{result['files_read']}ê°œ íŒŒì¼ ì„±ê³µì ìœ¼ë¡œ ì½ìŒ")
        print(f"{result['modules_found']}ê°œ ëª¨ë“ˆ ë°œê²¬")

        client.compile()
        client.elaborate()

        modules = client.get_modules()
        for mod in modules:
            print(f"  - {mod['name']} ({len(mod['instances'])}ê°œ ì¸ìŠ¤í„´ìŠ¤)")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

## ì˜ˆì œ 6: ì„¤ê³„ ìˆ˜ì •

```python
from rtllib import Client

with Client() as client:
    # ì„¤ê³„ ë¡œë“œ
    client.read_verilog("/path/to/cpu.v")
    client.compile()
    client.elaborate()

    # í˜„ì¬ í¬íŠ¸ ê°€ì ¸ì˜¤ê¸°
    ports_before = client.get_ports("cpu")
    print(f"ìˆ˜ì • ì „ í¬íŠ¸: {len(ports_before)}")

    # ë””ë²„ê·¸ í¬íŠ¸ ì¶”ê°€
    result = client.add_port(
        module="cpu",
        port_name="debug_out",
        direction="output",
        width=32
    )

    if result['success']:
        print(f"í¬íŠ¸ ì¶”ê°€ë¨: {result['port_name']}")

        # ë””ë²„ê·¸ ë²„ìŠ¤ ë„· ì¶”ê°€
        client.add_net(
            module="cpu",
            net_name="debug_bus",
            width=32,
            net_type="wire"
        )

        # ìˆ˜ì • í™•ì¸
        ports_after = client.get_ports("cpu")
        nets = client.get_nets("cpu")

        print(f"ìˆ˜ì • í›„ í¬íŠ¸: {len(ports_after)} (+{len(ports_after) - len(ports_before)})")
        print(f"ë„·: {len(nets)}")
    else:
        print(f"ì˜¤ë¥˜: {result['message']}")
```

## ì˜ˆì œ 7: ì˜¤ë¥˜ ì²˜ë¦¬

```python
from rtllib import Client

def safe_analyze(verilog_file):
    """ì ì ˆí•œ ì˜¤ë¥˜ ì²˜ë¦¬ë¡œ ì„¤ê³„ë¥¼ ë¶„ì„í•©ë‹ˆë‹¤."""
    try:
        with Client() as client:
            # íŒŒì¼ ì½ê¸° ì‹œë„
            result = client.read_verilog(verilog_file)
            if result['status'] != 'success':
                print(f"íŒŒì¼ ì½ê¸° ì‹¤íŒ¨: {result}")
                return None

            # ì»´íŒŒì¼ ì‹œë„
            try:
                client.compile()
            except Exception as e:
                print(f"ì»´íŒŒì¼ ì˜¤ë¥˜: {e}")
                return None

            # ì—˜ë¼ë³´ë ˆì´íŠ¸ ì‹œë„
            try:
                client.elaborate()
            except Exception as e:
                print(f"ì—˜ë¼ë³´ë ˆì´íŠ¸ ì˜¤ë¥˜: {e}")
                return None

            # ì„¤ê³„ ì¿¼ë¦¬
            modules = client.get_modules()
            return modules

    except Exception as e:
        print(f"í´ë¼ì´ì–¸íŠ¸ ì˜¤ë¥˜: {e}")
        return None

# ì‚¬ìš©
modules = safe_analyze("/path/to/design.v")
if modules:
    print(f"{len(modules)}ê°œ ëª¨ë“ˆ ì„±ê³µì ìœ¼ë¡œ ë¶„ì„ë¨")
else:
    print("ë¶„ì„ ì‹¤íŒ¨")
```

## ì˜ˆì œ 8: ì™¸ë¶€ ì„œë²„

```python
from rtllib import Client
import subprocess
import time

# ì™¸ë¶€ì—ì„œ ì„œë²„ ì‹œì‘
server_process = subprocess.Popen(
    ["rtllib-server", "--port", "8000"],
    stdout=subprocess.PIPE,
    stderr=subprocess.PIPE
)

# ì„œë²„ ì‹œì‘ ëŒ€ê¸°
time.sleep(2)

try:
    # ì™¸ë¶€ ì„œë²„ì— ì—°ê²°
    client = Client(host="127.0.0.1", port=8000, auto_start=False)

    # í´ë¼ì´ì–¸íŠ¸ ì‚¬ìš©
    health = client.health_check()
    print(f"ì„œë²„ ìƒíƒœ: {health['status']}")

    # ... ë‚˜ë¨¸ì§€ ì‘ì—… ...

finally:
    # ì •ë¦¬
    client.close()
    server_process.terminate()
    server_process.wait()
```

## ì˜ˆì œ 9: ë¦¬í¬íŠ¸ ìƒì„±

```python
from rtllib import Client
import json

def generate_design_report(verilog_file, output_file):
    """ì„¤ê³„ì˜ JSON ë¦¬í¬íŠ¸ë¥¼ ìƒì„±í•©ë‹ˆë‹¤."""
    with Client() as client:
        client.read_verilog(verilog_file)
        client.compile()
        client.elaborate()

        modules = client.get_modules()

        report = {
            "file": verilog_file,
            "modules": []
        }

        for mod in modules:
            module_data = {
                "name": mod['name'],
                "file": mod['file'],
                "statistics": {
                    "ports": len(mod['ports']),
                    "instances": len(mod['instances']),
                    "nets": len(mod['nets'])
                },
                "ports": [
                    {
                        "name": p['name'],
                        "direction": p['direction'],
                        "width": p['width']
                    }
                    for p in mod['ports']
                ]
            }
            report["modules"].append(module_data)

        # ë¦¬í¬íŠ¸ ì‘ì„±
        with open(output_file, "w") as f:
            json.dump(report, f, indent=2)

        print(f"ë¦¬í¬íŠ¸ê°€ {output_file}ì— ì‘ì„±ë¨")

# ì‚¬ìš©
generate_design_report("/path/to/design.v", "design_report.json")
```

## ë‹¤ìŒ ë‹¨ê³„

- ğŸ“– [ì¿¼ë¦¬ ë ˆí¼ëŸ°ìŠ¤](../commands/queries.md) - ëª¨ë“  ì¿¼ë¦¬ ëª…ë ¹ì–´
- âœï¸ [ë®¤í…Œì´ì…˜ ë ˆí¼ëŸ°ìŠ¤](../commands/mutations.md) - ëª¨ë“  ë®¤í…Œì´ì…˜ ëª…ë ¹ì–´
- ğŸ“Š [íƒ€ì… ë ˆí¼ëŸ°ìŠ¤](../commands/types.md) - ë°ì´í„° íƒ€ì…
