JDF B
// Created by Version 1.3 
PROJECT 16-bit accumulator
DESIGN prep_6 Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/Verilog HDL
STIMULUS prep6.abv
MODULE prep6.v
MODSTYLE prep6 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE prep6
