Protel Design System Design Rule Check
PCB File : E:\Working Angle\Project 2016\Github Server\ROGO ALFA\Work\GitHub\ROGO ALFA FULL\V2I2\ROGO_ALFA_FULL_PCB_V2I2 .PcbDoc
Date     : 8/31/2016
Time     : 5:44:22 PM

ERROR : More than 1000 violations detected, DRC was stopped

Processing Rule : Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER'))
   Violation between Room Definition: Between Component U4-TP4056 (4443.427mil,2904mil) on Bottom Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between Component U3-LD3985_3.3V (3478mil,2599mil) on Bottom Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between SMT Small Component R8-R_1K2_SMD0603_1%_1/10W (4496.971mil,3077.5mil) on Bottom Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between SMT Small Component R7-R_10K_SMD0603_1%_1/10W (4382.679mil,2545.856mil) on Top Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between SMT Small Component R6-R_10K_SMD0603_1%_1/10W (4439mil,2616mil) on Top Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between SMT Small Component R5-R_10K_SMD0603_1%_1/10W (3180mil,2341mil) on Top Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between Small Component J2-ZACK_BAT (4709mil,2776mil) on Top Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
   Violation between Room Definition: Between SOIC Component J1-PUSH_POWER (4831.74mil,3326.362mil) on Bottom Layer And Room [05] - POWER (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[05] - POWER')) 
Rule Violations :8

Processing Rule : Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32'))
   Violation between Room Definition: Between LCC Component U2-MCU_STM32F091RCT6_64-LQFP (4278mil,3986mil) on Bottom Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
   Violation between Room Definition: Between SMT Small Component R4-R_10K_SMD0603_1%_1/10W (4340.49mil,4298.852mil) on Bottom Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
   Violation between Room Definition: Between SMT Small Component R3-R_10K_SMD0603_1%_1/10W (4016mil,4372mil) on Top Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
   Violation between Room Definition: Between SMT Small Component R2-R_10K_SMD0603_1%_1/10W (3950mil,4408mil) on Top Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
   Violation between Room Definition: Between SMT Small Component L1-CHOKE_100NH_SMD0805 (4636.362mil,3877mil) on Bottom Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
   Violation between Room Definition: Between SMT SIP Component H3-SWDIO_STM32xx (3868mil,4157mil) on Bottom Layer And Room [04] - MCU STM32 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[04] - MCU STM32')) 
Rule Violations :6

Processing Rule : Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE'))
   Violation between Room Definition: Between Component U1-MODULE_BLE_NRF518XX (2648mil,3016mil) on Top Layer And Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE')) 
   Violation between Room Definition: Between SMT Small Component SW1-RESET BLE (2995mil,4218.385mil) on Top Layer And Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE')) 
   Violation between Room Definition: Between SMT Small Component R1-R_10K_SMD0603_1%_1/10W (2699mil,2898mil) on Top Layer And Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE')) 
   Violation between Room Definition: Between Component H2-HEADER2_MALE2_SURFACE_2.54_6.1MM (3461mil,3724.183mil) on Top Layer And Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE')) 
   Violation between Room Definition: Between SMT SIP Component H1-SWDIO_NRF518XX (2692mil,3867mil) on Top Layer And Room [03] - MODULE BLE (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('[03] - MODULE BLE')) 
Rule Violations :5

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (3941mil,3280mil) on Top Overlay And Arc (3894mil,3177mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (3576.643mil,3075mil) on Top Overlay And Arc (3623.643mil,3178mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (7.165mil < 10mil) Between Text "L6" (3640mil,3304mil) on Top Overlay And Arc (3623.643mil,3178mil) on Top Overlay Silk Text to Silk Clearance [7.165mil]
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (3467.359mil,3340mil) on Top Overlay And Arc (3514.359mil,3443mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (1.088mil < 10mil) Between Text "L5" (3620mil,3445mil) on Top Overlay And Arc (3514.359mil,3443mil) on Top Overlay Silk Text to Silk Clearance [1.088mil]
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (3711mil,3502mil) on Top Overlay And Arc (3758mil,3605mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (4047.292mil,3547mil) on Top Overlay And Arc (4000.292mil,3444mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (6.039mil < 10mil) Between Text "+" (3471mil,3807mil) on Top Overlay And Arc (3518mil,3910mil) on Top Overlay Silk Text to Silk Clearance [6.039mil]
   Violation between Silk To Silk Clearance Constraint: (1.622mil < 10mil) Between Text "-" (3580mil,2556mil) on Bottom Overlay And Arc (3550.835mil,2545.85mil) on Bottom Overlay Silk Text to Silk Clearance [1.622mil]
   Violation between Silk To Silk Clearance Constraint: (9.208mil < 10mil) Between Text "R3" (4048mil,4366mil) on Top Overlay And Track (3996mil,4409mil)(4035mil,4409mil) on Top Overlay Silk Text to Silk Clearance [9.208mil]
   Violation between Silk To Silk Clearance Constraint: (8.753mil < 10mil) Between Text "R3" (4048mil,4366mil) on Top Overlay And Track (4035mil,4319.25mil)(4035mil,4371.75mil) on Top Overlay Silk Text to Silk Clearance [8.753mil]
   Violation between Silk To Silk Clearance Constraint: (8.753mil < 10mil) Between Text "R3" (4048mil,4366mil) on Top Overlay And Track (4035mil,4371.75mil)(4035mil,4409mil) on Top Overlay Silk Text to Silk Clearance [8.753mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2712mil,2873mil)(2712mil,2898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.437mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2679mil,2836mil)(2718mil,2836mil) on Top Overlay Silk Text to Silk Clearance [2.437mil]
   Violation between Silk To Silk Clearance Constraint: (5.558mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2679mil,2836mil)(2718mil,2836mil) on Top Overlay Silk Text to Silk Clearance [5.558mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2718mil,2845.25mil)(2718mil,2897.75mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2718mil,2836mil)(2718mil,2845.25mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.558mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2718mil,2836mil)(2718mil,2845.25mil) on Top Overlay Silk Text to Silk Clearance [5.558mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2718mil,2897.75mil)(2718mil,2935mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (3620mil,3445mil) on Top Overlay And Track (3618.359mil,3396mil)(3618.359mil,3489.898mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.369mil < 10mil) Between Text "GND" (3125.497mil,2739.203mil) on Top Overlay And Track (3026.503mil,2852.34mil)(3252.777mil,2626.066mil) on Top Overlay Silk Text to Silk Clearance [5.369mil]
   Violation between Silk To Silk Clearance Constraint: (5.369mil < 10mil) Between Text "VCC" (3054.787mil,2809.914mil) on Top Overlay And Track (3026.503mil,2852.34mil)(3252.777mil,2626.066mil) on Top Overlay Silk Text to Silk Clearance [5.369mil]
   Violation between Silk To Silk Clearance Constraint: (5.369mil < 10mil) Between Text "OUT" (3196.208mil,2668.492mil) on Top Overlay And Track (3026.503mil,2852.34mil)(3252.777mil,2626.066mil) on Top Overlay Silk Text to Silk Clearance [5.369mil]
   Violation between Silk To Silk Clearance Constraint: (7.753mil < 10mil) Between Text "H1" (2655mil,3846mil) on Top Overlay And Track (2667mil,3817mil)(2667mil,3917mil) on Top Overlay Silk Text to Silk Clearance [7.753mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "VCC" (2707mil,3927mil) on Top Overlay And Track (2667mil,3917mil)(2867mil,3917mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "GND" (2757mil,3927mil) on Top Overlay And Track (2667mil,3917mil)(2867mil,3917mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "SWCLK" (2857mil,3927mil) on Top Overlay And Track (2667mil,3917mil)(2867mil,3917mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "SWDIO" (2807mil,3927mil) on Top Overlay And Track (2667mil,3917mil)(2867mil,3917mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (3.753mil < 10mil) Between Text "D3" (4044mil,4470mil) on Top Overlay And Track (4036mil,4475.75mil)(4036mil,4513mil) on Top Overlay Silk Text to Silk Clearance [3.753mil]
   Violation between Silk To Silk Clearance Constraint: (3.753mil < 10mil) Between Text "D3" (4044mil,4470mil) on Top Overlay And Track (4036mil,4423.25mil)(4036mil,4475.75mil) on Top Overlay Silk Text to Silk Clearance [3.753mil]
   Violation between Silk To Silk Clearance Constraint: (4.544mil < 10mil) Between Text "D3" (4044mil,4470mil) on Top Overlay And Track (3997mil,4513mil)(4036mil,4513mil) on Top Overlay Silk Text to Silk Clearance [4.544mil]
   Violation between Silk To Silk Clearance Constraint: (9.753mil < 10mil) Between Text "D3" (4044mil,4470mil) on Top Overlay And Track (4030mil,4451mil)(4030mil,4476mil) on Top Overlay Silk Text to Silk Clearance [9.753mil]
   Violation between Silk To Silk Clearance Constraint: (7.796mil < 10mil) Between Text "D2" (3854mil,4510mil) on Top Overlay And Track (3929mil,4552mil)(3968mil,4552mil) on Top Overlay Silk Text to Silk Clearance [7.796mil]
   Violation between Silk To Silk Clearance Constraint: (4.108mil < 10mil) Between Text "D2" (3854mil,4510mil) on Top Overlay And Track (3929mil,4453mil)(3929mil,4552mil) on Top Overlay Silk Text to Silk Clearance [4.108mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2722mil,2774mil)(2722mil,2799mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.3mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2755mil,2737mil)(2755mil,2836mil) on Top Overlay Silk Text to Silk Clearance [9.3mil]
   Violation between Silk To Silk Clearance Constraint: (3.323mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2716mil,2836mil)(2755mil,2836mil) on Top Overlay Silk Text to Silk Clearance [3.323mil]
   Violation between Silk To Silk Clearance Constraint: (4.437mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2716mil,2836mil)(2755mil,2836mil) on Top Overlay Silk Text to Silk Clearance [4.437mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2716mil,2774.25mil)(2716mil,2826.75mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.323mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Track (2716mil,2826.75mil)(2716mil,2836mil) on Top Overlay Silk Text to Silk Clearance [3.323mil]
   Violation between Silk To Silk Clearance Constraint: (1.763mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2716mil,2826.75mil)(2716mil,2836mil) on Top Overlay Silk Text to Silk Clearance [1.763mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Track (2716mil,2737mil)(2716mil,2774.25mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D4" (3341mil,2286mil) on Top Overlay And Track (3360mil,2230mil)(3360mil,2430mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.266mil < 10mil) Between Text "H4" (3490mil,2176mil) on Top Overlay And Track (3360mil,2230mil)(3560mil,2230mil) on Top Overlay Silk Text to Silk Clearance [8.266mil]
   Violation between Silk To Silk Clearance Constraint: (3.243mil < 10mil) Between Text "V+" (4643.832mil,2836.355mil) on Top Overlay And Track (4601.439mil,2747.179mil)(4729.392mil,2968.8mil) on Top Overlay Silk Text to Silk Clearance [3.243mil]
   Violation between Silk To Silk Clearance Constraint: (3.243mil < 10mil) Between Text "V-" (4693.045mil,2921.594mil) on Top Overlay And Track (4601.439mil,2747.179mil)(4729.392mil,2968.8mil) on Top Overlay Silk Text to Silk Clearance [3.243mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (4516.056mil,2501.851mil) on Top Overlay And Track (4467.677mil,2490.103mil)(4486.828mil,2474.033mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (4516.056mil,2501.851mil) on Top Overlay And Track (4443.833mil,2519.248mil)(4519.671mil,2455.612mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.608mil < 10mil) Between Text "D6" (4516.056mil,2501.851mil) on Top Overlay And Track (4418.764mil,2489.373mil)(4443.833mil,2519.248mil) on Top Overlay Silk Text to Silk Clearance [3.608mil]
   Violation between Silk To Silk Clearance Constraint: (8.425mil < 10mil) Between Text "D5" (4393mil,2428mil) on Top Overlay And Track (4466.068mil,2449.68mil)(4494.603mil,2425.737mil) on Top Overlay Silk Text to Silk Clearance [8.425mil]
   Violation between Silk To Silk Clearance Constraint: (3.45mil < 10mil) Between Text "R6" (4426mil,2663mil) on Top Overlay And Track (4404.361mil,2671.174mil)(4480.199mil,2607.538mil) on Top Overlay Silk Text to Silk Clearance [3.45mil]
   Violation between Silk To Silk Clearance Constraint: (7.511mil < 10mil) Between Text "D4" (3341mil,2286mil) on Top Overlay And Track (3256.306mil,2321.32mil)(3342.043mil,2271.82mil) on Top Overlay Silk Text to Silk Clearance [7.511mil]
   Violation between Silk To Silk Clearance Constraint: (9.785mil < 10mil) Between Text "R16" (3193mil,3861mil) on Bottom Overlay And Track (3193mil,3975mil)(3232mil,3975mil) on Bottom Overlay Silk Text to Silk Clearance [9.785mil]
   Violation between Silk To Silk Clearance Constraint: (9.952mil < 10mil) Between Text "R16" (3193mil,3861mil) on Bottom Overlay And Track (3232mil,3975mil)(3232mil,4012.25mil) on Bottom Overlay Silk Text to Silk Clearance [9.952mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3386mil,4140mil)(3386mil,4165mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3360mil,4140mil)(3360mil,4165mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.753mil < 10mil) Between Text "R15" (3347mil,4215mil) on Bottom Overlay And Track (3354mil,4202mil)(3393mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [8.753mil]
   Violation between Silk To Silk Clearance Constraint: (1.094mil < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3393mil,4103mil)(3393mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [1.094mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3354mil,4103mil)(3393mil,4103mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3354mil,4112.25mil)(3354mil,4164.75mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3354mil,4103mil)(3354mil,4112.25mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3354mil,4164.75mil)(3354mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.753mil < 10mil) Between Text "R15" (3347mil,4215mil) on Bottom Overlay And Track (3354mil,4164.75mil)(3354mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [8.753mil]
   Violation between Silk To Silk Clearance Constraint: (7.753mil < 10mil) Between Text "R18" (3165mil,4212mil) on Bottom Overlay And Track (3170mil,4200mil)(3209mil,4200mil) on Bottom Overlay Silk Text to Silk Clearance [7.753mil]
   Violation between Silk To Silk Clearance Constraint: (8.622mil < 10mil) Between Text "R18" (3165mil,4212mil) on Bottom Overlay And Track (3209mil,4101mil)(3209mil,4200mil) on Bottom Overlay Silk Text to Silk Clearance [8.622mil]
   Violation between Silk To Silk Clearance Constraint: (7.753mil < 10mil) Between Text "R18" (3165mil,4212mil) on Bottom Overlay And Track (3170mil,4162.75mil)(3170mil,4200mil) on Bottom Overlay Silk Text to Silk Clearance [7.753mil]
   Violation between Silk To Silk Clearance Constraint: (3.753mil < 10mil) Between Text "R17" (3113.98mil,4210mil) on Bottom Overlay And Track (3115.99mil,4103mil)(3115.99mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [3.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.902mil < 10mil) Between Text "R18" (3165mil,4212mil) on Bottom Overlay And Track (3115.99mil,4202mil)(3154.99mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [9.902mil]
   Violation between Silk To Silk Clearance Constraint: (3.753mil < 10mil) Between Text "R17" (3113.98mil,4210mil) on Bottom Overlay And Track (3115.99mil,4202mil)(3154.99mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [3.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.902mil < 10mil) Between Text "R18" (3165mil,4212mil) on Bottom Overlay And Track (3154.99mil,4192.75mil)(3154.99mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [9.902mil]
   Violation between Silk To Silk Clearance Constraint: (3.862mil < 10mil) Between Text "R17" (3113.98mil,4210mil) on Bottom Overlay And Track (3154.99mil,4192.75mil)(3154.99mil,4202mil) on Bottom Overlay Silk Text to Silk Clearance [3.862mil]
   Violation between Silk To Silk Clearance Constraint: (6.951mil < 10mil) Between Text "R15" (3347mil,4215mil) on Bottom Overlay And Track (3315.836mil,4211.192mil)(3333.553mil,4211.192mil) on Bottom Overlay Silk Text to Silk Clearance [6.951mil]
   Violation between Silk To Silk Clearance Constraint: (6.935mil < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Track (3333.553mil,4153.121mil)(3333.553mil,4211.192mil) on Bottom Overlay Silk Text to Silk Clearance [6.935mil]
   Violation between Silk To Silk Clearance Constraint: (6.951mil < 10mil) Between Text "R15" (3347mil,4215mil) on Bottom Overlay And Track (3333.553mil,4153.121mil)(3333.553mil,4211.192mil) on Bottom Overlay Silk Text to Silk Clearance [6.951mil]
   Violation between Silk To Silk Clearance Constraint: (5.92mil < 10mil) Between Text "R4" (4360mil,4431mil) on Bottom Overlay And Track (4320.49mil,4261.852mil)(4320.49mil,4360.852mil) on Bottom Overlay Silk Text to Silk Clearance [5.92mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (4360mil,4431mil) on Bottom Overlay And Track (4320.49mil,4360.852mil)(4359.49mil,4360.852mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.92mil < 10mil) Between Text "R4" (4360mil,4431mil) on Bottom Overlay And Track (4359.49mil,4351.602mil)(4359.49mil,4360.852mil) on Bottom Overlay Silk Text to Silk Clearance [5.92mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (3917mil,4037mil) on Bottom Overlay And Track (3913mil,3932mil)(3913mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.652mil < 10mil) Between Text "NRST" (3818mil,3942mil) on Bottom Overlay And Track (3823mil,3932mil)(3913mil,3932mil) on Bottom Overlay Silk Text to Silk Clearance [7.652mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "NRST" (3818mil,3942mil) on Bottom Overlay And Track (3823mil,3932mil)(3823mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "SWDIO" (3818mil,4042mil) on Bottom Overlay And Track (3823mil,3932mil)(3823mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "GND" (3818mil,4092mil) on Bottom Overlay And Track (3823mil,3932mil)(3823mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "VCC" (3818mil,4142mil) on Bottom Overlay And Track (3823mil,3932mil)(3823mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "SWCLK" (3818mil,3992mil) on Bottom Overlay And Track (3823mil,3932mil)(3823mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (7.661mil < 10mil) Between Text "VCC" (3818mil,4142mil) on Bottom Overlay And Track (3823mil,4182mil)(3913mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [7.661mil]
   Violation between Silk To Silk Clearance Constraint: (2.14mil < 10mil) Between Text "C9" (4512mil,3664mil) on Bottom Overlay And Track (4405.75mil,3704mil)(4443mil,3704mil) on Bottom Overlay Silk Text to Silk Clearance [2.14mil]
   Violation between Silk To Silk Clearance Constraint: (1.423mil < 10mil) Between Text "C9" (4512mil,3664mil) on Bottom Overlay And Track (4344mil,3665mil)(4443mil,3665mil) on Bottom Overlay Silk Text to Silk Clearance [1.423mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (4512mil,3664mil) on Bottom Overlay And Track (4443mil,3665mil)(4443mil,3704mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.108mil < 10mil) Between Text "C7" (4264mil,3668mil) on Bottom Overlay And Track (4148.75mil,3708mil)(4186mil,3708mil) on Bottom Overlay Silk Text to Silk Clearance [7.108mil]
   Violation between Silk To Silk Clearance Constraint: (7.108mil < 10mil) Between Text "C7" (4264mil,3668mil) on Bottom Overlay And Track (4186mil,3669mil)(4186mil,3708mil) on Bottom Overlay Silk Text to Silk Clearance [7.108mil]
   Violation between Silk To Silk Clearance Constraint: (6.108mil < 10mil) Between Text "C4" (3917mil,4037mil) on Bottom Overlay And Track (3919mil,4114mil)(3958mil,4114mil) on Bottom Overlay Silk Text to Silk Clearance [6.108mil]
   Violation between Silk To Silk Clearance Constraint: (0.009mil < 10mil) Between Text "C6" (4541mil,4265mil) on Bottom Overlay And Track (4463.75mil,4267mil)(4473mil,4267mil) on Bottom Overlay Silk Text to Silk Clearance [0.009mil]
   Violation between Silk To Silk Clearance Constraint: (7.583mil < 10mil) Between Text "C6" (4541mil,4265mil) on Bottom Overlay And Track (4411.25mil,4267mil)(4463.75mil,4267mil) on Bottom Overlay Silk Text to Silk Clearance [7.583mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (4541mil,4265mil) on Bottom Overlay And Track (4473mil,4267mil)(4473mil,4306mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (4541mil,4265mil) on Bottom Overlay And Track (4374mil,4306mil)(4473mil,4306mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.785mil < 10mil) Between Text "C12" (3664mil,2458mil) on Bottom Overlay And Track (3553mil,2447mil)(3553mil,2506mil) on Bottom Overlay Silk Text to Silk Clearance [6.785mil]
   Violation between Silk To Silk Clearance Constraint: (7.766mil < 10mil) Between Text "C13" (3357mil,2445mil) on Bottom Overlay And Track (3409mil,2447mil)(3409mil,2506mil) on Bottom Overlay Silk Text to Silk Clearance [7.766mil]
   Violation between Silk To Silk Clearance Constraint: (8.883mil < 10mil) Between Text "C13" (3357mil,2445mil) on Bottom Overlay And Track (3409mil,2447mil)(3553mil,2447mil) on Bottom Overlay Silk Text to Silk Clearance [8.883mil]
   Violation between Silk To Silk Clearance Constraint: (7.292mil < 10mil) Between Text "+" (3810mil,2349mil) on Bottom Overlay And Track (3681mil,2343mil)(3825mil,2343mil) on Bottom Overlay Silk Text to Silk Clearance [7.292mil]
   Violation between Silk To Silk Clearance Constraint: (8.785mil < 10mil) Between Text "C13" (3357mil,2445mil) on Bottom Overlay And Track (3358mil,2558mil)(3397mil,2558mil) on Bottom Overlay Silk Text to Silk Clearance [8.785mil]
   Violation between Silk To Silk Clearance Constraint: (8.292mil < 10mil) Between Text "+" (3582mil,2664mil) on Bottom Overlay And Track (3589mil,2537mil)(3589mil,2681mil) on Bottom Overlay Silk Text to Silk Clearance [8.292mil]
   Violation between Silk To Silk Clearance Constraint: (4.593mil < 10mil) Between Text "R8" (4585mil,3005mil) on Bottom Overlay And Track (4519.014mil,3041.68mil)(4538.514mil,3075.454mil) on Bottom Overlay Silk Text to Silk Clearance [4.593mil]
   Violation between Silk To Silk Clearance Constraint: (7.61mil < 10mil) Between Text "R8" (4585mil,3005mil) on Bottom Overlay And Track (4433.278mil,3091.18mil)(4519.014mil,3041.68mil) on Bottom Overlay Silk Text to Silk Clearance [7.61mil]
   Violation between Silk To Silk Clearance Constraint: (5.87mil < 10mil) Between Text "R8" (4585mil,3005mil) on Bottom Overlay And Track (4506.255mil,3094.079mil)(4538.514mil,3075.454mil) on Bottom Overlay Silk Text to Silk Clearance [5.87mil]
   Violation between Silk To Silk Clearance Constraint: (8.785mil < 10mil) Between Text "C17" (3938mil,2394mil) on Bottom Overlay And Track (3825mil,2381mil)(3825mil,2440mil) on Bottom Overlay Silk Text to Silk Clearance [8.785mil]
   Violation between Silk To Silk Clearance Constraint: (3.302mil < 10mil) Between Text "+" (3810mil,2349mil) on Bottom Overlay And Track (3681mil,2381mil)(3825mil,2381mil) on Bottom Overlay Silk Text to Silk Clearance [3.302mil]
   Violation between Silk To Silk Clearance Constraint: (8.292mil < 10mil) Between Text "+" (4493mil,3321mil) on Bottom Overlay And Track (4486mil,3304mil)(4486mil,3448mil) on Bottom Overlay Silk Text to Silk Clearance [8.292mil]
   Violation between Silk To Silk Clearance Constraint: (7.108mil < 10mil) Between Text "R9" (4049mil,3328mil) on Bottom Overlay And Track (3971mil,3328mil)(3971mil,3367mil) on Bottom Overlay Silk Text to Silk Clearance [7.108mil]
   Violation between Silk To Silk Clearance Constraint: (9.057mil < 10mil) Between Text "R9" (4049mil,3328mil) on Bottom Overlay And Track (3872mil,3328mil)(3971mil,3328mil) on Bottom Overlay Silk Text to Silk Clearance [9.057mil]
   Violation between Silk To Silk Clearance Constraint: (8.663mil < 10mil) Between Text "R9" (4049mil,3328mil) on Bottom Overlay And Track (3933.75mil,3367mil)(3971mil,3367mil) on Bottom Overlay Silk Text to Silk Clearance [8.663mil]
   Violation between Silk To Silk Clearance Constraint: (7.785mil < 10mil) Between Text "R13" (4082mil,3255mil) on Bottom Overlay And Track (3970mil,3247mil)(3970mil,3286mil) on Bottom Overlay Silk Text to Silk Clearance [7.785mil]
   Violation between Silk To Silk Clearance Constraint: (7.785mil < 10mil) Between Text "R13" (4082mil,3255mil) on Bottom Overlay And Track (3932.75mil,3286mil)(3970mil,3286mil) on Bottom Overlay Silk Text to Silk Clearance [7.785mil]
   Violation between Silk To Silk Clearance Constraint: (9.785mil < 10mil) Between Text "R12" (3793mil,3235mil) on Bottom Overlay And Track (3679mil,3238mil)(3679mil,3277mil) on Bottom Overlay Silk Text to Silk Clearance [9.785mil]
   Violation between Silk To Silk Clearance Constraint: (7.779mil < 10mil) Between Text "R11" (3772mil,3328mil) on Bottom Overlay And Track (3581mil,3368mil)(3680mil,3368mil) on Bottom Overlay Silk Text to Silk Clearance [7.779mil]
   Violation between Silk To Silk Clearance Constraint: (1.336mil < 10mil) Between Text "R11" (3772mil,3328mil) on Bottom Overlay And Track (3680mil,3329mil)(3680mil,3368mil) on Bottom Overlay Silk Text to Silk Clearance [1.336mil]
   Violation between Silk To Silk Clearance Constraint: (1.336mil < 10mil) Between Text "R11" (3772mil,3328mil) on Bottom Overlay And Track (3670.75mil,3329mil)(3680mil,3329mil) on Bottom Overlay Silk Text to Silk Clearance [1.336mil]
   Violation between Silk To Silk Clearance Constraint: (9.753mil < 10mil) Between Text "R10" (3718mil,3440mil) on Bottom Overlay And Track (3811mil,3454mil)(3811mil,3493mil) on Bottom Overlay Silk Text to Silk Clearance [9.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.753mil < 10mil) Between Text "R10" (3718mil,3440mil) on Bottom Overlay And Track (3749.25mil,3454mil)(3801.75mil,3454mil) on Bottom Overlay Silk Text to Silk Clearance [9.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.753mil < 10mil) Between Text "R10" (3718mil,3440mil) on Bottom Overlay And Track (3801.75mil,3454mil)(3811mil,3454mil) on Bottom Overlay Silk Text to Silk Clearance [9.753mil]
   Violation between Silk To Silk Clearance Constraint: (9.753mil < 10mil) Between Text "R10" (3718mil,3440mil) on Bottom Overlay And Track (3712mil,3454mil)(3749.25mil,3454mil) on Bottom Overlay Silk Text to Silk Clearance [9.753mil]
   Violation between Silk To Silk Clearance Constraint: (7.519mil < 10mil) Between Text "R16" (3193mil,3861mil) on Bottom Overlay And Text "C19" (3139mil,3859mil) on Bottom Overlay Silk Text to Silk Clearance [7.519mil]
   Violation between Silk To Silk Clearance Constraint: (4.538mil < 10mil) Between Text "R17" (3113.98mil,4210mil) on Bottom Overlay And Text "R18" (3165mil,4212mil) on Bottom Overlay Silk Text to Silk Clearance [4.538mil]
   Violation between Silk To Silk Clearance Constraint: (1.871mil < 10mil) Between Text "C4" (3917mil,4037mil) on Bottom Overlay And Text "C8" (3965.352mil,4030mil) on Bottom Overlay Silk Text to Silk Clearance [1.871mil]
Rule Violations :123

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-36(2648mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-35(2698mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-34(2748mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-33(2798mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-32(2848mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-31(2898mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-30(2948mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-29(2998mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-28(3048mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-27(3098mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-26(3148mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3696mil)(3228mil,3696mil) on Top Overlay And Pad U1-25(3198mil,3746mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-12(3198mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-11(3148mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-10(3098mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-9(3048mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-8(2998mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-7(2948mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L2" (2823mil,2966mil) on Top Overlay And Pad U1-6(2898mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-6(2898mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "L2" (2823mil,2966mil) on Top Overlay And Pad U1-5(2848mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-5(2848mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.253mil < 10mil) Between Text "L2" (2823mil,2966mil) on Top Overlay And Pad U1-4(2798mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-4(2798mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-3(2748mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-2(2698mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (2598mil,3086mil)(3228mil,3086mil) on Top Overlay And Pad U1-1(2648mil,3036mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3093.288mil,4277.075mil)(3125.108mil,4245.256mil) on Top Overlay And Pad SW1-1(3092.436mil,4315.821mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (3021.87mil,4348.493mil)(3053.69mil,4316.673mil) on Top Overlay And Pad SW1-1(3092.436mil,4315.821mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2936.31mil,4120.098mil)(2968.13mil,4088.278mil) on Top Overlay And Pad SW1-2(2897.564mil,4120.949mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Track (2864.892mil,4191.515mil)(2896.712mil,4159.695mil) on Top Overlay And Pad SW1-2(2897.564mil,4120.949mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4029mil,4347mil)(4029mil,4372mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4003mil,4347mil)(4003mil,4372mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.433mil < 10mil) Between Track (4036mil,4414mil)(4036mil,4423.25mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.159mil < 10mil) Between Track (3997mil,4414mil)(3997mil,4513mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3996mil,4310mil)(3996mil,4409mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4035mil,4371.75mil)(4035mil,4409mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4035mil,4319.25mil)(4035mil,4371.75mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3997mil,4414mil)(4036mil,4414mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3996mil,4409mil)(4035mil,4409mil) on Top Overlay And Pad R3-2(4016mil,4392mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4029mil,4347mil)(4029mil,4372mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4003mil,4347mil)(4003mil,4372mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3996mil,4310mil)(3996mil,4409mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4035mil,4310mil)(4035mil,4319.25mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4035mil,4319.25mil)(4035mil,4371.75mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3996mil,4310mil)(4035mil,4310mil) on Top Overlay And Pad R3-1(4016mil,4327mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.012mil < 10mil) Between Track (3968mil,4453mil)(3968mil,4462.25mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (3929mil,4453mil)(3968mil,4453mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3969mil,4407.75mil)(3969mil,4445mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3930mil,4445mil)(3969mil,4445mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3969mil,4355.25mil)(3969mil,4407.75mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3930mil,4346mil)(3930mil,4445mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3963mil,4383mil)(3963mil,4408mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3937mil,4383mil)(3937mil,4408mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.595mil < 10mil) Between Track (3929mil,4453mil)(3929mil,4552mil) on Top Overlay And Pad R2-2(3950mil,4428mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3969mil,4346mil)(3969mil,4355.25mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3930mil,4346mil)(3969mil,4346mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3969mil,4355.25mil)(3969mil,4407.75mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3930mil,4346mil)(3930mil,4445mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3963mil,4383mil)(3963mil,4408mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3937mil,4383mil)(3937mil,4408mil) on Top Overlay And Pad R2-1(3950mil,4363mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2718mil,2897.75mil)(2718mil,2935mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2679mil,2935mil)(2718mil,2935mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (2718mil,2845.25mil)(2718mil,2897.75mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2712mil,2873mil)(2712mil,2898mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2686mil,2873mil)(2686mil,2898mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2679mil,2836mil)(2679mil,2935mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.753mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Pad R1-2(2699mil,2918mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2716mil,2826.75mil)(2716mil,2836mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2718mil,2836mil)(2718mil,2845.25mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2679mil,2836mil)(2718mil,2836mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2718mil,2845.25mil)(2718mil,2897.75mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2712mil,2873mil)(2712mil,2898mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2686mil,2873mil)(2686mil,2898mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2679mil,2836mil)(2679mil,2935mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2716mil,2836mil)(2755mil,2836mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.979mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Pad R1-1(2699mil,2853mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Track (2667mil,3817mil)(2667mil,3917mil) on Top Overlay And Pad H1-1(2692mil,3867mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.22mil < 10mil) Between Track (2867mil,3817mil)(2867mil,3917mil) on Top Overlay And Pad H1-4(2842mil,3867mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4004mil,4451mil)(4004mil,4476mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4030mil,4451mil)(4030mil,4476mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4036mil,4423.25mil)(4036mil,4475.75mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4036mil,4414mil)(4036mil,4423.25mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3997mil,4414mil)(3997mil,4513mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.826mil < 10mil) Between Track (3996mil,4310mil)(3996mil,4409mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.018mil < 10mil) Between Track (4035mil,4371.75mil)(4035mil,4409mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3997mil,4414mil)(4036mil,4414mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Track (3996mil,4409mil)(4035mil,4409mil) on Top Overlay And Pad D3-1(4017mil,4431mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4004mil,4451mil)(4004mil,4476mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4030mil,4451mil)(4030mil,4476mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4036mil,4423.25mil)(4036mil,4475.75mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3997mil,4414mil)(3997mil,4513mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4036mil,4475.75mil)(4036mil,4513mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3997mil,4513mil)(4036mil,4513mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.253mil < 10mil) Between Text "D3" (4044mil,4470mil) on Top Overlay And Pad D3-2(4017mil,4496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.253mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3968mil,4514.75mil)(3968mil,4552mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3929mil,4552mil)(3968mil,4552mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3962mil,4490mil)(3962mil,4515mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3936mil,4490mil)(3936mil,4515mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3968mil,4462.25mil)(3968mil,4514.75mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3929mil,4453mil)(3929mil,4552mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.608mil < 10mil) Between Text "D2" (3854mil,4510mil) on Top Overlay And Pad D2-2(3949mil,4535mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3968mil,4453mil)(3968mil,4462.25mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3929mil,4453mil)(3968mil,4453mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.308mil < 10mil) Between Track (3969mil,4407.75mil)(3969mil,4445mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.308mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Track (3930mil,4445mil)(3969mil,4445mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3962mil,4490mil)(3962mil,4515mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3936mil,4490mil)(3936mil,4515mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3968mil,4462.25mil)(3968mil,4514.75mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.112mil < 10mil) Between Track (3930mil,4346mil)(3930mil,4445mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3929mil,4453mil)(3929mil,4552mil) on Top Overlay And Pad D2-1(3949mil,4470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2716mil,2737mil)(2716mil,2774.25mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (2716mil,2774.25mil)(2716mil,2826.75mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2755mil,2737mil)(2755mil,2836mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2722mil,2774mil)(2722mil,2799mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2748mil,2774mil)(2748mil,2799mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2716mil,2737mil)(2755mil,2737mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.753mil < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Pad D1-2(2735mil,2754mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2716mil,2826.75mil)(2716mil,2836mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2718mil,2836mil)(2718mil,2845.25mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2679mil,2836mil)(2718mil,2836mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2716mil,2774.25mil)(2716mil,2826.75mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2755mil,2737mil)(2755mil,2836mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2722mil,2774mil)(2722mil,2799mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2748mil,2774mil)(2748mil,2799mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2716mil,2836mil)(2755mil,2836mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.745mil < 10mil) Between Text "D1" (2713mil,2896mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R1" (2722.01mil,2774mil) on Top Overlay And Pad D1-1(2735mil,2819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4450.965mil,2470.186mil)(4470.116mil,2454.116mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4494.603mil,2425.737mil)(4519.671mil,2455.612mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4425.85mil,2483.427mil)(4466.068mil,2449.68mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4466.068mil,2449.68mil)(4494.603mil,2425.737mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4467.677mil,2490.103mil)(4486.828mil,2474.033mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4443.833mil,2519.248mil)(4519.671mil,2455.612mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D6" (4516.056mil,2501.851mil) on Top Overlay And Pad D5-2(4493.793mil,2451.219mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4450.965mil,2470.186mil)(4470.116mil,2454.116mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4418.764mil,2489.373mil)(4425.85mil,2483.427mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4418.764mil,2489.373mil)(4443.833mil,2519.248mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4425.85mil,2483.427mil)(4466.068mil,2449.68mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4467.677mil,2490.103mil)(4486.828mil,2474.033mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4443.833mil,2519.248mil)(4519.671mil,2455.612mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D6" (4516.056mil,2501.851mil) on Top Overlay And Pad D5-1(4444mil,2493mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4498.021mil,2545.037mil)(4517.172mil,2528.967mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4465.82mil,2564.223mil)(4472.906mil,2558.278mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4514.733mil,2564.954mil)(4533.884mil,2548.884mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4472.906mil,2558.278mil)(4513.123mil,2524.531mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4465.82mil,2564.223mil)(4490.889mil,2594.099mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4490.889mil,2594.099mil)(4566.727mil,2530.463mil) on Top Overlay And Pad D6-1(4491.056mil,2567.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4498.021mil,2545.037mil)(4517.172mil,2528.967mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4513.123mil,2524.531mil)(4541.658mil,2500.587mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4514.733mil,2564.954mil)(4533.884mil,2548.884mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4472.906mil,2558.278mil)(4513.123mil,2524.531mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4541.658mil,2500.587mil)(4566.727mil,2530.463mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4490.889mil,2594.099mil)(4566.727mil,2530.463mil) on Top Overlay And Pad D6-2(4540.849mil,2526.07mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4370.275mil,2531.462mil)(4398.81mil,2507.518mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4355.172mil,2551.967mil)(4374.323mil,2535.897mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4330.057mil,2565.208mil)(4370.275mil,2531.462mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4371.884mil,2571.884mil)(4391.035mil,2555.814mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4398.81mil,2507.518mil)(4423.878mil,2537.394mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4348.04mil,2601.03mil)(4423.878mil,2537.394mil) on Top Overlay And Pad R7-2(4398mil,2533mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4355.172mil,2551.967mil)(4374.323mil,2535.897mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4322.971mil,2571.154mil)(4330.057mil,2565.208mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4322.971mil,2571.154mil)(4348.04mil,2601.03mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4330.057mil,2565.208mil)(4370.275mil,2531.462mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4371.884mil,2571.884mil)(4391.035mil,2555.814mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4348.04mil,2601.03mil)(4423.878mil,2537.394mil) on Top Overlay And Pad R7-1(4348.207mil,2574.781mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4426.596mil,2601.606mil)(4455.131mil,2577.662mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411.493mil,2622.111mil)(4430.644mil,2606.041mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4428.205mil,2642.028mil)(4447.356mil,2625.959mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4386.378mil,2635.352mil)(4426.596mil,2601.606mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4455.131mil,2577.662mil)(4480.199mil,2607.538mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4404.361mil,2671.174mil)(4480.199mil,2607.538mil) on Top Overlay And Pad R6-2(4454.321mil,2603.144mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411.493mil,2622.111mil)(4430.644mil,2606.041mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4379.292mil,2641.298mil)(4386.378mil,2635.352mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4428.205mil,2642.028mil)(4447.356mil,2625.959mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4386.378mil,2635.352mil)(4426.596mil,2601.606mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4379.292mil,2641.298mil)(4404.361mil,2671.174mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4404.361mil,2671.174mil)(4480.199mil,2607.538mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.95mil < 10mil) Between Text "R6" (4426mil,2663mil) on Top Overlay And Pad R6-1(4404.528mil,2644.925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3236.807mil,2287.546mil)(3244.817mil,2282.921mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3284.849mil,2296.758mil)(3306.5mil,2284.258mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3236.807mil,2287.546mil)(3256.306mil,2321.32mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3271.849mil,2274.242mil)(3293.5mil,2261.742mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3244.817mil,2282.921mil)(3290.284mil,2256.671mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3256.306mil,2321.32mil)(3342.043mil,2271.82mil) on Top Overlay And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3284.849mil,2296.758mil)(3306.5mil,2284.258mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3322.543mil,2238.046mil)(3342.043mil,2271.82mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3290.284mil,2256.671mil)(3322.543mil,2238.046mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3271.849mil,2274.242mil)(3293.5mil,2261.742mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3244.817mil,2282.921mil)(3290.284mil,2256.671mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3256.306mil,2321.32mil)(3342.043mil,2271.82mil) on Top Overlay And Pad D4-2(3317.32mil,2263mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3157.457mil,2375.954mil)(3189.716mil,2357.329mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3137.957mil,2342.18mil)(3157.457mil,2375.954mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3173.5mil,2329.742mil)(3195.151mil,2317.242mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3189.716mil,2357.329mil)(3235.183mil,2331.079mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3186.5mil,2352.258mil)(3208.151mil,2339.758mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3137.957mil,2342.18mil)(3223.694mil,2292.68mil) on Top Overlay And Pad R5-2(3162.68mil,2351mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3235.183mil,2331.079mil)(3243.194mil,2326.454mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3173.5mil,2329.742mil)(3195.151mil,2317.242mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3223.694mil,2292.68mil)(3243.194mil,2326.454mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3189.716mil,2357.329mil)(3235.183mil,2331.079mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3186.5mil,2352.258mil)(3208.151mil,2339.758mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3137.957mil,2342.18mil)(3223.694mil,2292.68mil) on Top Overlay And Pad R5-1(3218.971mil,2318.5mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Track (3559mil,2731mil)(3559mil,3031mil) on Top Overlay And Pad J3-2(3609mil,2881mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Track (3659mil,2731mil)(3659mil,3031mil) on Top Overlay And Pad J3-2(3609mil,2881mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3559mil,2731mil)(3559mil,3031mil) on Top Overlay And Pad J3-1(3609mil,2981mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3659mil,2731mil)(3659mil,3031mil) on Top Overlay And Pad J3-1(3609mil,2981mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.13mil < 10mil) Between Track (3559mil,3031mil)(3659mil,3031mil) on Top Overlay And Pad J3-1(3609mil,2981mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Track (3559mil,2731mil)(3559mil,3031mil) on Top Overlay And Pad J3-3(3609mil,2781mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Track (3659mil,2731mil)(3659mil,3031mil) on Top Overlay And Pad J3-3(3609mil,2781mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Track (3559mil,2731mil)(3659mil,2731mil) on Top Overlay And Pad J3-3(3609mil,2781mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C15" (3653mil,2703mil) on Bottom Overlay And Pad J3-3(3609mil,2781mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.894mil < 10mil) Between Track (3924.181mil,2034.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-(3894.181mil,2089.433mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.894mil < 10mil) Between Track (3924.181mil,2034.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-(3894.181mil,2225.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.067mil < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-(3894.181mil,2225.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.067mil < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-(3612.685mil,2225.26mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [2.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3141mil,3974mil)(3180mil,3974mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3141mil,3974mil)(3141mil,3983.25mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3173mil,4011mil)(3173mil,4036mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3147mil,4011mil)(3147mil,4036mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3180mil,3974mil)(3180mil,4073mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3141mil,3983.25mil)(3141mil,4035.75mil) on Bottom Overlay And Pad C19-1(3160mil,3991mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3173mil,4011mil)(3173mil,4036mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3147mil,4011mil)(3147mil,4036mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3141mil,4073mil)(3180mil,4073mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3141mil,4035.75mil)(3141mil,4073mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3180mil,3974mil)(3180mil,4073mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3141mil,3983.25mil)(3141mil,4035.75mil) on Bottom Overlay And Pad C19-2(3160mil,4056mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3232mil,4012.25mil)(3232mil,4064.75mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3226mil,4012mil)(3226mil,4037mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3193mil,3975mil)(3193mil,4074mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3232mil,3975mil)(3232mil,4012.25mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3193mil,3975mil)(3232mil,3975mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3200mil,4012mil)(3200mil,4037mil) on Bottom Overlay And Pad R16-2(3213mil,3992mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3232mil,4064.75mil)(3232mil,4074mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3232mil,4012.25mil)(3232mil,4064.75mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3226mil,4012mil)(3226mil,4037mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3193mil,3975mil)(3193mil,4074mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3193mil,4074mil)(3232mil,4074mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3200mil,4012mil)(3200mil,4037mil) on Bottom Overlay And Pad R16-1(3213mil,4057mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3354mil,4164.75mil)(3354mil,4202mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3354mil,4112.25mil)(3354mil,4164.75mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3386mil,4140mil)(3386mil,4165mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3393mil,4103mil)(3393mil,4202mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3354mil,4202mil)(3393mil,4202mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3360mil,4140mil)(3360mil,4165mil) on Bottom Overlay And Pad R15-2(3373mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3354mil,4103mil)(3354mil,4112.25mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3354mil,4112.25mil)(3354mil,4164.75mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3386mil,4140mil)(3386mil,4165mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3393mil,4103mil)(3393mil,4202mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3354mil,4103mil)(3393mil,4103mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3360mil,4140mil)(3360mil,4165mil) on Bottom Overlay And Pad R15-1(3373mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3170mil,4162.75mil)(3170mil,4200mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3170mil,4110.25mil)(3170mil,4162.75mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3176mil,4138mil)(3176mil,4163mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3202mil,4138mil)(3202mil,4163mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3209mil,4101mil)(3209mil,4200mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3170mil,4200mil)(3209mil,4200mil) on Bottom Overlay And Pad R18-2(3189mil,4183mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3170mil,4101mil)(3170mil,4110.25mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3170mil,4110.25mil)(3170mil,4162.75mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3176mil,4138mil)(3176mil,4163mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3202mil,4138mil)(3202mil,4163mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3209mil,4101mil)(3209mil,4200mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3170mil,4101mil)(3209mil,4101mil) on Bottom Overlay And Pad R18-1(3189mil,4118mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3154.99mil,4103mil)(3154.99mil,4140.25mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3154.99mil,4140.25mil)(3154.99mil,4192.75mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3148.99mil,4140mil)(3148.99mil,4165mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3122.99mil,4140mil)(3122.99mil,4165mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3115.99mil,4103mil)(3115.99mil,4202mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3115.99mil,4103mil)(3154.99mil,4103mil) on Bottom Overlay And Pad R17-2(3135.99mil,4120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3154.99mil,4192.75mil)(3154.99mil,4202mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3154.99mil,4140.25mil)(3154.99mil,4192.75mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3148.99mil,4140mil)(3148.99mil,4165mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3122.99mil,4140mil)(3122.99mil,4165mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3115.99mil,4103mil)(3115.99mil,4202mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3115.99mil,4202mil)(3154.99mil,4202mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.753mil < 10mil) Between Text "R17" (3113.98mil,4210mil) on Bottom Overlay And Pad R17-1(3135.99mil,4185mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.935mil < 10mil) Between Text "Q4" (3347.672mil,4101mil) on Bottom Overlay And Pad Q3-1(3319.773mil,4118.672mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.792mil < 10mil) Between Text "Q3" (3316.372mil,4241.932mil) on Bottom Overlay And Pad Q3-3(3282.372mil,4211.192mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-1(4502.409mil,4133.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-2(4502.409mil,4113.953mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-3(4502.409mil,4094.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-4(4502.409mil,4074.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-5(4502.409mil,4054.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-6(4502.409mil,4035.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-7(4502.409mil,4015.528mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-8(4502.409mil,3995.843mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-9(4502.409mil,3976.157mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-10(4502.409mil,3956.472mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-11(4502.409mil,3936.787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-12(4502.409mil,3917.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-13(4502.409mil,3897.417mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-14(4502.409mil,3877.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-15(4502.409mil,3858.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4459.102mil,3804.898mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-16(4502.409mil,3838.362mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-17(4425.638mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-18(4405.953mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-19(4386.268mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-20(4366.583mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-21(4346.898mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-22(4327.212mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-23(4307.528mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-24(4287.842mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-25(4268.157mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-26(4248.472mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-27(4228.787mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-28(4209.102mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-29(4189.417mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-30(4169.732mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-31(4150.047mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4459.102mil,3804.898mil) on Bottom Overlay And Pad U2-32(4130.362mil,3761.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-33(4053.59mil,3838.362mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-34(4053.59mil,3858.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-35(4053.59mil,3877.732mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-36(4053.59mil,3897.417mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-37(4053.59mil,3917.102mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-38(4053.59mil,3936.787mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-39(4053.59mil,3956.472mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-40(4053.59mil,3976.157mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-41(4053.59mil,3995.843mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-42(4053.59mil,4015.528mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-43(4053.59mil,4035.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Text "C8" (3965.352mil,4030mil) on Bottom Overlay And Pad U2-43(4053.59mil,4035.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-44(4053.59mil,4054.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Text "C8" (3965.352mil,4030mil) on Bottom Overlay And Pad U2-44(4053.59mil,4054.898mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Text "C8" (3965.352mil,4030mil) on Bottom Overlay And Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.571mil < 10mil) Between Text "C8" (3965.352mil,4030mil) on Bottom Overlay And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-47(4053.59mil,4113.953mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,3804.898mil)(4096.898mil,4167.102mil) on Bottom Overlay And Pad U2-48(4053.59mil,4133.638mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-49(4130.362mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-50(4150.047mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-51(4169.732mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-52(4189.417mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-53(4209.102mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-54(4228.787mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-55(4248.472mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-56(4268.157mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-57(4287.842mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-58(4307.528mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-59(4327.212mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-60(4346.898mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-61(4366.583mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-62(4386.268mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-63(4405.953mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (4096.898mil,4167.102mil)(4459.102mil,4167.102mil) on Bottom Overlay And Pad U2-64(4425.638mil,4210.409mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4359.49mil,4261.852mil)(4359.49mil,4299.102mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4359.49mil,4299.102mil)(4359.49mil,4351.602mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4353.49mil,4298.852mil)(4353.49mil,4323.852mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4327.49mil,4298.852mil)(4327.49mil,4323.852mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4320.49mil,4261.852mil)(4359.49mil,4261.852mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4320.49mil,4261.852mil)(4320.49mil,4360.852mil) on Bottom Overlay And Pad R4-2(4340.49mil,4278.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4359.49mil,4351.602mil)(4359.49mil,4360.852mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4359.49mil,4299.102mil)(4359.49mil,4351.602mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4353.49mil,4298.852mil)(4353.49mil,4323.852mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4327.49mil,4298.852mil)(4327.49mil,4323.852mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4320.49mil,4360.852mil)(4359.49mil,4360.852mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4320.49mil,4261.852mil)(4320.49mil,4360.852mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.255mil < 10mil) Between Text "R4" (4360mil,4431mil) on Bottom Overlay And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.255mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4620.362mil,3860mil)(4620.362mil,3894mil) on Bottom Overlay And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4656.362mil,3860mil)(4656.362mil,3894mil) on Bottom Overlay And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4606.362mil,3805mil)(4606.362mil,3949mil) on Bottom Overlay And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4665.362mil,3805mil)(4665.362mil,3949mil) on Bottom Overlay And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4606.362mil,3805mil)(4665.362mil,3805mil) on Bottom Overlay And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4620.362mil,3860mil)(4620.362mil,3894mil) on Bottom Overlay And Pad L1-1(4636.362mil,3922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4656.362mil,3860mil)(4656.362mil,3894mil) on Bottom Overlay And Pad L1-1(4636.362mil,3922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4606.362mil,3805mil)(4606.362mil,3949mil) on Bottom Overlay And Pad L1-1(4636.362mil,3922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4665.362mil,3805mil)(4665.362mil,3949mil) on Bottom Overlay And Pad L1-1(4636.362mil,3922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4606.362mil,3949mil)(4665.362mil,3949mil) on Bottom Overlay And Pad L1-1(4636.362mil,3922mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.22mil < 10mil) Between Track (3823mil,3932mil)(3913mil,3932mil) on Bottom Overlay And Pad H3-5(3868mil,3957mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.315mil < 10mil) Between Track (3823mil,4182mil)(3913mil,4182mil) on Bottom Overlay And Pad H3-1(3868mil,4157mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-1(3804.181mil,2204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-2(3780.559mil,2204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-3(3753mil,2204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-4(3725.441mil,2204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3574.181mil,2254.433mil)(3924.181mil,2254.433mil) on Bottom Overlay And Pad CON1-5(3701.819mil,2204mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4344mil,3704mil)(4353.25mil,3704mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4344mil,3665mil)(4344mil,3704mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4381mil,3672mil)(4406mil,3672mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4344mil,3665mil)(4443mil,3665mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4381mil,3698mil)(4406mil,3698mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4353.25mil,3704mil)(4405.75mil,3704mil) on Bottom Overlay And Pad C9-1(4361mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4405.75mil,3704mil)(4443mil,3704mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4443mil,3665mil)(4443mil,3704mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4381mil,3672mil)(4406mil,3672mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4344mil,3665mil)(4443mil,3665mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4381mil,3698mil)(4406mil,3698mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4353.25mil,3704mil)(4405.75mil,3704mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.108mil < 10mil) Between Text "C9" (4512mil,3664mil) on Bottom Overlay And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3958mil,4203.75mil)(3958mil,4213mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4003mil,4202.75mil)(4003mil,4212mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3971mil,4150mil)(3971mil,4175mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3997mil,4150mil)(3997mil,4175mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3958mil,4151.25mil)(3958mil,4203.75mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3964mil,4113mil)(3964mil,4212mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4003mil,4150.25mil)(4003mil,4202.75mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.014mil < 10mil) Between Track (3919mil,4213mil)(3958mil,4213mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3964mil,4212mil)(4003mil,4212mil) on Bottom Overlay And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3958mil,4114mil)(3958mil,4151.25mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4003mil,4113mil)(4003mil,4150.25mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3971mil,4150mil)(3971mil,4175mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3997mil,4150mil)(3997mil,4175mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.55mil < 10mil) Between Track (3958mil,4151.25mil)(3958mil,4203.75mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3964mil,4113mil)(3964mil,4212mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4003mil,4150.25mil)(4003mil,4202.75mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3919mil,4114mil)(3958mil,4114mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3964mil,4113mil)(4003mil,4113mil) on Bottom Overlay And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4124mil,3676mil)(4149mil,3676mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4124mil,3702mil)(4149mil,3702mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4096.25mil,3708mil)(4148.75mil,3708mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4087mil,3708mil)(4096.25mil,3708mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4087mil,3669mil)(4087mil,3708mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4087mil,3669mil)(4186mil,3669mil) on Bottom Overlay And Pad C7-1(4104mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4124mil,3676mil)(4149mil,3676mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4124mil,3702mil)(4149mil,3702mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4096.25mil,3708mil)(4148.75mil,3708mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4186mil,3669mil)(4186mil,3708mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4087mil,3669mil)(4186mil,3669mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4148.75mil,3708mil)(4186mil,3708mil) on Bottom Overlay And Pad C7-2(4169mil,3689mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4554.352mil,3859.25mil)(4554.352mil,3911.75mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4554.352mil,3850mil)(4554.352mil,3859.25mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4586.352mil,3887mil)(4586.352mil,3912mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4593.352mil,3850mil)(4593.352mil,3949mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4560.352mil,3887mil)(4560.352mil,3912mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4554.352mil,3850mil)(4593.352mil,3850mil) on Bottom Overlay And Pad C5-1(4573.352mil,3867mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4554.352mil,3859.25mil)(4554.352mil,3911.75mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4586.352mil,3887mil)(4586.352mil,3912mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4554.352mil,3911.75mil)(4554.352mil,3949mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4593.352mil,3850mil)(4593.352mil,3949mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4560.352mil,3887mil)(4560.352mil,3912mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4554.352mil,3949mil)(4593.352mil,3949mil) on Bottom Overlay And Pad C5-2(4573.352mil,3932mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3958mil,4203.75mil)(3958mil,4213mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3913mil,3932mil)(3913mil,4182mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3926mil,4151mil)(3926mil,4176mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3952mil,4151mil)(3952mil,4176mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3958mil,4151.25mil)(3958mil,4203.75mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3964mil,4113mil)(3964mil,4212mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3919mil,4213mil)(3958mil,4213mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.566mil < 10mil) Between Track (3964mil,4212mil)(4003mil,4212mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3919mil,4114mil)(3919mil,4213mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3823mil,4182mil)(3913mil,4182mil) on Bottom Overlay And Pad C4-1(3939mil,4196mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3958mil,4114mil)(3958mil,4151.25mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3913mil,3932mil)(3913mil,4182mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3926mil,4151mil)(3926mil,4176mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3952mil,4151mil)(3952mil,4176mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3958mil,4151.25mil)(3958mil,4203.75mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Track (3964mil,4113mil)(3964mil,4212mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3919mil,4114mil)(3958mil,4114mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.078mil < 10mil) Between Track (3964mil,4113mil)(4003mil,4113mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.078mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Text "C4" (3917mil,4037mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3919mil,4114mil)(3919mil,4213mil) on Bottom Overlay And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3180mil,3093mil)(3180mil,3102.25mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3186mil,3130mil)(3186mil,3155mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3212mil,3130mil)(3212mil,3155mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3180mil,3102.25mil)(3180mil,3154.75mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3219mil,3093mil)(3219mil,3192mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3180mil,3093mil)(3219mil,3093mil) on Bottom Overlay And Pad C2-1(3199mil,3110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3186mil,3130mil)(3186mil,3155mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3180mil,3154.75mil)(3180mil,3192mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3212mil,3130mil)(3212mil,3155mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3180mil,3102.25mil)(3180mil,3154.75mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3219mil,3093mil)(3219mil,3192mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3180mil,3192mil)(3219mil,3192mil) on Bottom Overlay And Pad C2-2(3199mil,3175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2632mil,3793mil)(2632mil,3832mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2669mil,3800mil)(2694mil,3800mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2669mil,3826mil)(2694mil,3826mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2641.25mil,3832mil)(2693.75mil,3832mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2632mil,3793mil)(2731mil,3793mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2632mil,3832mil)(2641.25mil,3832mil) on Bottom Overlay And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2669mil,3800mil)(2694mil,3800mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2669mil,3826mil)(2694mil,3826mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (2641.25mil,3832mil)(2693.75mil,3832mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2731mil,3793mil)(2731mil,3832mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2632mil,3793mil)(2731mil,3793mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2693.75mil,3832mil)(2731mil,3832mil) on Bottom Overlay And Pad C1-2(2714mil,3813mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411mil,4299mil)(4436mil,4299mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411mil,4273mil)(4436mil,4273mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4473mil,4267mil)(4473mil,4306mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4411.25mil,4267mil)(4463.75mil,4267mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4463.75mil,4267mil)(4473mil,4267mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4374mil,4306mil)(4473mil,4306mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mil < 10mil) Between Text "C6" (4541mil,4265mil) on Bottom Overlay And Pad C6-1(4456mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4374mil,4267mil)(4374mil,4306mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411mil,4299mil)(4436mil,4299mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4411mil,4273mil)(4436mil,4273mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4411.25mil,4267mil)(4463.75mil,4267mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4374mil,4306mil)(4473mil,4306mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4374mil,4267mil)(4411.25mil,4267mil) on Bottom Overlay And Pad C6-2(4391mil,4286mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3464mil,2456mil)(3498mil,2456mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3464mil,2492mil)(3498mil,2492mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3553mil,2447mil)(3553mil,2506mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3409mil,2447mil)(3553mil,2447mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3409mil,2506mil)(3553mil,2506mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.785mil < 10mil) Between Text "C12" (3664mil,2458mil) on Bottom Overlay And Pad C12-1(3526mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3464mil,2456mil)(3498mil,2456mil) on Bottom Overlay And Pad C12-2(3436mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3464mil,2492mil)(3498mil,2492mil) on Bottom Overlay And Pad C12-2(3436mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3409mil,2447mil)(3409mil,2506mil) on Bottom Overlay And Pad C12-2(3436mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3409mil,2447mil)(3553mil,2447mil) on Bottom Overlay And Pad C12-2(3436mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3409mil,2506mil)(3553mil,2506mil) on Bottom Overlay And Pad C12-2(3436mil,2476mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3681mil,2284mil)(3681mil,2343mil) on Bottom Overlay And Pad C10-2(3708mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3681mil,2284mil)(3825mil,2284mil) on Bottom Overlay And Pad C10-2(3708mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2293mil)(3770mil,2293mil) on Bottom Overlay And Pad C10-2(3708mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3681mil,2343mil)(3825mil,2343mil) on Bottom Overlay And Pad C10-2(3708mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2329mil)(3770mil,2329mil) on Bottom Overlay And Pad C10-2(3708mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3825mil,2284mil)(3825mil,2343mil) on Bottom Overlay And Pad C10-1(3798mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3681mil,2284mil)(3825mil,2284mil) on Bottom Overlay And Pad C10-1(3798mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2293mil)(3770mil,2293mil) on Bottom Overlay And Pad C10-1(3798mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3681mil,2343mil)(3825mil,2343mil) on Bottom Overlay And Pad C10-1(3798mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2329mil)(3770mil,2329mil) on Bottom Overlay And Pad C10-1(3798mil,2313mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3365mil,2595mil)(3365mil,2620mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3391mil,2595mil)(3391mil,2620mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3397mil,2647.75mil)(3397mil,2657mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3358mil,2558mil)(3358mil,2657mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3397mil,2595.25mil)(3397mil,2647.75mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3358mil,2657mil)(3397mil,2657mil) on Bottom Overlay And Pad C13-1(3378mil,2640mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3365mil,2595mil)(3365mil,2620mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3391mil,2595mil)(3391mil,2620mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3397mil,2558mil)(3397mil,2595.25mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3358mil,2558mil)(3358mil,2657mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3397mil,2595.25mil)(3397mil,2647.75mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3358mil,2558mil)(3397mil,2558mil) on Bottom Overlay And Pad C13-2(3378mil,2575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3603mil,2571mil)(3603mil,2626mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3639mil,2570mil)(3639mil,2626mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Text "+" (3582mil,2664mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3589mil,2537mil)(3589mil,2681mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3648mil,2537mil)(3648mil,2681mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3589mil,2681mil)(3648mil,2681mil) on Bottom Overlay And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3603mil,2571mil)(3603mil,2626mil) on Bottom Overlay And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3639mil,2570mil)(3639mil,2626mil) on Bottom Overlay And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3589mil,2537mil)(3589mil,2681mil) on Bottom Overlay And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3648mil,2537mil)(3648mil,2681mil) on Bottom Overlay And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3589mil,2537mil)(3648mil,2537mil) on Bottom Overlay And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3716mil,2592mil)(3716mil,2626mil) on Bottom Overlay And Pad C11-1(3696mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3666mil,2537mil)(3666mil,2681mil) on Bottom Overlay And Pad C11-1(3696mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3725mil,2537mil)(3725mil,2681mil) on Bottom Overlay And Pad C11-1(3696mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3680mil,2592mil)(3680mil,2626mil) on Bottom Overlay And Pad C11-1(3696mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3666mil,2681mil)(3725mil,2681mil) on Bottom Overlay And Pad C11-1(3696mil,2654mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3716mil,2592mil)(3716mil,2626mil) on Bottom Overlay And Pad C11-2(3696mil,2564mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3666mil,2537mil)(3666mil,2681mil) on Bottom Overlay And Pad C11-2(3696mil,2564mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3725mil,2537mil)(3725mil,2681mil) on Bottom Overlay And Pad C11-2(3696mil,2564mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3666mil,2537mil)(3725mil,2537mil) on Bottom Overlay And Pad C11-2(3696mil,2564mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3680mil,2592mil)(3680mil,2626mil) on Bottom Overlay And Pad C11-2(3696mil,2564mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4324.988mil,2899.644mil)(4498.875mil,2799.25mil) on Bottom Overlay And Pad U4-5(4454.738mil,2773.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4324.988mil,2899.644mil)(4498.875mil,2799.25mil) on Bottom Overlay And Pad U4-6(4411.436mil,2798.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4324.988mil,2899.644mil)(4498.875mil,2799.25mil) on Bottom Overlay And Pad U4-7(4368.135mil,2823.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4324.988mil,2899.644mil)(4498.875mil,2799.25mil) on Bottom Overlay And Pad U4-8(4324.834mil,2848.59mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4387.98mil,3008.75mil)(4561.867mil,2908.356mil) on Bottom Overlay And Pad U4-4(4562.021mil,2959.41mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4387.98mil,3008.75mil)(4561.867mil,2908.356mil) on Bottom Overlay And Pad U4-3(4518.72mil,2984.41mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4387.98mil,3008.75mil)(4561.867mil,2908.356mil) on Bottom Overlay And Pad U4-2(4475.418mil,3009.41mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (4387.98mil,3008.75mil)(4561.867mil,2908.356mil) on Bottom Overlay And Pad U4-1(4432.117mil,3034.41mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4506.255mil,3094.079mil)(4538.514mil,3075.454mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4519.014mil,3041.68mil)(4538.514mil,3075.454mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4481.82mil,3101.258mil)(4503.471mil,3088.758mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4468.82mil,3078.742mil)(4490.471mil,3066.242mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (4460.788mil,3120.329mil)(4506.255mil,3094.079mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4433.278mil,3091.18mil)(4519.014mil,3041.68mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.593mil < 10mil) Between Text "R8" (4585mil,3005mil) on Bottom Overlay And Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4481.82mil,3101.258mil)(4503.471mil,3088.758mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4452.778mil,3124.954mil)(4460.788mil,3120.329mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4433.278mil,3091.18mil)(4452.778mil,3124.954mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (4468.82mil,3078.742mil)(4490.471mil,3066.242mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4460.788mil,3120.329mil)(4506.255mil,3094.079mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4433.278mil,3091.18mil)(4519.014mil,3041.68mil) on Bottom Overlay And Pad R8-1(4458mil,3100mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4436mil,3197mil)(4436mil,3231mil) on Bottom Overlay And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4472mil,3197mil)(4472mil,3231mil) on Bottom Overlay And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4422mil,3142mil)(4422mil,3286mil) on Bottom Overlay And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4481mil,3142mil)(4481mil,3286mil) on Bottom Overlay And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4422mil,3286mil)(4481mil,3286mil) on Bottom Overlay And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4436mil,3197mil)(4436mil,3231mil) on Bottom Overlay And Pad C16-2(4452mil,3169mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (4472mil,3197mil)(4472mil,3231mil) on Bottom Overlay And Pad C16-2(4452mil,3169mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (4422mil,3142mil)(4422mil,3286mil) on Bottom Overlay And Pad C16-2(4452mil,3169mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (4481mil,3142mil)(4481mil,3286mil) on Bottom Overlay And Pad C16-2(4452mil,3169mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (4422mil,3142mil)(4481mil,3142mil) on Bottom Overlay And Pad C16-2(4452mil,3169mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.802mil < 10mil) Between Text "+" (3810mil,2349mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.802mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3825mil,2381mil)(3825mil,2440mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2390mil)(3770mil,2390mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3681mil,2381mil)(3825mil,2381mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2426mil)(3770mil,2426mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3681mil,2440mil)(3825mil,2440mil) on Bottom Overlay And Pad C17-1(3798mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3681mil,2381mil)(3681mil,2440mil) on Bottom Overlay And Pad C17-2(3708mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2390mil)(3770mil,2390mil) on Bottom Overlay And Pad C17-2(3708mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3681mil,2381mil)(3825mil,2381mil) on Bottom Overlay And Pad C17-2(3708mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 10mil) Between Track (3736mil,2426mil)(3770mil,2426mil) on Bottom Overlay And Pad C17-2(3708mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3681mil,2440mil)(3825mil,2440mil) on Bottom Overlay And Pad C17-2(3708mil,2410mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Text "+" (4493mil,3321mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4472mil,3359mil)(4472mil,3414mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4436mil,3359mil)(4436mil,3415mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4427mil,3304mil)(4427mil,3448mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4486mil,3304mil)(4486mil,3448mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4427mil,3304mil)(4486mil,3304mil) on Bottom Overlay And Pad C14-1(4456mil,3331mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4472mil,3359mil)(4472mil,3414mil) on Bottom Overlay And Pad C14-2(4456mil,3441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4436mil,3359mil)(4436mil,3415mil) on Bottom Overlay And Pad C14-2(4456mil,3441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4427mil,3304mil)(4427mil,3448mil) on Bottom Overlay And Pad C14-2(4456mil,3441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4486mil,3304mil)(4486mil,3448mil) on Bottom Overlay And Pad C14-2(4456mil,3441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4427mil,3448mil)(4486mil,3448mil) on Bottom Overlay And Pad C14-2(4456mil,3441mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3457mil,4145mil)(3482mil,4145mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3457mil,4171mil)(3482mil,4171mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3420mil,4138mil)(3519mil,4138mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3481.75mil,4177mil)(3519mil,4177mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3429.25mil,4177mil)(3481.75mil,4177mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3519mil,4138mil)(3519mil,4177mil) on Bottom Overlay And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3420mil,4177mil)(3429.25mil,4177mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3457mil,4145mil)(3482mil,4145mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3457mil,4171mil)(3482mil,4171mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3420mil,4138mil)(3420mil,4177mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3420mil,4138mil)(3519mil,4138mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3429.25mil,4177mil)(3481.75mil,4177mil) on Bottom Overlay And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3507.465mil)(4871.11mil,3507.465mil) on Bottom Overlay And Pad J1-6(4831.74mil,3609.827mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3507.465mil)(4871.11mil,3507.465mil) on Bottom Overlay And Pad J1-5(4753mil,3609.827mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3507.465mil)(4871.11mil,3507.465mil) on Bottom Overlay And Pad J1-4(4674.26mil,3609.827mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3326.362mil)(4871.11mil,3326.362mil) on Bottom Overlay And Pad J1-3(4674.26mil,3224mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3326.362mil)(4871.11mil,3326.362mil) on Bottom Overlay And Pad J1-2(4753mil,3224mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.378mil < 10mil) Between Track (4638.827mil,3326.362mil)(4871.11mil,3326.362mil) on Bottom Overlay And Pad J1-1(4831.74mil,3224mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2629mil,2981mil)(2638.25mil,2981mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2666mil,2949mil)(2691mil,2949mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2666mil,2975mil)(2691mil,2975mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2629mil,2942mil)(2629mil,2981mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2629mil,2942mil)(2728mil,2942mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2638.25mil,2981mil)(2690.75mil,2981mil) on Bottom Overlay And Pad C3-1(2646mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2666mil,2949mil)(2691mil,2949mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (2666mil,2975mil)(2691mil,2975mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (2728mil,2942mil)(2728mil,2981mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (2629mil,2942mil)(2728mil,2942mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (2638.25mil,2981mil)(2690.75mil,2981mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (2690.75mil,2981mil)(2728mil,2981mil) on Bottom Overlay And Pad C3-2(2711mil,2962mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3160.017mil,2900.698mil)(3187.594mil,2928.276mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3187.594mil,2928.276mil)(3194.135mil,2921.735mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3209.515mil,2897.87mil)(3227.192mil,2880.192mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3194.135mil,2921.735mil)(3231.258mil,2884.612mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3191.13mil,2879.485mil)(3208.808mil,2861.808mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3160.017mil,2900.698mil)(3230.021mil,2830.695mil) on Bottom Overlay And Pad C18-1(3186.18mil,2902.82mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3230.021mil,2830.695mil)(3257.598mil,2858.272mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3209.515mil,2897.87mil)(3227.192mil,2880.192mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3231.258mil,2884.612mil)(3257.598mil,2858.272mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3194.135mil,2921.735mil)(3231.258mil,2884.612mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3191.13mil,2879.485mil)(3208.808mil,2861.808mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3160.017mil,2900.698mil)(3230.021mil,2830.695mil) on Bottom Overlay And Pad C18-2(3232.142mil,2856.858mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-8(4018mil,2563.192mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-7(4043mil,2606.494mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-6(4068mil,2649.795mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-5(4093mil,2693.096mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-4(4118mil,2736.398mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-3(4143mil,2779.699mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-2(4168mil,2823mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Track (3967.641mil,2534.077mil)(4193.035mil,2924.471mil) on Bottom Overlay And Pad Q1-1(4193mil,2866.301mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3933.75mil,3367mil)(3971mil,3367mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3971mil,3328mil)(3971mil,3367mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3909mil,3335mil)(3934mil,3335mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3881.25mil,3367mil)(3933.75mil,3367mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3909mil,3361mil)(3934mil,3361mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3872mil,3328mil)(3971mil,3328mil) on Bottom Overlay And Pad R9-2(3954mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3872mil,3367mil)(3881.25mil,3367mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3872mil,3328mil)(3872mil,3367mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3909mil,3335mil)(3934mil,3335mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3881.25mil,3367mil)(3933.75mil,3367mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3909mil,3361mil)(3934mil,3361mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3872mil,3328mil)(3971mil,3328mil) on Bottom Overlay And Pad R9-1(3889mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3932.75mil,3286mil)(3970mil,3286mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3970mil,3247mil)(3970mil,3286mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3908mil,3254mil)(3933mil,3254mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3908mil,3280mil)(3933mil,3280mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3871mil,3247mil)(3970mil,3247mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3880.25mil,3286mil)(3932.75mil,3286mil) on Bottom Overlay And Pad R13-2(3953mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3871mil,3286mil)(3880.25mil,3286mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3871mil,3247mil)(3871mil,3286mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3908mil,3254mil)(3933mil,3254mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3908mil,3280mil)(3933mil,3280mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3871mil,3247mil)(3970mil,3247mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3880.25mil,3286mil)(3932.75mil,3286mil) on Bottom Overlay And Pad R13-1(3888mil,3267mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3580mil,3238mil)(3580mil,3277mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3617.25mil,3238mil)(3669.75mil,3238mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3617mil,3244mil)(3642mil,3244mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3617mil,3270mil)(3642mil,3270mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3580mil,3238mil)(3617.25mil,3238mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3580mil,3277mil)(3679mil,3277mil) on Bottom Overlay And Pad R12-2(3597mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3617.25mil,3238mil)(3669.75mil,3238mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3617mil,3244mil)(3642mil,3244mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3617mil,3270mil)(3642mil,3270mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3669.75mil,3238mil)(3679mil,3238mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3679mil,3238mil)(3679mil,3277mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3580mil,3277mil)(3679mil,3277mil) on Bottom Overlay And Pad R12-1(3662mil,3257mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3618.25mil,3329mil)(3670.75mil,3329mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3618mil,3335mil)(3643mil,3335mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3618mil,3361mil)(3643mil,3361mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3581mil,3329mil)(3581mil,3368mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3581mil,3329mil)(3618.25mil,3329mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3581mil,3368mil)(3680mil,3368mil) on Bottom Overlay And Pad R11-2(3598mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3618.25mil,3329mil)(3670.75mil,3329mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3618mil,3335mil)(3643mil,3335mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3618mil,3361mil)(3643mil,3361mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3670.75mil,3329mil)(3680mil,3329mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3581mil,3368mil)(3680mil,3368mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3680mil,3329mil)(3680mil,3368mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Text "R11" (3772mil,3328mil) on Bottom Overlay And Pad R11-1(3663mil,3348mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3712mil,3454mil)(3749.25mil,3454mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3712mil,3454mil)(3712mil,3493mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.46mil < 10mil) Between Track (3749.25mil,3454mil)(3801.75mil,3454mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3712mil,3493mil)(3811mil,3493mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3460mil)(3774mil,3460mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3486mil)(3774mil,3486mil) on Bottom Overlay And Pad R10-2(3729mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3801.75mil,3454mil)(3811mil,3454mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Track (3811mil,3454mil)(3811mil,3493mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Track (3749.25mil,3454mil)(3801.75mil,3454mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Track (3712mil,3493mil)(3811mil,3493mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3460mil)(3774mil,3460mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Track (3749mil,3486mil)(3774mil,3486mil) on Bottom Overlay And Pad R10-1(3794mil,3473mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4mil]
Rule Violations :710

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.689mil < 10mil) Between Via (2688mil,3812mil) from Top Layer to Bottom Layer And Pad U1-35(2698mil,3746mil) on Top Layer [Top Solder] Mask Sliver [8.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.004mil < 10mil) Between Via (3066mil,4278mil) from Top Layer to Bottom Layer And Pad SW1-1(3092.436mil,4315.821mil) on Top Layer [Top Solder] Mask Sliver [2.004mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.897mil < 10mil) Between Via (3105mil,4274mil) from Top Layer to Bottom Layer And Pad SW1-1(3092.436mil,4315.821mil) on Top Layer [Top Solder] Mask Sliver [2.897mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mil < 10mil) Between Via (2908mil,4081mil) from Top Layer to Bottom Layer And Pad SW1-2(2897.564mil,4120.949mil) on Top Layer [Top Solder] Mask Sliver [0.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad D3-1(4017mil,4431mil) on Top Layer And Pad R3-2(4016mil,4392mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad D2-1(3949mil,4470mil) on Top Layer And Pad R2-2(3950mil,4428mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.189mil < 10mil) Between Via (2711mil,2962mil) from Top Layer to Bottom Layer And Pad R1-2(2699mil,2918mil) on Top Layer [Top Solder] Mask Sliver [9.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H1-2(2742mil,3867mil) on Top Layer And Pad H1-1(2692mil,3867mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.773mil < 10mil) Between Via (2648mil,3840mil) from Top Layer to Bottom Layer And Pad H1-1(2692mil,3867mil) on Top Layer [Top Solder] Mask Sliver [4.773mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H1-3(2792mil,3867mil) on Top Layer And Pad H1-2(2742mil,3867mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H1-4(2842mil,3867mil) on Top Layer And Pad H1-3(2792mil,3867mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.258mil < 10mil) Between Via (3576mil,3664mil) from Top Layer to Bottom Layer And Pad H2-4(3561mil,3624.183mil) on Top Layer [Top Solder] Mask Sliver [4.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.923mil < 10mil) Between Pad R5-1(3218.971mil,2318.5mil) on Top Layer And Pad D4-1(3261.029mil,2295.5mil) on Top Layer [Top Solder] Mask Sliver [9.923mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.819mil < 10mil) Between Via (3540mil,2965mil) from Top Layer to Bottom Layer And Pad J3-1(3609mil,2981mil) on Multi-Layer [Top Solder] Mask Sliver [9.819mil] / [Bottom Solder] Mask Sliver [9.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-1(3804.181mil,2204mil) on Bottom Layer And Pad CON1-(3831.74mil,2174.866mil) on Multi-Layer [Bottom Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-5(3701.819mil,2204mil) on Bottom Layer And Pad CON1-(3674.26mil,2174.866mil) on Multi-Layer [Bottom Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.928mil < 10mil) Between Pad C8-2(3984mil,4130mil) on Bottom Layer And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.658mil < 10mil) Between Pad C8-2(3984mil,4130mil) on Bottom Layer And Pad U2-47(4053.59mil,4113.953mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.658mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.658mil < 10mil) Between Pad C8-2(3984mil,4130mil) on Bottom Layer And Pad U2-48(4053.59mil,4133.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.658mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.337mil < 10mil) Between Via (4336mil,4381mil) from Top Layer to Bottom Layer And Pad R4-1(4340.49mil,4343.852mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.189mil < 10mil) Between Via (4633mil,3781mil) from Top Layer to Bottom Layer And Pad L1-2(4636.362mil,3832mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H3-4(3868mil,4007mil) on Bottom Layer And Pad H3-5(3868mil,3957mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.224mil < 10mil) Between Via (3828mil,4022mil) from Top Layer to Bottom Layer And Pad H3-4(3868mil,4007mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.224mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H3-3(3868mil,4057mil) on Bottom Layer And Pad H3-4(3868mil,4007mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H3-2(3868mil,4107mil) on Bottom Layer And Pad H3-3(3868mil,4057mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad H3-1(3868mil,4157mil) on Bottom Layer And Pad H3-2(3868mil,4107mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad CON1-2(3780.559mil,2204mil) on Bottom Layer And Pad CON1-1(3804.181mil,2204mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad CON1-5(3701.819mil,2204mil) on Bottom Layer And Pad CON1-4(3725.441mil,2204mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.689mil < 10mil) Between Via (4426mil,3647mil) from Top Layer to Bottom Layer And Pad C9-2(4426mil,3685mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.689mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C4-1(3939mil,4196mil) on Bottom Layer And Pad C8-1(3984mil,4195mil) on Bottom Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C4-2(3939mil,4131mil) on Bottom Layer And Pad C8-2(3984mil,4130mil) on Bottom Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.189mil < 10mil) Between Via (3939mil,4091mil) from Top Layer to Bottom Layer And Pad C4-2(3939mil,4131mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.189mil < 10mil) Between Via (2688mil,3812mil) from Top Layer to Bottom Layer And Pad C1-1(2649mil,3813mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(3478mil,2545.85mil) on Bottom Layer And Pad U3-1(3515.402mil,2545.85mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(3440.599mil,2545.85mil) on Bottom Layer And Pad U3-2(3478mil,2545.85mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad C11-1(3696mil,2654mil) on Bottom Layer And Pad C15-1(3619mil,2654mil) on Bottom Layer [Bottom Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad C11-2(3696mil,2564mil) on Bottom Layer And Pad C15-2(3619mil,2544mil) on Bottom Layer [Bottom Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.811mil < 10mil) Between Pad R8-2(4514.292mil,3067.5mil) on Bottom Layer And Pad U4-2(4475.418mil,3009.41mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.811mil < 10mil) Between Pad R8-1(4458mil,3100mil) on Bottom Layer And Pad U4-1(4432.117mil,3034.41mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad C14-1(4456mil,3331mil) on Bottom Layer And Pad C16-1(4452mil,3259mil) on Bottom Layer [Bottom Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.715mil < 10mil) Between Via (3468mil,4192mil) from Top Layer to Bottom Layer And Pad R14-2(3502mil,4158mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.715mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.517mil < 10mil) Between Via (3468mil,4192mil) from Top Layer to Bottom Layer And Pad R14-1(3437mil,4158mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.517mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.228mil < 10mil) Between Via (3590mil,4024mil) from Top Layer to Bottom Layer And Pad Q2-3(3593mil,4062.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.779mil < 10mil) Between Via (4123mil,4057mil) from Top Layer to Bottom Layer And Via (4136mil,4023mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.779mil] / [Bottom Solder] Mask Sliver [4.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.583mil < 10mil) Between Via (3105mil,4274mil) from Top Layer to Bottom Layer And Via (3066mil,4278mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.583mil] / [Bottom Solder] Mask Sliver [7.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.074mil < 10mil) Between Via (3676mil,3877mil) from Top Layer to Bottom Layer And Via (3690mil,3842mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.074mil] / [Bottom Solder] Mask Sliver [6.074mil]
Rule Violations :46

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad CON1-1(3804.181mil,2204mil) on Bottom Layer And Pad CON1-(3831.74mil,2174.866mil) on Multi-Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad CON1-5(3701.819mil,2204mil) on Bottom Layer And Pad CON1-(3674.26mil,2174.866mil) on Multi-Layer 
   Violation between Clearance Constraint: (2.107mil < 10mil) Between Track (3133mil,4235mil)(3383mil,4235mil) on Bottom Layer And Pad Q3-3(3282.372mil,4211.192mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-2(4502.409mil,4113.953mil) on Bottom Layer And Pad U2-1(4502.409mil,4133.638mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4502.409mil,4133.638mil)(4502.409mil,4187.591mil) on Bottom Layer And Pad U2-2(4502.409mil,4113.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4447.638mil,4133.638mil)(4502.409mil,4133.638mil) on Bottom Layer And Pad U2-2(4502.409mil,4113.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-7(4502.409mil,4015.528mil) on Bottom Layer And Pad U2-6(4502.409mil,4035.213mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4502.409mil,4015.528mil)(4568.528mil,4015.528mil) on Bottom Layer And Pad U2-6(4502.409mil,4035.213mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-8(4502.409mil,3995.843mil) on Bottom Layer And Pad U2-7(4502.409mil,4015.528mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4502.409mil,4015.528mil)(4568.528mil,4015.528mil) on Bottom Layer And Pad U2-8(4502.409mil,3995.843mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-12(4502.409mil,3917.102mil) on Bottom Layer And Pad U2-11(4502.409mil,3936.787mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4502.409mil,3917.102mil)(4558.455mil,3917.102mil) on Bottom Layer And Pad U2-11(4502.409mil,3936.787mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4502.409mil,3897.417mil)(4542.935mil,3897.417mil) on Bottom Layer And Pad U2-12(4502.409mil,3917.102mil) on Bottom Layer 
   Violation between Clearance Constraint: (7.862mil < 10mil) Between Track (4542.935mil,3897.417mil)(4573.352mil,3867mil) on Bottom Layer And Pad U2-12(4502.409mil,3917.102mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-13(4502.409mil,3897.417mil) on Bottom Layer And Pad U2-12(4502.409mil,3917.102mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-14(4502.409mil,3877.732mil) on Bottom Layer And Pad U2-13(4502.409mil,3897.417mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4502.409mil,3917.102mil)(4558.455mil,3917.102mil) on Bottom Layer And Pad U2-13(4502.409mil,3897.417mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4502.409mil,3897.417mil)(4542.935mil,3897.417mil) on Bottom Layer And Pad U2-14(4502.409mil,3877.732mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.953mil < 10mil) Between Track (4542.935mil,3897.417mil)(4573.352mil,3867mil) on Bottom Layer And Pad U2-14(4502.409mil,3877.732mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-16(4502.409mil,3838.362mil) on Bottom Layer And Pad U2-15(4502.409mil,3858.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,3705.047mil)(4405.953mil,3761.59mil) on Bottom Layer And Pad U2-17(4425.638mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-18(4405.953mil,3761.59mil) on Bottom Layer And Pad U2-17(4425.638mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-19(4386.268mil,3761.59mil) on Bottom Layer And Pad U2-18(4405.953mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4386.268mil,3710.268mil)(4386.268mil,3761.59mil) on Bottom Layer And Pad U2-18(4405.953mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4425.638mil,3761.59mil)(4425.638mil,3800.362mil) on Bottom Layer And Pad U2-18(4405.953mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-20(4366.583mil,3761.59mil) on Bottom Layer And Pad U2-19(4386.268mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,3705.047mil)(4405.953mil,3761.59mil) on Bottom Layer And Pad U2-19(4386.268mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4386.268mil,3710.268mil)(4386.268mil,3761.59mil) on Bottom Layer And Pad U2-20(4366.583mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-23(4307.528mil,3761.59mil) on Bottom Layer And Pad U2-22(4327.212mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4307.528mil,3682.472mil)(4307.528mil,3761.59mil) on Bottom Layer And Pad U2-22(4327.212mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-24(4287.842mil,3761.59mil) on Bottom Layer And Pad U2-23(4307.528mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4307.528mil,3682.472mil)(4307.528mil,3761.59mil) on Bottom Layer And Pad U2-24(4287.842mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4150.047mil,3707.953mil)(4150.047mil,3761.59mil) on Bottom Layer And Pad U2-30(4169.732mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-31(4150.047mil,3761.59mil) on Bottom Layer And Pad U2-30(4169.732mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-32(4130.362mil,3761.59mil) on Bottom Layer And Pad U2-31(4150.047mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4130.362mil,3715.362mil)(4130.362mil,3761.59mil) on Bottom Layer And Pad U2-31(4150.047mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4150.047mil,3707.953mil)(4150.047mil,3761.59mil) on Bottom Layer And Pad U2-32(4130.362mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-34(4053.59mil,3858.047mil) on Bottom Layer And Pad U2-33(4053.59mil,3838.362mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (3992.315mil,3858.047mil)(4053.59mil,3858.047mil) on Bottom Layer And Pad U2-33(4053.59mil,3838.362mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-35(4053.59mil,3877.732mil) on Bottom Layer And Pad U2-34(4053.59mil,3858.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (3676.732mil,3877.732mil)(4053.59mil,3877.732mil) on Bottom Layer And Pad U2-34(4053.59mil,3858.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-36(4053.59mil,3897.417mil) on Bottom Layer And Pad U2-35(4053.59mil,3877.732mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (3992.315mil,3858.047mil)(4053.59mil,3858.047mil) on Bottom Layer And Pad U2-35(4053.59mil,3877.732mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (3676.732mil,3877.732mil)(4053.59mil,3877.732mil) on Bottom Layer And Pad U2-36(4053.59mil,3897.417mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-39(4053.59mil,3956.472mil) on Bottom Layer And Pad U2-38(4053.59mil,3936.787mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (3948.528mil,3956.472mil)(4053.59mil,3956.472mil) on Bottom Layer And Pad U2-38(4053.59mil,3936.787mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-40(4053.59mil,3976.157mil) on Bottom Layer And Pad U2-39(4053.59mil,3956.472mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (3948.528mil,3956.472mil)(4053.59mil,3956.472mil) on Bottom Layer And Pad U2-40(4053.59mil,3976.157mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-43(4053.59mil,4035.213mil) on Bottom Layer And Pad U2-42(4053.59mil,4015.528mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4053.59mil,4035.213mil)(4098.788mil,4035.213mil) on Bottom Layer And Pad U2-42(4053.59mil,4015.528mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-44(4053.59mil,4054.898mil) on Bottom Layer And Pad U2-43(4053.59mil,4035.213mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4053.59mil,4054.898mil)(4120.898mil,4054.898mil) on Bottom Layer And Pad U2-43(4053.59mil,4035.213mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4053.59mil,4035.213mil)(4098.788mil,4035.213mil) on Bottom Layer And Pad U2-44(4053.59mil,4054.898mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer And Pad U2-44(4053.59mil,4054.898mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4011.584mil,4094.268mil)(4053.59mil,4094.268mil) on Bottom Layer And Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4053.59mil,4054.898mil)(4120.898mil,4054.898mil) on Bottom Layer And Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer And Pad U2-45(4053.59mil,4074.583mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-47(4053.59mil,4113.953mil) on Bottom Layer And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4000.047mil,4113.953mil)(4053.59mil,4113.953mil) on Bottom Layer And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4053.59mil,4113.953mil)(4385.953mil,4113.953mil) on Bottom Layer And Pad U2-46(4053.59mil,4094.268mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4011.584mil,4094.268mil)(4053.59mil,4094.268mil) on Bottom Layer And Pad U2-47(4053.59mil,4113.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-48(4053.59mil,4133.638mil) on Bottom Layer And Pad U2-47(4053.59mil,4113.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4000.047mil,4113.953mil)(4053.59mil,4113.953mil) on Bottom Layer And Pad U2-48(4053.59mil,4133.638mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4053.59mil,4113.953mil)(4385.953mil,4113.953mil) on Bottom Layer And Pad U2-48(4053.59mil,4133.638mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-50(4150.047mil,4210.409mil) on Bottom Layer And Pad U2-49(4130.362mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4045.591mil,4210.409mil)(4130.362mil,4210.409mil) on Bottom Layer And Pad U2-50(4150.047mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4268.157mil,4210.409mil)(4268.157mil,4257.843mil) on Bottom Layer And Pad U2-55(4248.472mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-56(4268.157mil,4210.409mil) on Bottom Layer And Pad U2-55(4248.472mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4287.842mil,4210.409mil)(4287.842mil,4267.158mil) on Bottom Layer And Pad U2-56(4268.157mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-57(4287.842mil,4210.409mil) on Bottom Layer And Pad U2-56(4268.157mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4268.157mil,4210.409mil)(4268.157mil,4257.843mil) on Bottom Layer And Pad U2-57(4287.842mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4307.528mil,4210.409mil)(4307.528mil,4288.472mil) on Bottom Layer And Pad U2-57(4287.842mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-58(4307.528mil,4210.409mil) on Bottom Layer And Pad U2-57(4287.842mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4287.842mil,4210.409mil)(4287.842mil,4267.158mil) on Bottom Layer And Pad U2-58(4307.528mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-59(4327.212mil,4210.409mil) on Bottom Layer And Pad U2-58(4307.528mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4307.528mil,4210.409mil)(4307.528mil,4288.472mil) on Bottom Layer And Pad U2-59(4327.212mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4346.898mil,4210.409mil)(4346.898mil,4252.416mil) on Bottom Layer And Pad U2-59(4327.212mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-60(4346.898mil,4210.409mil) on Bottom Layer And Pad U2-59(4327.212mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-61(4366.583mil,4210.409mil) on Bottom Layer And Pad U2-60(4346.898mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (8.811mil < 10mil) Between Track (4346.898mil,4210.409mil)(4346.898mil,4252.416mil) on Bottom Layer And Pad U2-61(4366.583mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,4210.409mil)(4405.953mil,4271.047mil) on Bottom Layer And Pad U2-62(4386.268mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,4134.574mil)(4405.953mil,4210.409mil) on Bottom Layer And Pad U2-62(4386.268mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-63(4405.953mil,4210.409mil) on Bottom Layer And Pad U2-62(4386.268mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4425.638mil,4210.409mil)(4425.638mil,4255.638mil) on Bottom Layer And Pad U2-63(4405.953mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (3.937mil < 10mil) Between Pad U2-64(4425.638mil,4210.409mil) on Bottom Layer And Pad U2-63(4405.953mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4425.638mil,4210.409mil)(4479.591mil,4210.409mil) on Bottom Layer And Pad U2-63(4405.953mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,4210.409mil)(4405.953mil,4271.047mil) on Bottom Layer And Pad U2-64(4425.638mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (6.811mil < 10mil) Between Track (4405.953mil,4134.574mil)(4405.953mil,4210.409mil) on Bottom Layer And Pad U2-64(4425.638mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U3-2(3478mil,2545.85mil) on Bottom Layer And Pad U3-1(3515.402mil,2545.85mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.842mil < 10mil) Between Pad U3-3(3440.599mil,2545.85mil) on Bottom Layer And Pad U3-2(3478mil,2545.85mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4425.638mil,4210.409mil)(4425.638mil,4255.638mil) on Bottom Layer And Track (4405.953mil,4210.409mil)(4405.953mil,4271.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4425.638mil,4210.409mil)(4479.591mil,4210.409mil) on Bottom Layer And Track (4405.953mil,4210.409mil)(4405.953mil,4271.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4405.953mil,4134.574mil)(4405.953mil,4210.409mil) on Bottom Layer And Track (4425.638mil,4210.409mil)(4425.638mil,4255.638mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4502.409mil,3897.417mil)(4542.935mil,3897.417mil) on Bottom Layer And Track (4502.409mil,3917.102mil)(4558.455mil,3917.102mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4542.935mil,3897.417mil)(4573.352mil,3867mil) on Bottom Layer And Track (4502.409mil,3917.102mil)(4558.455mil,3917.102mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4361mil,3685mil)(4386.268mil,3710.268mil) on Bottom Layer And Track (4405.953mil,3705.047mil)(4405.953mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4386.268mil,3710.268mil)(4386.268mil,3761.59mil) on Bottom Layer And Track (4405.953mil,3705.047mil)(4405.953mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4104mil,3689mil)(4130.362mil,3715.362mil) on Bottom Layer And Track (4150.047mil,3707.953mil)(4150.047mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4130.362mil,3715.362mil)(4130.362mil,3761.59mil) on Bottom Layer And Track (4150.047mil,3707.953mil)(4150.047mil,3761.59mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (4425.638mil,4210.409mil)(4479.591mil,4210.409mil) on Bottom Layer And Track (4405.953mil,4134.574mil)(4405.953mil,4210.409mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (3676.732mil,3877.732mil)(4053.59mil,3877.732mil) on Bottom Layer And Track (3992.315mil,3858.047mil)(4053.59mil,3858.047mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.685mil < 10mil) Between Track (3676.732mil,3877.732mil)(4053.59mil,3877.732mil) on Bottom Layer And Track (3992mil,3857.732mil)(3992.315mil,3858.047mil) on Bottom Layer 
Rule Violations :102

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 1000
Time Elapsed        : 00:00:05