{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@159:169@HdlIdDef", "reg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\n"], "Clone Blocks": [["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@117:127", "  wire            vdma_rst;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@108:118", "\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n  wire                              up_wack_if_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@156:166", "wire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@157:167", "\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@93:103", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9467/axi_ad9467.v@119:129", "  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n\n  //defaults\n\n"], ["hdl/library/axi_ad9265/axi_ad9265.v@122:132", "  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s[0:2];\n  wire            up_rack_s[0:2];\n  wire            up_wack_s[0:2];\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_rreq_s;\n\n  // signal name changes\n\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@98:108", "\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@87:97", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@106:116", "\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@95:105", "  reg up_rack = 1'b0;\n  reg [31:0] up_rdata = 32'h00;\n  reg [31:0] up_rdata_all;\n\n\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@108:118", "wire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@163:173", "wire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\nreg        sync_id_pending = 1'b0;\n\ngenerate if (MM_IF_TYPE == S_AXI) begin\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@110:120", "  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@112:122", "  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n  wire                                  trigger_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009.v@182:192", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@105:115", "  reg     [31:0]                    up_rdata = 32'b0;\n\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@121:131", "  wire              dac_status_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9371/axi_ad9371.v@156:166", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire    [  2:0]   up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s[0:2];\n  wire    [  2:0]   up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@122:132", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@80:90", "\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n  wire                    up_rack_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@99:109", "  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n  wire              up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@86:96", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n"], ["hdl/library/axi_ad9122/axi_ad9122.v@143:153", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@88:98", "  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n  // parameters\n\n  localparam  [31:0]  VERSION = 32'h00100161;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_clkgen/axi_clkgen.v@106:116", "  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@107:117", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162.v@95:105", "\n  // internal signals\n\n  wire    [255:0]   dac_data_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_wack_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire    [ 31:0]   up_rdata_s;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@100:110", "  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@84:94", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@94:104", "\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@109:119", "\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_control_rdata_s;\nwire            up_control_wack_s;\nwire            up_control_rack_s;\n"], ["hdl/library/axi_hdmi_rx/axi_hdmi_rx.v@79:89", "  input       [ 2:0]      s_axi_arprot);\n\n  // internal signals\n\n  wire                    up_wreq_s;\n  wire        [13:0]      up_waddr_s;\n  wire        [31:0]      up_wdata_s;\n  wire                    up_wack_s;\n  wire                    up_rreq_s;\n  wire        [13:0]      up_raddr_s;\n  wire        [31:0]      up_rdata_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@107:117", "  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [(UP_ADDRESS_WIDTH-1):0]  up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@154:164", "\nreg up_sw_reset = 1'b1;\nwire up_sw_resetn = ~up_sw_reset;\n\nreg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@110:120", "  input                                 ctrl_mem_reset);\n\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@92:102", "  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@85:95", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n  wire    [31:0]                up_status_s;\n\n"], ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@118:128", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@158:168", "reg  [31:0]                     up_rdata_ff = 'd0;\nreg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@109:119", "  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@111:121", "\n  // internal wires\n\n  wire                                  up_wreq_s;\n  wire        [13:0]                    up_waddr_s;\n  wire        [31:0]                    up_wdata_s;\n  wire                                  up_rreq_s;\n  wire        [13:0]                    up_raddr_s;\n  wire        [31:0]                    up_rdata_s[0:1];\n  wire                                  up_rack_s[0:1];\n  wire                                  up_wack_s[0:1];\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@108:118", "  wire                    up_adc_or_s;\n  wire        [ 31:0]     up_rdata_s[0:1];\n  wire                    up_rack_s[0:1];\n  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@83:93", "  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq_s;\n  wire    [ 7:0]                up_waddr_s;\n  wire    [31:0]                up_wdata_s;\n  wire                          up_rreq_s;\n  wire    [ 7:0]                up_raddr_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@99:109", "wire            up_rstn;\nwire            up_clk;\n\n// internal signals\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_waddr_s;\nwire    [13:0]  up_raddr_s;\nwire    [31:0]  up_wdata_s;\nwire    [31:0]  up_adc_common_rdata_s;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@160:170", "reg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\n"], ["hdl/library/jesd204/ad_ip_jesd204_tpl_dac/ad_ip_jesd204_tpl_dac_regmap.v@99:109", "\n  wire up_wreq_s;\n  wire [9:0] up_waddr_s;\n  wire [31:0] up_wdata_s;\n  wire [NUM_CHANNELS+1:0] up_wack_s;\n  wire up_rreq_s;\n  wire [9:0] up_raddr_s;\n  wire [31:0] up_rdata_s[0:NUM_CHANNELS+1];\n  wire [NUM_CHANNELS+1:0] up_rack_s;\n\n  // internal clocks and resets\n"]], "Diff Content": {"Delete": [[164, "wire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\n"]], "Add": []}}